Running with RISCV=/home/frank/hesl/test_riscv/chipyard/chipyard/.conda-env/riscv-tools
mkdir -p /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config
mkdir -p /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/
cp -f /home/frank/hesl/test_riscv/chipyard/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.rv64.img /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/bootrom.rv64.img
cp -f /home/frank/hesl/test_riscv/chipyard/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.rv32.img /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/bootrom.rv32.img
cp -f /home/frank/hesl/test_riscv/chipyard/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.radiance.rv32.img /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/bootrom.radiance.rv32.img
echo "emittedLineLength=2048,noAlwaysComb,disallowLocalVariables,verifLabels,disallowPortDeclSharing,locationInfoStyle=wrapInAtSquareBracket" > /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/.mfc_lowering_options
mkdir -p /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config
(set -o pipefail && 	cd /home/frank/hesl/test_riscv/chipyard/chipyard && java -cp /home/frank/hesl/test_riscv/chipyard/chipyard/.classpath_cache/chipyard_fpga.jar chipyard.Generator  --target-dir /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config --name chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config --top-module chipyard.fpga.zcu102.ZCU102FPGATestHarness --legacy-configs chipyard.fpga.zcu102:RocketSaturnZCU102Config   | tee /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.chisel.log)
ZCU102 FPGA Base Clock Freq: 50 MHz
mem AXI4-ID <= TL-Source mapping:
	[ 0, 16) <= [ 0, 16) "chip_ddr"

make[1]: Entering directory '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/src/main/resources/zcu102/sdboot'
make[1]: Nothing to be done for 'bin'.
make[1]: Leaving directory '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/src/main/resources/zcu102/sdboot'
L2 InclusiveCache Client Map:
	0 <= Core 0 DCache
	1 <= Core 0 ICache
	2 <= Core 0 Vector Load
	3 <= Core 0 Vector Load

Interrupt map (2 harts 2 interrupts):
  [1, 1] => uart_0
  [2, 2] => spi_0

Clock sbus_0: using diplomatically specified frequency of 50.0.
Clock pbus_0: using diplomatically specified frequency of 50.0.
Clock fbus_0: using diplomatically specified frequency of 50.0.
Clock mbus_0: using diplomatically specified frequency of 50.0.
Clock cbus_0: using diplomatically specified frequency of 50.0.
/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "ucb-bar,chipyard-dev";
	model = "ucb-bar,chipyard";
	L3: aliases {
		serial0 = &L25;
	};
	L17: chosen {
		stdout-path = &L25;
	};
	L2: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <50000>;
		L14: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <1>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L11>;
			reg = <0x0>;
			riscv,isa = "rv64imafdcbzicsr_zifencei_zihpm_zvl64b_zve64d_zvfh_zfh_zba_zbb_zbs_zvbb_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <50000>;
			tlb-split;
			L12: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L24: memory@8000000 {
		device_type = "memory";
		reg = <0x8000000 0x10000>;
		status = "disabled";
	};
	L19: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};
	L1: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "ucb-bar,chipyard-soc", "simple-bus";
		ranges;
		L23: boot-address-reg@1000 {
			reg = <0x1000 0x1000>;
			reg-names = "control";
		};
		L11: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <256>;
			cache-size = <131072>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L19 &L24>;
			reg = <0x2010000 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <7>;
		};
		L8: cbus_clock {
			#clock-cells = <0>;
			clock-frequency = <50000000>;
			clock-output-names = "cbus_clock";
			compatible = "fixed-clock";
		};
		L15: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L12 3 &L12 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L27: clock-gater@100000 {
			reg = <0x100000 0x1000>;
			reg-names = "control";
		};
		L9: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L7: fbus_clock {
			#clock-cells = <0>;
			clock-frequency = <50000000>;
			clock-output-names = "fbus_clock";
			compatible = "fixed-clock";
		};
		L16: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L12 11 &L12 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <3>;
			riscv,ndev = <2>;
		};
		L10: mbus_clock {
			#clock-cells = <0>;
			clock-frequency = <50000000>;
			clock-output-names = "mbus_clock";
			compatible = "fixed-clock";
		};
		L6: pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <50000000>;
			clock-output-names = "pbus_clock";
			compatible = "fixed-clock";
		};
		L22: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L5: sbus_clock {
			#clock-cells = <0>;
			clock-frequency = <50000000>;
			clock-output-names = "sbus_clock";
			compatible = "fixed-clock";
		};
		L25: serial@64000000 {
			clocks = <&L6>;
			compatible = "sifive,uart0";
			interrupt-parent = <&L16>;
			interrupts = <1>;
			reg = <0x64000000 0x1000>;
			reg-names = "control";
		};
		L26: spi@64001000 {
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&L6>;
			compatible = "sifive,spi0";
			interrupt-parent = <&L16>;
			interrupts = <2>;
			reg = <0x64001000 0x1000>;
			reg-names = "control";
			L29: mmc@0 {
				compatible = "mmc-spi-slot";
				disable-wp;
				reg = <0x0>;
				spi-max-frequency = <1000000>;
				voltage-ranges = <3300 3300>;
			};
		};
		L28: tile-reset-setter@110000 {
			reg = <0x110000 0x1000>;
			reg-names = "control";
		};
	};
};

Generated Address Map
	    1000 -     2000 ARW   boot-address-reg@1000
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	  100000 -   101000 ARW   clock-gater@100000
	  110000 -   111000 ARW   tile-reset-setter@110000
	 2000000 -  2010000 ARW   clint@2000000
	 2010000 -  2011000 ARW   cache-controller@2010000
	 8000000 -  8010000 ARWXC memory@8000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	64000000 - 64001000 ARW   serial@64000000
	64001000 - 64002000 ARW   spi@64001000
	80000000 - 100000000 ARWXC memory@80000000

IOCells generated by IOBinders:
  IOBinder for interface sifive.blocks.devices.uart.HasPeripheryUART generated:
    1 X GenericDigitalInIOCell
    1 X GenericDigitalOutIOCell
  IOBinder for interface testchipip.boot.CanHavePeripheryCustomBootPin generated:
    1 X GenericDigitalInIOCell
  IOBinder for interface chipyard.clocking.CanHaveClockTap generated:
    1 X GenericDigitalOutIOCell

  Total generated 4 IOCells:
    2 X GenericDigitalInIOCell
    2 X GenericDigitalOutIOCell
Harness binder clock is 50.0
[warn] generators/saturn/src/main/scala/common/Bundles.scala 88:35: [W001] Casting non-literal UInt to saturn.common.OPMFunct6. You can use saturn.common.OPMFunct6.safe to cast without this warning.
[warn]   def opmf6 = Mux(isOpm, OPMFunct6(funct6), OPMFunct6.illegal)
[warn]                                   ^
[warn] generators/saturn/src/main/scala/common/Bundles.scala 90:35: [W001] Casting non-literal UInt to saturn.common.OPFFunct6. You can use saturn.common.OPFFunct6.safe to cast without this warning.
[warn]   def opff6 = Mux(isOpf, OPFFunct6(funct6), OPFFunct6.illegal)
[warn]                                   ^
[warn] generators/saturn/src/main/scala/common/Bundles.scala 89:35: [W001] Casting non-literal UInt to saturn.common.OPIFunct6. You can use saturn.common.OPIFunct6.safe to cast without this warning.
[warn]   def opif6 = Mux(isOpi, OPIFunct6(funct6), OPIFunct6.illegal)
[warn]                                   ^
[warn] generators/saturn/src/main/scala/common/Parameters.scala 443:83: [W004] Dynamic index with width 5 is too wide for Vec of size 8 (expected index width 3).
[warn]   def log2_up(f: UInt, max: Int) = VecInit.tabulate(max)({nf => log2Ceil(nf+1).U})(f)
[warn]                                                                                   ^
[warn] generators/saturn/src/main/scala/common/Bundles.scala 212:35: [W001] Casting non-literal UInt to saturn.common.OPIFunct6. You can use saturn.common.OPIFunct6.safe to cast without this warning.
[warn]   def opif6 = Mux(isOpi, OPIFunct6(funct6), OPIFunct6.illegal)
[warn]                                   ^
[warn] generators/saturn/src/main/scala/common/Bundles.scala 211:35: [W001] Casting non-literal UInt to saturn.common.OPMFunct6. You can use saturn.common.OPMFunct6.safe to cast without this warning.
[warn]   def opmf6 = Mux(isOpm, OPMFunct6(funct6), OPMFunct6.illegal)
[warn]                                   ^
[warn] generators/saturn/src/main/scala/exu/PermuteUnit.scala 43:78: [W004] Dynamic index with width 64 is too wide for Vec of size 8 (expected index width 3).
[warn]     io.pipe(0).bits.rvs2_data.asTypeOf(Vec(dLenB >> sew, UInt((8 << sew).W)))(elem_eidx)
[warn]                                                                              ^
[warn] generators/saturn/src/main/scala/exu/PermuteUnit.scala 43:78: [W004] Dynamic index with width 64 is too wide for Vec of size 4 (expected index width 2).
[warn]     io.pipe(0).bits.rvs2_data.asTypeOf(Vec(dLenB >> sew, UInt((8 << sew).W)))(elem_eidx)
[warn]                                                                              ^
[warn] generators/saturn/src/main/scala/exu/PermuteUnit.scala 43:78: [W004] Dynamic index with width 64 is too wide for Vec of size 2 (expected index width 1).
[warn]     io.pipe(0).bits.rvs2_data.asTypeOf(Vec(dLenB >> sew, UInt((8 << sew).W)))(elem_eidx)
[warn]                                                                              ^
[warn] generators/saturn/src/main/scala/common/Bundles.scala 213:35: [W001] Casting non-literal UInt to saturn.common.OPFFunct6. You can use saturn.common.OPFFunct6.safe to cast without this warning.
[warn]   def opff6 = Mux(isOpf, OPFFunct6(funct6), OPFFunct6.illegal)
[warn]                                   ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 102:103: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]       (dis_ctrl.bool(AccInitPos)   , VecInit.tabulate(4)({sew => Fill(dLenB >> sew, maxPosUInt(sew))})(dis_vd_eew)),
[warn]                                                                                                       ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 103:103: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]       (dis_ctrl.bool(AccInitNeg)   , VecInit.tabulate(4)({sew => Fill(dLenB >> sew, minNegUInt(sew))})(dis_vd_eew)),
[warn]                                                                                                       ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 104:92: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]       (acc_init_fp_pos, VecInit.tabulate(4)({sew => Fill(dLenB >> sew, maxPosFPUInt(sew))})(dis_vd_eew)),
[warn]                                                                                            ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 105:92: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]       (acc_init_fp_neg, VecInit.tabulate(4)({sew => Fill(dLenB >> sew, minNegFPUInt(sew))})(dis_vd_eew))
[warn]                                                                                            ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 161:70: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]     VecInit.tabulate(4)({sew => Fill(dLenB >> sew, maxPosUInt(sew))})(vd_eew),
[warn]                                                                      ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 162:70: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]     VecInit.tabulate(4)({sew => Fill(dLenB >> sew, minNegUInt(sew))})(vd_eew),
[warn]                                                                      ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 163:72: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]     VecInit.tabulate(4)({sew => Fill(dLenB >> sew, maxPosFPUInt(sew))})(vd_eew),
[warn]                                                                        ^
[warn] generators/saturn/src/main/scala/backend/SpecialSequencer.scala 164:72: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]     VecInit.tabulate(4)({sew => Fill(dLenB >> sew, minNegFPUInt(sew))})(vd_eew)
[warn]                                                                        ^
[warn] generators/saturn/src/main/scala/common/Parameters.scala 442:5: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]   })(emul)
[warn]     ^
[warn] generators/saturn/src/main/scala/backend/Backend.scala 321:104: [W004] Dynamic index with width 3 is too wide for Vec of size 3 (expected index width 2).
[warn]         val folded = VecInit.tabulate(log2Ceil(dLenB))(i => acc_data((dLen >> i) - 1, dLen >> (i + 1)))(acc_fold_id)
[warn]                                                                                                        ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 8 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 7 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 6 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 5 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 4 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 3 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 2 (expected index width 1).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 4 is too wide for Vec of size 1 (expected index width 0).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 16 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 15 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 14 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 13 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 12 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 11 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 10 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 9 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 8 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 7 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 6 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 5 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 4 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 3 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 2 (expected index width 1).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 5 is too wide for Vec of size 1 (expected index width 0).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 16 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 15 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 14 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 13 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 12 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 11 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 10 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 9 (expected index width 4).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 8 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 7 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 6 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 5 (expected index width 3).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 4 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 3 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 2 (expected index width 1).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 6 is too wide for Vec of size 1 (expected index width 0).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 3 is too wide for Vec of size 4 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 3 is too wide for Vec of size 3 (expected index width 2).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 3 is too wide for Vec of size 2 (expected index width 1).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/common/Compactor.scala 41:53: [W004] Dynamic index with width 3 is too wide for Vec of size 1 (expected index width 0).
[warn]     (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
[warn]                                                     ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 60:24: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.in.ready := !modes(in_sel)
[warn]                        ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 61:24: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.valid := modes(out_sel)
[warn]                        ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 62:45: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.bits.data := Mux1H(UIntToOH(out_row(out_sel)), array.map(row => VecInit(row.map(_(out_sel))).asUInt))
[warn]                                             ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 63:33: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.bits.debug_id := out_id(out_sel)
[warn]                                 ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 91:10: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     modes(in_sel) := true.B
[warn]          ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 92:11: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_nf(in_sel) := io.in.bits.nf
[warn]           ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 93:12: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_row(in_sel) := io.in.bits.segstart
[warn]            ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 94:11: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_id(in_sel) := io.in.bits.debug_id
[warn]           ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 98:18: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     when (out_row(out_sel) === out_nf(out_sel)) {
[warn]                  ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 98:38: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     when (out_row(out_sel) === out_nf(out_sel)) {
[warn]                                      ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 100:12: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       modes(out_sel) := false.B
[warn]            ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 102:14: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_row(out_sel) := out_row(out_sel) + 1.U
[warn]              ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 102:34: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_row(out_sel) := out_row(out_sel) + 1.U
[warn]                                  ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 167:24: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.in.ready := !modes(in_sel)
[warn]                        ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 168:24: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.valid := modes(out_sel)
[warn]                        ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 169:43: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   val row_sel = out_row + sidxOff(out_sidx(out_sel), out_eew(out_sel))
[warn]                                           ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 169:61: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   val row_sel = out_row + sidxOff(out_sidx(out_sel), out_eew(out_sel))
[warn]                                                             ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 171:96: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.bits.data.stmask := Fill(mLenB, (Mux1H(UIntToOH(out_sel), mask) >> (out_row << out_eew(out_sel)))(0))
[warn]                                                                                                ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 172:38: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.bits.data.debug_id := out_id(out_sel)
[warn]                                      ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 173:31: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.bits.head := out_sidx(out_sel) << out_eew(out_sel)
[warn]                               ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 173:51: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   io.out.bits.head := out_sidx(out_sel) << out_eew(out_sel)
[warn]                                                   ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 174:32: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   val remaining_bytes = (out_nf(out_sel) +& 1.U - out_sidx(out_sel)) << out_eew(out_sel)
[warn]                                ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 174:59: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   val remaining_bytes = (out_nf(out_sel) +& 1.U - out_sidx(out_sel)) << out_eew(out_sel)
[warn]                                                           ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 174:80: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]   val remaining_bytes = (out_nf(out_sel) +& 1.U - out_sidx(out_sel)) << out_eew(out_sel)
[warn]                                                                                ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 209:10: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     modes(in_sel) := true.B
[warn]          ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 210:13: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_sidx(in_sel) := io.in.bits.segstart
[warn]             ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 211:11: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_nf(in_sel) := io.in.bits.segend
[warn]           ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 212:12: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_eew(in_sel) := io.in.bits.eew
[warn]            ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 213:13: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_rows(in_sel) := io.in.bits.rows
[warn]             ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 214:17: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_segstart(in_sel) := io.in.bits.segstart
[warn]                 ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 215:11: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     out_id(in_sel) := io.in.bits.debug_id
[warn]           ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 219:31: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     val sidx_tail = ((out_sidx(out_sel) +& (cols.U >> out_eew(out_sel))) > out_nf(out_sel))
[warn]                               ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 219:62: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     val sidx_tail = ((out_sidx(out_sel) +& (cols.U >> out_eew(out_sel))) > out_nf(out_sel))
[warn]                                                              ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 219:82: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     val sidx_tail = ((out_sidx(out_sel) +& (cols.U >> out_eew(out_sel))) > out_nf(out_sel))
[warn]                                                                                  ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 220:39: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]     when ((out_row +& 1.U === out_rows(out_sel)) && sidx_tail) {
[warn]                                       ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 223:12: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       modes(out_sel) := false.B
[warn]            ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 225:15: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_sidx(out_sel) := out_segstart(out_sel)
[warn]               ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 225:40: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_sidx(out_sel) := out_segstart(out_sel)
[warn]                                        ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 228:15: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_sidx(out_sel) := out_sidx(out_sel) + (cols.U >> out_eew(out_sel))
[warn]               ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 228:36: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_sidx(out_sel) := out_sidx(out_sel) + (cols.U >> out_eew(out_sel))
[warn]                                    ^
[warn] generators/saturn/src/main/scala/mem/SegmentBuffer.scala 228:66: [W004] Dynamic index with width 1 is too wide for Vec of size 1 (expected index width 0).
[warn]       out_sidx(out_sel) := out_sidx(out_sel) + (cols.U >> out_eew(out_sel))
[warn]                                                                  ^
[warn] generators/saturn/src/main/scala/frontend/EarlyDecode.scala 56:49: [W001] Casting non-literal UInt to saturn.common.OPMFunct6. You can use saturn.common.OPMFunct6.safe to cast without this warning.
[warn]     io.write_rd := funct3 === OPMVV && OPMFunct6(funct6) === OPMFunct6.wrxunary0
[warn]                                                 ^
[warn] generators/saturn/src/main/scala/frontend/EarlyDecode.scala 57:50: [W001] Casting non-literal UInt to saturn.common.OPFFunct6. You can use saturn.common.OPFFunct6.safe to cast without this warning.
[warn]     io.write_frd := funct3 === OPFVV && OPFFunct6(funct6) === OPFFunct6.wrfunary0
[warn]                                                  ^
[warn] generators/rocket-chip/src/main/scala/rocket/CSR.scala 332:11: [W008] Return values of asTypeOf will soon be read-only
[warn]       res := in
[warn]           ^
[warn] generators/rocket-chip/src/main/scala/rocket/CSR.scala 333:16: [W008] Return values of asTypeOf will soon be read-only
[warn]       res.vsew := in.vsew(log2Ceil(1 + in.max_vsew) - 1, 0)
[warn]                ^
[warn] generators/rocket-chip/src/main/scala/rocket/CSR.scala 335:18: [W008] Return values of asTypeOf will soon be read-only
[warn]     res.reserved := 0.U
[warn]                  ^
[warn] generators/rocket-chip/src/main/scala/rocket/CSR.scala 336:14: [W008] Return values of asTypeOf will soon be read-only
[warn]     res.vill := vill
[warn]              ^
[warn] There were 111 warning(s) during hardware elaboration.
echo "$mfc_extra_anno_contents" > /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.extrafirtool.anno.json
jq -s '[.[][]]' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.anno.json /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.extrafirtool.anno.json > /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.appended.anno.json
rm -rf /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral
(set -o pipefail && firtool \
	--format=fir \
	--export-module-hierarchy \
	--verify-each=true \
	--warn-on-unprocessed-annotations \
	--disable-annotation-classless \
	--disable-annotation-unknown \
	--mlir-timing \
	--lowering-options=emittedLineLength=2048,noAlwaysComb,disallowLocalVariables,verifLabels,disallowPortDeclSharing,locationInfoStyle=wrapInAtSquareBracket \
	--repl-seq-mem \
	--repl-seq-mem-file=/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.mems.conf \
	--annotation-file=/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.appended.anno.json \
	--split-verilog \
	-o /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral \
	/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.fir |& tee /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.firtool.log)
generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:103:9: warning: module contains 32 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:280:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:103:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9: warning: module contains 32 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9: warning: module contains 2 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:36:9: warning: module contains 2 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:36:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:36:9: warning: module contains 2 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:36:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/devices/tilelink/Error.scala:21:9: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/devices/tilelink/Error.scala:34:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/devices/tilelink/Error.scala:21:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:33:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:222:12: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceA.scala:33:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceB.scala:33:7: warning: module contains 4 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceB.scala:59:12: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceB.scala:33:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:35:7: warning: module contains 5 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:35:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:48:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:48:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:36:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:86:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:36:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:36:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:86:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:36:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkC.scala:41:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkC.scala:90:12: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkC.scala:41:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkD.scala:34:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkD.scala:82:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkD.scala:34:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:56:7: warning: module contains 5 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:56:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:36:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:86:10: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/ListBuffer.scala:36:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: warning: module contains 70 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:105:14: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/MSHR.scala:84:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:291:12: note: example printf here, will just be a printf in the future
generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/util/IDPool.scala:8:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/util/IDPool.scala:44:10: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/util/IDPool.scala:8:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:42:9: warning: module contains 6 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:116:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:42:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/TLB.scala:318:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/TLB.scala:318:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/DCache.scala:120:32: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/DCache.scala:120:32: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/DCache.scala:101:7: warning: module contains 10 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/DCache.scala:1186:11: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/DCache.scala:101:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/ICache.scala:413:11: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/ICache.scala:251:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/TLB.scala:318:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/TLB.scala:318:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7: warning: module contains 4 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/frontend/IterativeFaultCheck.scala:14:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/frontend/IterativeFaultCheck.scala:40:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/frontend/IterativeFaultCheck.scala:14:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/frontend/IterativeFaultCheck.scala:83:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/frontend/IterativeFaultCheck.scala:125:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/frontend/IterativeFaultCheck.scala:83:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:215:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:331:9: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:215:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/exu/int/IntegerDivide.scala:42:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/exu/FunctionalUnit.scala:77:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/exu/int/IntegerDivide.scala:42:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/exu/fp/SharedFPFMA.scala:24:7: warning: module contains 2 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/exu/fp/SharedFPFMA.scala:149:34: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/exu/fp/SharedFPFMA.scala:24:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/exu/fp/FPDiv.scala:243:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/exu/FunctionalUnit.scala:77:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/exu/fp/FPDiv.scala:243:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/exu/ExecutionUnit.scala:74:31: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:25:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:132:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:25:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/backend/Backend.scala:14:7: warning: module contains 2 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/backend/Backend.scala:373:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/backend/Backend.scala:14:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/mem/StoreSegmenter.scala:11:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/mem/StoreSegmenter.scala:42:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/mem/StoreSegmenter.scala:11:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/common/ReorderBuffer.scala:12:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/common/ReorderBuffer.scala:46:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/common/ReorderBuffer.scala:12:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/saturn/src/main/scala/mem/Mem.scala:102:7: warning: module contains 11 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/saturn/src/main/scala/mem/Mem.scala:183:11: note: example printf here, will just be a printf in the future
generators/saturn/src/main/scala/mem/Mem.scala:102:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/SimpleHellaCacheIF.scala:18:7: warning: module contains 2 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/SimpleHellaCacheIF.scala:72:9: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/SimpleHellaCacheIF.scala:18:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/SimpleHellaCacheIF.scala:95:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/SimpleHellaCacheIF.scala:124:9: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/SimpleHellaCacheIF.scala:95:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tile/FPU.scala:735:7: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tile/FPU.scala:823:11: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tile/FPU.scala:735:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7: warning: module contains 5 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/IBuf.scala:21:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/IBuf.scala:79:9: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/IBuf.scala:21:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7: warning: module contains 5 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/util/PlusArg.scala:58:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/util/PlusArg.scala:64:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/util/PlusArg.scala:58:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:885:11: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/devices/tilelink/Plic.scala:132:9: warning: module contains 4 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/devices/tilelink/Plic.scala:251:11: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/devices/tilelink/Plic.scala:132:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/SRAM.scala:63:9: warning: module contains 1 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/SRAM.scala:231:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/SRAM.scala:63:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:22:12: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:74:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: warning: module contains 3 printf-encoded verification operation(s), which are deprecated and will be removed in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:214:16: note: example printf here, will just be a printf in the future
generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:92:9: note: For more information, see https://github.com/llvm/circt/issues/6970
generators/rocket-chip/src/main/scala/prci/ClockDomain.scala:14:9: warning: unprocessed annotation:'freechips.rocketchip.util.RegFieldDescMappingAnnotation' still remaining after LowerToHW
generators/rocket-chip/src/main/scala/rocket/BTB.scala:187:7: warning: unprocessed annotation:'freechips.rocketchip.util.ParamsAnnotation' still remaining after LowerToHW
generators/rocket-chip/src/main/scala/tile/FPU.scala:697:7: warning: unprocessed annotation:'freechips.rocketchip.util.RetimeModuleAnnotation' still remaining after LowerToHW
generators/chipyard/src/main/scala/DigitalTop.scala:52:7: warning: unprocessed annotation:'freechips.rocketchip.util.AddressMapAnnotation' still remaining after LowerToHW
generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26: warning: unprocessed annotation:'freechips.rocketchip.util.SRAMAnnotation' still remaining after LowerToHW
===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.5913 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2719 (  2.5%)    0.2719 (  7.6%)  FIR Parser
    0.0085 (  0.1%)    0.0085 (  0.2%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2073 (  1.9%)    0.2073 (  5.8%)    Parse modules
    0.0441 (  0.4%)    0.0441 (  1.2%)    Verify circuit
    7.5468 ( 69.9%)    2.0568 ( 57.3%)  'firrtl.circuit' Pipeline
    0.0027 (  0.0%)    0.0027 (  0.1%)    LowerOpenAggs
    0.0578 (  0.5%)    0.0578 (  1.6%)    ResolvePaths
    0.0024 (  0.0%)    0.0024 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0443 (  0.4%)    0.0443 (  1.2%)    LowerFIRRTLAnnotations
    0.0023 (  0.0%)    0.0023 (  0.1%)    LowerIntmodules
    0.0023 (  0.0%)    0.0023 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0606 (  0.6%)    0.0036 (  0.1%)    'firrtl.module' Pipeline
    0.0505 (  0.5%)    0.0031 (  0.1%)      LowerIntrinsics
    0.0583 (  0.5%)    0.0583 (  1.6%)    LowerSignatures
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    2.2536 ( 20.9%)    0.1336 (  3.7%)    'firrtl.module' Pipeline
    0.2350 (  2.2%)    0.0159 (  0.4%)      PassiveWires
    1.5053 ( 13.9%)    0.0851 (  2.4%)      DropName
    0.2923 (  2.7%)    0.0216 (  0.6%)      CSE
    0.0023 (  0.0%)    0.0004 (  0.0%)        (A) DominanceInfo
    0.0545 (  0.5%)    0.0072 (  0.2%)      LowerCHIRRTLPass
    0.1538 (  1.4%)    0.0103 (  0.3%)      LowerMatches
    0.1513 (  1.4%)    0.1513 (  4.2%)    InferWidths
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.0042 (  0.0%)    0.0042 (  0.1%)      (A) circt::hw::InnerSymbolTableCollection
    0.0562 (  0.5%)    0.0562 (  1.6%)    MemToRegOfVec
    0.0742 (  0.7%)    0.0742 (  2.1%)    InferResets
    0.0032 (  0.0%)    0.0032 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0443 (  0.4%)    0.0443 (  1.2%)    DropConst
    0.0006 (  0.0%)    0.0006 (  0.0%)    HoistPassthrough
    0.0876 (  0.8%)    0.0876 (  2.4%)    Dedup
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.1785 (  1.7%)    0.0117 (  0.3%)    'firrtl.module' Pipeline
    0.1768 (  1.6%)    0.0117 (  0.3%)      FlattenMemory
    0.1199 (  1.1%)    0.1199 (  3.3%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.2949 (  2.7%)    0.0198 (  0.6%)    'any' Pipeline
    0.2911 (  2.7%)    0.0196 (  0.5%)      ExpandWhens
    0.5734 (  5.3%)    0.0406 (  1.1%)    'firrtl.module' Pipeline
    0.2622 (  2.4%)    0.0245 (  0.7%)      SFCCompat
    0.1580 (  1.5%)    0.0093 (  0.3%)      LayerMerge
    0.1480 (  1.4%)    0.0082 (  0.2%)      LayerSink
    0.0007 (  0.0%)    0.0001 (  0.0%)        (A) DominanceInfo
    0.1127 (  1.0%)    0.1127 (  3.1%)    LowerLayers
    0.1775 (  1.6%)    0.1775 (  4.9%)    Inliner
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.2646 (  2.4%)    0.0261 (  0.7%)    'firrtl.module' Pipeline
    0.2614 (  2.4%)    0.0259 (  0.7%)      RandomizeRegisterInit
    0.1109 (  1.0%)    0.1109 (  3.1%)    CheckCombLoops
    0.0033 (  0.0%)    0.0033 (  0.1%)      (A) circt::firrtl::InstanceGraph
    1.8645 ( 17.3%)    0.1337 (  3.7%)    'firrtl.module' Pipeline
    1.7721 ( 16.4%)    0.1248 (  3.5%)      Canonicalizer
    0.0885 (  0.8%)    0.0085 (  0.2%)      InferReadWrite
    0.0615 (  0.6%)    0.0615 (  1.7%)    LowerMemory
    0.0014 (  0.0%)    0.0014 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.0413 (  0.4%)    0.0413 (  1.2%)    PrefixModules
    0.0021 (  0.0%)    0.0021 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2336 (  2.2%)    0.2336 (  6.5%)    IMConstProp
    0.0030 (  0.0%)    0.0030 (  0.1%)    HoistPassthrough
    0.0018 (  0.0%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1729 (  1.6%)    0.1729 (  4.8%)  IMDeadCodeElim
    0.0017 (  0.0%)    0.0017 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) SymbolTable
    0.0021 (  0.0%)    0.0021 (  0.1%)    (A) circt::hw::InnerSymbolTableCollection
    0.0010 (  0.0%)    0.0010 (  0.0%)  'firrtl.circuit' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.0%)    AddSeqMemPorts
    0.0009 (  0.0%)    0.0009 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0292 (  0.3%)    0.0292 (  0.8%)  CreateSiFiveMetadata
    0.0008 (  0.0%)    0.0008 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.1176 (  1.1%)    0.1176 (  3.3%)  'firrtl.circuit' Pipeline
    0.0084 (  0.1%)    0.0084 (  0.2%)    ExtractInstances
    0.0011 (  0.0%)    0.0011 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0300 (  0.3%)    0.0300 (  0.8%)    BlackBoxReader
    0.0792 (  0.7%)    0.0792 (  2.2%)    SymbolDCE
    0.0587 (  0.5%)    0.0587 (  1.6%)  InnerSymbolDCE
    0.4722 (  4.4%)    0.1740 (  4.8%)  'firrtl.circuit' Pipeline
    0.2982 (  2.8%)    0.0184 (  0.5%)    'firrtl.module' Pipeline
    0.2236 (  2.1%)    0.0166 (  0.5%)      Canonicalizer
    0.0724 (  0.7%)    0.0042 (  0.1%)      RegisterOptimizer
    0.1369 (  1.3%)    0.1369 (  3.8%)    IMConstProp
    0.0012 (  0.0%)    0.0012 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1182 (  1.1%)    0.1182 (  3.3%)  IMDeadCodeElim
    0.0012 (  0.0%)    0.0012 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) SymbolTable
    0.0009 (  0.0%)    0.0009 (  0.0%)    (A) circt::hw::InnerSymbolTableCollection
    0.3783 (  3.5%)    0.1568 (  4.4%)  'firrtl.circuit' Pipeline
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1998 (  1.8%)    0.0144 (  0.4%)    'firrtl.module' Pipeline
    0.0202 (  0.2%)    0.0014 (  0.0%)      MergeConnections
    0.1767 (  1.6%)    0.0130 (  0.4%)      Vectorization
    0.0077 (  0.1%)    0.0077 (  0.2%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0012 (  0.0%)    0.0012 (  0.0%)      (A) circt::hw::InnerSymbolTableCollection
    0.0398 (  0.4%)    0.0398 (  1.1%)    LowerXMR
    0.0010 (  0.0%)    0.0010 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0608 (  0.6%)    0.0608 (  1.7%)    LowerClasses
    0.0011 (  0.0%)    0.0011 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.0001 (  0.0%)    0.0001 (  0.0%)    VerifyObjectFields
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) SymbolTable
    0.0217 (  0.2%)    0.0012 (  0.0%)    'firrtl.module' Pipeline
    0.0132 (  0.1%)    0.0009 (  0.0%)      Lint
    0.1278 (  1.2%)    0.1278 (  3.6%)  LowerFIRRTLToHW
    0.0010 (  0.0%)    0.0010 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.6220 (  5.8%)    0.0348 (  1.0%)  'hw.module' Pipeline
    0.1284 (  1.2%)    0.0111 (  0.3%)    CSE
    0.0012 (  0.0%)    0.0002 (  0.0%)      (A) DominanceInfo
    0.4915 (  4.6%)    0.0243 (  0.7%)    Canonicalizer
    0.0012 (  0.0%)    0.0012 (  0.0%)  VerifyInnerRefNamespace
    0.0002 (  0.0%)    0.0002 (  0.0%)  VerifyObjectFields
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) SymbolTable
    0.0026 (  0.0%)    0.0026 (  0.1%)  ExternalizeClockGate
    0.0066 (  0.1%)    0.0066 (  0.2%)  LowerSimToSV
    0.0522 (  0.5%)    0.0522 (  1.5%)  LowerSeqToSV
    0.0568 (  0.5%)    0.0033 (  0.1%)  'hw.module' Pipeline
    0.0543 (  0.5%)    0.0031 (  0.1%)    LowerVerifToSV
    0.0107 (  0.1%)    0.0107 (  0.3%)  HWMemSimImpl
    0.2485 (  2.3%)    0.0161 (  0.4%)  'hw.module' Pipeline
    0.0873 (  0.8%)    0.0063 (  0.2%)    CSE
    0.0021 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.1001 (  0.9%)    0.0059 (  0.2%)    Canonicalizer
    0.0383 (  0.4%)    0.0025 (  0.1%)    CSE
    0.0015 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.0172 (  0.2%)    0.0011 (  0.0%)    HWCleanup
    0.0012 (  0.0%)    0.0012 (  0.0%)  VerifyInnerRefNamespace
    0.0001 (  0.0%)    0.0001 (  0.0%)  VerifyObjectFields
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) SymbolTable
    0.0606 (  0.6%)    0.0037 (  0.1%)  'hw.module' Pipeline
    0.0064 (  0.1%)    0.0004 (  0.0%)    HWLegalizeModules
    0.0487 (  0.5%)    0.0033 (  0.1%)    PrettifyVerilog
    0.0090 (  0.1%)    0.0090 (  0.2%)  StripDebugInfoWithPred
    0.0070 (  0.1%)    0.0070 (  0.2%)  HWExportModuleHierarchy
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) SymbolTable
    0.0012 (  0.0%)    0.0012 (  0.0%)  VerifyInnerRefNamespace
    0.0001 (  0.0%)    0.0001 (  0.0%)  VerifyObjectFields
    0.1191 (  1.1%)    0.1191 (  3.3%)  ExportSplitVerilog
    0.2537 (  2.3%)    0.0408 (  1.1%)  'builtin.module' Pipeline
    0.0102 (  0.1%)    0.0102 (  0.3%)    HWLowerInstanceChoices
    0.2130 (  2.0%)    0.0137 (  0.4%)    'hw.module' Pipeline
    0.2116 (  2.0%)    0.0136 (  0.4%)      PrepareForEmission
   -0.0324 ( -0.3%)   -0.0324 ( -0.9%)  Rest
   10.8020 (100.0%)    3.5913 (100.0%)  Total
sed -i 's/.*/& /' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.mems.conf # need trailing space for SFC macrocompiler
touch /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/firrtl_black_box_resource_files.f # if there are no BB's then the file might not be generated, instead always generate it
/home/frank/hesl/test_riscv/chipyard/chipyard/scripts/uniquify-module-names.py \
	--model-hier-json /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/model_module_hierarchy.json \
	--top-hier-json /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/top_module_hierarchy.json \
	--in-all-filelist /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/filelist.f \
	--in-bb-filelist /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/firrtl_black_box_resource_files.f \
	--dut ChipTop \
	--model ZCU102FPGATestHarness \
	--target-dir /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral \
	--out-dut-filelist /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.f \
	--out-model-filelist /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.f \
	--out-model-hier-json /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/model_module_hierarchy.uniquified.json \
	--gcpath /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral
sed -i 's/module\( \+\)plusarg_reader/module\1plusarg_reader_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader_ZCU102FPGATestHarness_UNIQUIFIED.v
sed -i 's/\( \*\)plusarg_reader\( \+\)/\1plusarg_reader_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ZCU102FPGATestHarness.sv
sed -i 's/module\( \+\)ResetCatchAndSync_d3/module\1ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)ResetCatchAndSync_d3\( \+\)/\1ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ZCU102FPGATestHarness.sv
sed -i 's/module\( \+\)ResetCatchAndSync_d3/module\1ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)ResetCatchAndSync_d3\( \+\)/\1ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetWrangler.sv
sed -i 's/module\( \+\)ResetCatchAndSync_d3/module\1ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerShiftReg_w1_d3_i0/module\1AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)AsyncResetSynchronizerShiftReg_w1_d3_i0\( \+\)/\1AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetCatchAndSync_d3_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerShiftReg_w1_d3_i0/module\1AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerShiftReg_w1_d3_i0/module\1AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0\( \+\)/\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)ram_2x80/module\1ram_2x80_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x80_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)ram_2x80\( \+\)/\1ram_2x80_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s4k1z4u.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0\( \+\)/\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/\( \*\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0\( \+\)/\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED\2/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -i 's/module\( \+\)AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/module\1AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED/' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_ZCU102FPGATestHarness_UNIQUIFIED.sv
sed -e 's;^;/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/;' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/firrtl_black_box_resource_files.f > /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.bb.f
sed -i 's/\.\///' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.f
sed -i 's/\.\///' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.f
sed -i 's/\.\///' /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.bb.f
sort -u /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.bb.f > /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.all.f
cp -f  /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral
/home/frank/hesl/test_riscv/chipyard/chipyard/scripts/split-mems-conf.py \
	--in-smems-conf /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.mems.conf \
	--in-model-hrchy-json /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/model_module_hierarchy.uniquified.json \
	--dut-module-name ChipTop \
	--model-module-name ZCU102FPGATestHarness \
	--out-dut-smems-conf /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.conf \
	--out-model-smems-conf /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.conf
touch /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.f
[ -f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/custom.mems.conf ] && cat /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/custom.mems.conf >> /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.conf
cd /home/frank/hesl/test_riscv/chipyard/chipyard && java -cp /home/frank/hesl/test_riscv/chipyard/chipyard/.classpath_cache/tapeout.jar tapeout.macros.MacroCompiler -n /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.conf -v /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v -f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.fir --mode synflops
cd /home/frank/hesl/test_riscv/chipyard/chipyard && java -cp /home/frank/hesl/test_riscv/chipyard/chipyard/.classpath_cache/tapeout.jar tapeout.macros.MacroCompiler  -n /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.conf -v /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.v -f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.fir --mode synflops
touch /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.v /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.fir
touch /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.fir
rm -f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.common.f
sort -u /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.f /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.all.f | grep -v '.*\.\(svh\|h\|conf\)$' >> /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.common.f
echo "/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v" >> /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.common.f
echo "/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.model.mems.v" >> /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.common.f
echo "/home/frank/hesl/test_riscv/chipyard/chipyard/generators/rocket-chip-blocks/vsrc/SRLatch.v" >> /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.vsrcs.f;
cat /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/sim_files.common.f >> /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.vsrcs.f
cd /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config; vivado \
	-nojournal -mode batch \
	-source /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl \
	-tclargs \
		-top-module "ZCU102FPGATestHarness" \
		-F "/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.vsrcs.f" \
		-board "zcu102" \
		-ip-vivado-tcls "/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.shell.vivado.tcl /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.harnessSysPLL.vivado.tcl /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.zcu102mig.vivado.tcl"

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl
# set scriptdir [file dirname [info script]]
# source [file join $scriptdir "prologue.tcl"]
## set ip_vivado_tcls {}
## while {[llength $argv]} {
##   set argv [lassign $argv[set argv {}] flag]
##   switch -glob $flag {
##     -top-module {
##       set argv [lassign $argv[set argv {}] top]
##     }
##     -F {
##       # This should be a simple file format with one filepath per line
##       set argv [lassign $argv[set argv {}] vsrc_manifest]
##     }
##     -board {
##       set argv [lassign $argv[set argv {}] board]
##     }
##     -ip-vivado-tcls {
##       set argv [lassign $argv[set argv {}] ip_vivado_tcls]
##     }
##     -pre-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] pre_impl_debug_tcl]
##     }
##     -post-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] post_impl_debug_tcl]
##     }
##     -env-var-srcs {
##       set argv [lassign $argv[set argv {}] env_var_srcs]
##     }
##     default {
##       return -code error [list {unknown option} $flag]
##     }
##   }
## }
## if {![info exists top]} {
##   return -code error [list {--top-module option is required}]
## }
## if {![info exists vsrc_manifest]} {
##   return -code error [list {-F option is required}]
## }
## if {![info exists board]} {
##   return -code error [list {--board option is required}]
## }
## set commondir [file dirname $scriptdir]
## set boarddir [file join [file dirname $commondir] $board]
## source [file join $boarddir tcl board.tcl]
### set name {zcu102}
### set part_fpga {xczu9eg-ffvb1156-2-e}
### set part_board {xilinx.com:zcu102:part0:3.4}
## set constraintsdir [file join $boarddir constraints]
## set srcdir [file join $commondir vsrc]
## set wrkdir [file join [pwd] obj]
## set ipdir [file join $wrkdir ip]
## create_project -part $part_fpga -force $top
## set_param messaging.defaultLimit 1000000
## set_property -dict [list \
## 	BOARD_PART $part_board \
## 	TARGET_LANGUAGE {Verilog} \
## 	DEFAULT_LIB {xil_defaultlib} \
## 	IP_REPO_PATHS $ipdir \
## 	] [current_project]
## if {[get_filesets -quiet sources_1] eq ""} {
## 	create_fileset -srcset sources_1
## }
## set obj [current_fileset]
## proc load_vsrc_manifest {obj vsrc_manifest} {
##   set fp [open $vsrc_manifest r]
##   set files [lsearch -not -exact -all -inline [split [read $fp] "\n"] {}]
##   set relative_files {}
##   foreach path $files {
##     if {[string match {/*} $path]} {
##       lappend relative_files $path
##     } elseif {![string match {#*} $path]} {
##       lappend relative_files [file join [file dirname $vsrc_manifest] $path]
##     }
##   }
##   # Read environment variable vsrcs and append to relative_files
##   upvar #0 env_var_srcs env_var_srcs
##   set additions [info exists env_var_srcs]
##   if {$additions} {
##     if {[info exists ::env($env_var_srcs)]} {
##       set resources [split $::env($env_var_srcs) :]
##       set relative_files [list {*}$relative_files {*}$resources]
##     }
##   }
##   add_files -norecurse -fileset $obj {*}$relative_files
##   close $fp
## }
## load_vsrc_manifest $obj $vsrc_manifest
## if {$ip_vivado_tcls ne {}} {
##   # Split string into words even with multiple consecutive spaces
##   # http://wiki.tcl.tk/989
##   set ip_vivado_tcls [regexp -inline -all -- {\S+} $ip_vivado_tcls]
## }
## if {[get_filesets -quiet sim_1] eq ""} {
## 	create_fileset -simset sim_1
## }
## set obj [current_fileset -simset]
## if {[get_filesets -quiet constrs_1] eq ""} {
## 	create_fileset -constrset constrs_1
## }
## set obj [current_fileset -constrset]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.tcl}]]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.xdc}]]
# source [file join $scriptdir "init.tcl"]
## source [file join $scriptdir "util.tcl"]
### proc recglob { basedir pattern } {
###   set dirlist [glob -nocomplain -directory $basedir -type d *]
###   set findlist [glob -nocomplain -directory $basedir $pattern]
###   foreach dir $dirlist {
###     set reclist [recglob $dir $pattern]
###     set findlist [concat $findlist $reclist]
###   }
###   return $findlist
### }
### proc findincludedir { basedir pattern } {
###   set vhfiles [recglob $basedir $pattern]
###   set vhdirs {}
###   foreach match $vhfiles {
###     lappend vhdirs [file dir $match]
###   }
###   set uniquevhdirs [lsort -unique $vhdirs]
###   return $uniquevhdirs
### }
## file mkdir $ipdir
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
## foreach ip_vivado_tcl $ip_vivado_tcls {
##   source $ip_vivado_tcl
## }
### set shell_vivado_tcl [file normalize [info script]]
### set shell_vivado_idx [string last ".shell.vivado.tcl" $shell_vivado_tcl]
### add_files -fileset [current_fileset -constrset] [string replace $shell_vivado_tcl $shell_vivado_idx 999 ".shell.sdc"]
### add_files -fileset [current_fileset -constrset] [string replace $shell_vivado_tcl $shell_vivado_idx 999 ".shell.xdc"]
### set extra_constr [string replace $shell_vivado_tcl $shell_vivado_idx 999 ".extra.shell.xdc"]
### if [file exist $extra_constr] {
###   add_files -fileset [current_fileset -constrset] [string replace $shell_vivado_tcl $shell_vivado_idx 999 ".extra.shell.xdc"]
### }
### create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name \
###  harnessSysPLL -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2743.191 ; gain = 90.086 ; free physical = 13627 ; free virtual = 31445
### set_property -dict [list \
###  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
###  CONFIG.PRIM_SOURCE {No_buffer} \
###  CONFIG.NUM_OUT_CLKS {1} \
###  CONFIG.PRIM_IN_FREQ {300.0} \
###  CONFIG.CLKIN1_JITTER_PS {50.0} \
###  CONFIG.CLKOUT1_USED {true} \
###  CONFIG.CLKOUT2_USED {false} \
###  CONFIG.CLKOUT3_USED {false} \
###  CONFIG.CLKOUT4_USED {false} \
###  CONFIG.CLKOUT5_USED {false} \
###  CONFIG.CLKOUT6_USED {false} \
###  CONFIG.CLKOUT7_USED {false} \
###  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.0} \
###  CONFIG.CLKOUT1_REQUESTED_PHASE {0.0} \
###  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.0} \
### ] [get_ips harnessSysPLL]
### set mult [get_property CONFIG.MMCM_CLKFBOUT_MULT_F [get_ips harnessSysPLL]]
### set div1 [get_property CONFIG.MMCM_DIVCLK_DIVIDE [get_ips harnessSysPLL]]
### set jitter [get_property CONFIG.CLKOUT1_JITTER [get_ips harnessSysPLL]]
### if {$jitter > 300.0} {
###   puts "Output jitter $jitter ps exceeds required limit of 300.0"
###   exit 1
### }
### set phase [get_property CONFIG.MMCM_CLKOUT0_PHASE [get_ips harnessSysPLL]]
### if {$phase < -5.0 || $phase > 5.0} {
###   puts "Achieved phase $phase degrees is outside tolerated range -5.0-5.0"
###   exit 1
### }
### set div2 [get_property CONFIG.MMCM_CLKOUT0_DIVIDE_F [get_ips harnessSysPLL]]
### set freq [expr { 300.0 * $mult / $div1 / $div2 }]
### if {$freq < 49.5 || $freq > 50.5} {
###   puts "Achieved frequency $freq MHz is outside tolerated range 49.5-50.5"
###   exit 1
### }
### puts "Achieve frequency $freq MHz phase $phase degrees jitter $jitter ps"
Achieve frequency 50.0 MHz phase 0.000 degrees jitter 116.415 ps
### create_ip -vendor xilinx.com -library ip -version 2.2 -name ddr4 -module_name zcu102mig -dir $ipdir -force
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
### set_property -dict [list \
###         CONFIG.AL_SEL {0} \
###         CONFIG.C0.ADDR_WIDTH {17} \
###         CONFIG.C0.BANK_GROUP_WIDTH {1} \
###         CONFIG.C0.CKE_WIDTH {1} \
###         CONFIG.C0.CK_WIDTH {1} \
###         CONFIG.C0.CS_WIDTH {1} \
###         CONFIG.C0.ControllerType {DDR4_SDRAM} \
###         CONFIG.C0.DDR4_AUTO_AP_COL_A3 {false} \
###         CONFIG.C0.DDR4_AutoPrecharge {false} \
###         CONFIG.C0.DDR4_AxiAddressWidth {28} \
###         CONFIG.C0.DDR4_AxiArbitrationScheme {RD_PRI_REG} \
###         CONFIG.C0.DDR4_AxiDataWidth {64} \
###         CONFIG.C0.DDR4_AxiIDWidth {4} \
###         CONFIG.C0.DDR4_AxiNarrowBurst {false} \
###         CONFIG.C0.DDR4_AxiSelection {true} \
###         CONFIG.C0.DDR4_BurstLength {8} \
###         CONFIG.C0.DDR4_BurstType {Sequential} \
###         CONFIG.C0.DDR4_CLKFBOUT_MULT {5} \
###         CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
###         CONFIG.C0.DDR4_Capacity {512} \
###         CONFIG.C0.DDR4_CasLatency {18} \
###         CONFIG.C0.DDR4_CasWriteLatency {12} \
###         CONFIG.C0.DDR4_ChipSelect {true} \
###         CONFIG.C0.DDR4_Clamshell {false} \
###         CONFIG.C0.DDR4_CustomParts {no_file_loaded} \
###         CONFIG.C0.DDR4_DIVCLK_DIVIDE {1} \
###         CONFIG.C0.DDR4_DataMask {DM_NO_DBI} \
###         CONFIG.C0.DDR4_DataWidth {8} \
###         CONFIG.C0.DDR4_Ecc {false} \
###         CONFIG.C0.DDR4_MCS_ECC {false} \
###         CONFIG.C0.DDR4_Mem_Add_Map {ROW_COLUMN_BANK} \
###         CONFIG.C0.DDR4_MemoryName {MainMemory} \
###         CONFIG.C0.DDR4_MemoryPart {MT40A256M16GE-075E} \
###         CONFIG.C0.DDR4_MemoryType {Components} \
###         CONFIG.C0.DDR4_MemoryVoltage {1.2V} \
###         CONFIG.C0.DDR4_OnDieTermination {RZQ/6} \
###         CONFIG.C0.DDR4_Ordering {Normal} \
###         CONFIG.C0.DDR4_OutputDriverImpedenceControl {RZQ/7} \
###         CONFIG.C0.DDR4_PhyClockRatio {4:1} \
###         CONFIG.C0.DDR4_SAVE_RESTORE {false} \
###         CONFIG.C0.DDR4_SELF_REFRESH {false} \
###         CONFIG.C0.DDR4_Slot {Single} \
###         CONFIG.C0.DDR4_Specify_MandD {true} \
###         CONFIG.C0.DDR4_InputClockPeriod             {3332} \
###         CONFIG.C0.DDR4_TimePeriod {833} \
###         CONFIG.C0.DDR4_UserRefresh_ZQCS {false} \
###         CONFIG.C0.DDR4_isCKEShared {false} \
###         CONFIG.C0.DDR4_isCustom {false} \
###         CONFIG.C0.LR_WIDTH {1} \
###         CONFIG.C0.ODT_WIDTH {1} \
###         CONFIG.C0.StackHeight {1} \
###         CONFIG.C0_CLOCK_BOARD_INTERFACE {Custom} \
###         CONFIG.C0_DDR4_BOARD_INTERFACE {Custom} \
###         CONFIG.DCI_Cascade {false} \
###         CONFIG.DIFF_TERM_SYSCLK {false} \
###         CONFIG.Debug_Signal {Disable} \
###         CONFIG.Default_Bank_Selections {false} \
###         CONFIG.Enable_SysPorts {true} \
###         CONFIG.IOPowerReduction {OFF} \
###         CONFIG.IO_Power_Reduction {false} \
###         CONFIG.IS_FROM_PHY {1} \
###         CONFIG.MCS_DBG_EN {false} \
###         CONFIG.No_Controller {1} \
###         CONFIG.PARTIAL_RECONFIG_FLOW_MIG {false} \
###         CONFIG.PING_PONG_PHY {1} \
###         CONFIG.Phy_Only {Complete_Memory_Controller} \
###         CONFIG.RECONFIG_XSDB_SAVE_RESTORE {false} \
###         CONFIG.RESET_BOARD_INTERFACE {Custom} \
###         CONFIG.Reference_Clock {Differential} \
###         CONFIG.SET_DW_TO_40 {false} \
###         CONFIG.System_Clock {No_Buffer} \
###         CONFIG.TIMING_3DS {false} \
###         CONFIG.TIMING_OP1 {false} \
###         CONFIG.TIMING_OP2 {false} \
###       ] [get_ips zcu102mig]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
## set boardiptcl [file join $boarddir tcl ip.tcl]
## if {[file exists $boardiptcl]} {
##   source $boardiptcl
## }
## set xci_files [get_files -all {*.xci}]
## foreach xci_file $xci_files {
##   set_property GENERATE_SYNTH_CHECKPOINT {false} -quiet $xci_file
## }
## set obj [get_ips]
## generate_target all $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'harnessSysPLL'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'harnessSysPLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'harnessSysPLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'harnessSysPLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'harnessSysPLL'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zcu102mig'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zcu102mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zcu102mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zcu102mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zcu102mig'...
Exporting to file /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/hw_handoff/zcu102mig_microblaze_mcs.hwh
Generated Hardware Definition File /home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/zcu102mig_microblaze_mcs.hwdef
## export_ip_user_files -of_objects $obj -no_script -force
## set obj [current_fileset]
## set property_include_dirs [get_property include_dirs $obj]
## set ip_include_dirs [concat $property_include_dirs [findincludedir $ipdir "*.vh"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.h"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.vh"]]
# source [file join $scriptdir "synth.tcl"]
## read_ip [glob -directory $ipdir [file join * {*.xci}]]
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/harnessSysPLL/harnessSysPLL.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/zcu102mig.xci' will not be added.
## synth_design -top $top -flatten_hierarchy rebuilt
Command: synth_design -top ZCU102FPGATestHarness -flatten_hierarchy rebuilt
Starting synth_design
Using part: xczu9eg-ffvb1156-2-e
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 288994
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:141]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:166]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3532.500 ; gain = 365.797 ; free physical = 12634 ; free virtual = 30546
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZCU102FPGATestHarness' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ZCU102FPGATestHarness.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ResetWrangler' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetWrangler.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w13_i0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w13_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w13_i0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w13_i0.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetReg.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetReg.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetCatchAndSync_d3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetCatchAndSync_d3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ResetWrangler' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ResetWrangler.sv:2]
INFO: [Synth 8-6157] synthesizing module 'XilinxZCU102MIG' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIG.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s4k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s4k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s4k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x115' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x115.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x115' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x115.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s4k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s4k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x80' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x80.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x80' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x80.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s4k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s4k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s4k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s4k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLToAXI4.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_AXI4BundleW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_AXI4BundleW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleARW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_AXI4BundleARW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleARW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_AXI4BundleARW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLToAXI4.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4IdIndexer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4IdIndexer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4Deinterleaver.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI4BundleR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue8_AXI4BundleR.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_8x79' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_8x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x79' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_8x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI4BundleR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue8_AXI4BundleR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4Deinterleaver.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4UserYanker.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Queue1_BundleMap' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_BundleMap.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_BundleMap' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_BundleMap.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4UserYanker.sv:20]
INFO: [Synth 8-6157] synthesizing module 'XilinxZCU102MIGIsland' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4AsyncCrossingSink' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4AsyncCrossingSink.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_AXI4BundleAR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleAR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w61' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w61.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w61' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w61.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncValidSync.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncValidSync.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_AXI4BundleAR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleAR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_AXI4BundleAW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleAW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_AXI4BundleAW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleAW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_AXI4BundleW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w73' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w73.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w73' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w73.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_AXI4BundleW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_AXI4BundleR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_AXI4BundleR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_AXI4BundleB' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleB.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_AXI4BundleB' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleB.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4AsyncCrossingSink' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4AsyncCrossingSink.sv:2]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig.sv:71]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig_ddr4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4.sv:96]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_infrastructure' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63902]
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63902]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_infrastructure' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig_ddr4_mem_intfc' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig_phy' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/ip_top/zcu102mig_phy.sv:76]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig_phy_ddr4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:278]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:278]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:279]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:279]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105744]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105744]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized0' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105744]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105744]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'TX_BITSLICE_TRI' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:107009]
INFO: [Synth 8-6155] done synthesizing module 'TX_BITSLICE_TRI' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:107009]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:739]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:739]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105644]
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105644]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized1' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105744]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105744]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:739]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:739]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized1' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:739]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:739]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71220]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71220]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_pll' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89639]
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89639]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_pll' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'HPIO_VREF' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:54853]
INFO: [Synth 8-6155] done synthesizing module 'HPIO_VREF' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:54853]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59979]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59979]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59751]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59751]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:278]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:278]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:279]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:279]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig_phy_ddr4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig_phy' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/ip_top/zcu102mig_phy.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_group' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_group' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_act_timer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_act_rank' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_act_rank' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_act_timer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_arb_a' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_arb_a' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_rd_wr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_wtr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_wtr' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_rd_wr' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_arb_c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_arb_c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_arb_mux_p' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_arb_p' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_arb_p' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_cmd_mux_ap' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_cmd_mux_ap' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_arb_mux_p' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_ctl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ctl.sv:392]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_mc_odt' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_mc_odt' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_ctl' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_cmd_mux_c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_cmd_mux_c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_ref' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-226] default block is never used [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:386]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_ref' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_periodic' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_periodic' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_mc_ecc' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc_ecc' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_mc' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_ui' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_ui_cmd' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_ui_cmd' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_ui_wr_data' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98065]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98065]
INFO: [Synth 8-155] case statement is not full and has no default [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_ui_wr_data' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_ui_rd_data' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_ui_rd_data' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_ui' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_top' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:2028]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_addr_decode' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-155] case statement is not full and has no default [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1399]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_cplx' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-226] default block is never used [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_cplx_data' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_cplx_data' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_cplx' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_mc_odt__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_mc_odt__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_addr_decode' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_config_rom' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_config_rom' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_chipscope_xsdb_slave' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_chipscope_xsdb_slave' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_xsdb_arbiter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_xsdb_arbiter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_xsdb_bram' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cfg_mem_mod' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_bram_tdp' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_bram_tdp' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cfg_mem_mod' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_xsdb_bram' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_pi' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_rd_en' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_rd_en' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_read' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_read' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_write' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_wr_byte' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_wr_bit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_wr_bit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_wr_byte' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_write' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_pi' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_top' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig_ddr4_cal_riu' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:89]
INFO: [Synth 8-6157] synthesizing module 'zcu102mig_microblaze_mcs' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_0/synth/zcu102mig_microblaze_mcs.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_de16' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:9]
INFO: [Synth 8-638] synthesizing module 'bd_de16_dlmb_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_3/synth/bd_de16_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_3/synth/bd_de16_dlmb_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27959' bound to instance 'POR_FF_I' of component 'FDS' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27959]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27959]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_dlmb_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_3/synth/bd_de16_dlmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_de16_dlmb_0' is unconnected for instance 'dlmb' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:259]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_de16_dlmb_0' has 25 connections declared, but only 24 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_de16_dlmb_cntlr_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/synth/bd_de16_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4514' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/synth/bd_de16_dlmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3893' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4908]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3476' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4052]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_dlmb_cntlr_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/synth/bd_de16_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_de16_ilmb_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/synth/bd_de16_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/synth/bd_de16_ilmb_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27959' bound to instance 'POR_FF_I' of component 'FDS' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_ilmb_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_2/synth/bd_de16_ilmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_de16_ilmb_0' is unconnected for instance 'ilmb' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:307]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_de16_ilmb_0' has 25 connections declared, but only 24 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_de16_ilmb_cntlr_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_5/synth/bd_de16_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4514' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_5/synth/bd_de16_ilmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3893' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4908]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3476' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4052]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_ilmb_cntlr_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_5/synth/bd_de16_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_de16_iomodule_0_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/synth/bd_de16_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9894' bound to instance 'U0' of component 'iomodule' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/synth/bd_de16_iomodule_0_0.vhd:296]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:10105]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9726' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:10457]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_8_pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9741]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_8_pselect_mask' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9741]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9726' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:10502]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_8_pselect_mask__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9741]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_8_pselect_mask__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9741]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8513' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:10693]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8727]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 199 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7690' bound to instance 'UART_I1' of component 'UART' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9053]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7741]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 136 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Core' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7143' bound to instance 'UART_Core_I' of component 'UART_Core' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7860]
INFO: [Synth 8-638] synthesizing module 'UART_Core' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7187]
INFO: [Synth 8-256] done synthesizing module 'UART_Core' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7187]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7741]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2500' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9106]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2528]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2528]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2500' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9129]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2500' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9152]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2500' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9175]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4278' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9213]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4309]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4309]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4278' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9252]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4278' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9291]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4278' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9330]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3189' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9358]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3213]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3213]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3189' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9377]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3189' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9396]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3189' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9415]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3017' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9437]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3033]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3033]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3017' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9453]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3017' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9469]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3017' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9485]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3369' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9527]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3415]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_8_MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_8_MB_FDR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:1019' bound to instance 'fdr_i' of component 'MB_FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:4174]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3415]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8727]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:10105]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_iomodule_0_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_10/synth/bd_de16_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_de16_lmb_bram_I_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_6/synth/bd_de16_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_de16_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_6/synth/bd_de16_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_lmb_bram_I_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_6/synth/bd_de16_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_de16_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:375]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_de16_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:375]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_de16_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_de16_microblaze_I_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_0/synth/bd_de16_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_de16_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_0/hdl/microblaze_v11_0_vh_rfs.vhd:165095' bound to instance 'U0' of component 'MicroBlaze' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_0/synth/bd_de16_microblaze_I_0.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_microblaze_I_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_0/synth/bd_de16_microblaze_I_0.vhd:118]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_de16_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:392]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_de16_microblaze_I_0' has 54 connections declared, but only 53 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_de16_rst_0_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/synth/bd_de16_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/synth/bd_de16_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_rst_0_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_1/synth/bd_de16_rst_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_de16_rst_0_0' is unconnected for instance 'rst_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:446]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_de16_rst_0_0' is unconnected for instance 'rst_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:446]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_de16_rst_0_0' has 10 connections declared, but only 8 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_de16_second_dlmb_cntlr_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_7/synth/bd_de16_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4514' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_7/synth/bd_de16_second_dlmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3893' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4908]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3476' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4052]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_second_dlmb_cntlr_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_7/synth/bd_de16_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_de16_second_ilmb_cntlr_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_8/synth/bd_de16_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4514' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_8/synth/bd_de16_second_ilmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3893' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4908]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3476' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4052]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask__parameterized2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_21_pselect_mask__parameterized2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3981]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4639]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_second_ilmb_cntlr_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_8/synth/bd_de16_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_de16_second_lmb_bram_I_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_9/synth/bd_de16_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_de16_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_9/synth/bd_de16_second_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_de16_second_lmb_bram_I_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/ip/ip_9/synth/bd_de16_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_de16_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:498]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_de16_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:498]
WARNING: [Synth 8-7023] instance 'second_lmb_bram_I' of module 'bd_de16_second_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:498]
INFO: [Synth 8-6155] done synthesizing module 'bd_de16' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/bd_0/synth/bd_de16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig_microblaze_mcs' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_0/synth/zcu102mig_microblaze_mcs.v:53]
WARNING: [Synth 8-7071] port 'TRACE_data_access' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_address' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_byte_enable' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_read' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_write' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_write_value' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_hit' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_rdy' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_read' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_req' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_delay_slot' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_ex_piperun' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_exception_kind' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_exception_taken' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_icache_hit' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_icache_rdy' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_icache_req' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_instruction' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_jump_hit' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_jump_taken' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_mb_halted' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_mem_piperun' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_msr_reg' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_new_reg_value' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_of_piperun' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_pid_reg' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_reg_addr' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_reg_write' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_valid_instr' of module 'zcu102mig_microblaze_mcs' is unconnected for instance 'mcs0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7023] instance 'mcs0' of module 'zcu102mig_microblaze_mcs' has 40 connections declared, but only 11 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:227]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig_ddr4_cal_riu' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/zcu102mig_ddr4_cal_riu.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized5' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized7' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized7' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized8' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized8' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized9' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_cal_sync__parameterized9' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig_ddr4_mem_intfc' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi.sv:83]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_register_slice' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axic_register_slice' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axic_register_slice' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axic_register_slice__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axic_register_slice__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axic_register_slice__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axic_register_slice__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axic_register_slice__parameterized2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axic_register_slice__parameterized2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_register_slice' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_aw_channel' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_cmd_translator' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_incr_cmd' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_incr_cmd' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_wrap_cmd' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_wrap_cmd' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_cmd_translator' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_wr_cmd_fsm' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_wr_cmd_fsm' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_aw_channel' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_w_channel' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_w_channel' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_b_channel' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_fifo' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_fifo' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_b_channel' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_ar_channel' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_cmd_translator__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_incr_cmd__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_incr_cmd__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_wrap_cmd__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_wrap_cmd__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_cmd_translator__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_cmd_fsm' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_cmd_fsm' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_ar_channel' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_r_channel' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_fifo__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_fifo__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_fifo__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_fifo__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_r_channel' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_16_axi_cmd_arbiter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi_cmd_arbiter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_16_axi' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig_ddr4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'zcu102mig' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig.sv:71]
WARNING: [Synth 8-689] width (16) of port connection 'c0_ddr4_dq' does not match port width (8) of module 'zcu102mig' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:603]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_dqs_c' does not match port width (1) of module 'zcu102mig' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:604]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_dqs_t' does not match port width (1) of module 'zcu102mig' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:605]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_dm_dbi_n' does not match port width (1) of module 'zcu102mig' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:606]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'zcu102mig' is unconnected for instance 'blackbox' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:592]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'zcu102mig' is unconnected for instance 'blackbox' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:592]
WARNING: [Synth 8-7023] instance 'blackbox' of module 'zcu102mig' has 59 connections declared, but only 57 given [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:592]
INFO: [Synth 8-6155] done synthesizing module 'XilinxZCU102MIGIsland' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIGIsland.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4AsyncCrossingSource' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4AsyncCrossingSource.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_AXI4BundleAR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleAR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_AXI4BundleAR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleAR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_AXI4BundleAW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleAW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_AXI4BundleAW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleAW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_AXI4BundleW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_AXI4BundleW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSource_AXI4BundleW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_AXI4BundleR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w71' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w71.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w71' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w71.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_AXI4BundleR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_AXI4BundleB' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleB.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockCrossingReg_w6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_AXI4BundleB' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncQueueSink_AXI4BundleB.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4AsyncCrossingSource' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AXI4AsyncCrossingSource.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'XilinxZCU102MIG' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/XilinxZCU102MIG.sv:2]
INFO: [Synth 8-6157] synthesizing module 'harnessSysPLL' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/harnessSysPLL/harnessSysPLL.v:68]
INFO: [Synth 8-6157] synthesizing module 'harnessSysPLL_clk_wiz' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/harnessSysPLL/harnessSysPLL_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV__parameterized0' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63902]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63902]
INFO: [Synth 8-6155] done synthesizing module 'harnessSysPLL_clk_wiz' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/harnessSysPLL/harnessSysPLL_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'harnessSysPLL' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/harnessSysPLL/harnessSysPLL.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6157] synthesizing module 'UIntToAnalog_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/UIntToAnalog_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UIntToAnalog_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/UIntToAnalog_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'AnalogToUInt_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AnalogToUInt_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AnalogToUInt_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AnalogToUInt_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'PowerOnResetFPGAOnly' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PowerOnResetFPGAOnly.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PowerOnResetFPGAOnly' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PowerOnResetFPGAOnly.v:1]
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ChipTop.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i2_o1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntXbar_i2_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i2_o1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntXbar_i2_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_sbus_i1_o2_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_sbus_i1_o2_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_sbus_i1_o2_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_sbus_i1_o2_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_pbus' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_pbus_out_i1_o3_a31d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_pbus_out_i1_o3_a31d64s7k1z3u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_pbus_out_i1_o3_a31d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_pbus_out_i1_o3_a31d64s7k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a31d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a31d64s7k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a31d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a31d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x120' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x120' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a31d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a31d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a31d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a31d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x82' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x82' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a31d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a31d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a31d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a31d64s7k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_pbus' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_pbus' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootAddrReg' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootAddrReg' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_UART' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_UART.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a31d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a31d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a31d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a31d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_UART' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_UART.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_spi_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_spi_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_spi_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_spi_0.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_pbus' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_cbus' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_5.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_5' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_5.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_in_i2_o1_a31d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_cbus_in_i2_o1_a31d64s7k1z4u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_in_i2_o1_a31d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_cbus_in_i2_o1_a31d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_out_i1_o7_a31d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_cbus_out_i1_o7_a31d64s7k1z4u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_out_i1_o7_a31d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_cbus_out_i1_o7_a31d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a31d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a31d64s7k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a31d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a31d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x121' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x121.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x121' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x121.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a31d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a31d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a31d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a31d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x83' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x83' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a31d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a31d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a31d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a31d64s7k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_cbus' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_cbus' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a14d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x104' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x104' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a14d64s7k1z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a26d64s11k1z2u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a26d64s11k1z2u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_LLCCtrl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_LLCCtrl' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_clint' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_CLINT' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_CLINT' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_clint' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_plic' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_PLIC' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_PLIC' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_plic' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootROM' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootROM' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a21d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x106' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x106.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x106' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x106.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a21d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a21d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a21d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_cbus' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MemoryBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_mbus_i1_o2_a32d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_mbus_i1_o2_a32d64s4k1z3u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_mbus_i1_o2_a32d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_mbus_i1_o2_a32d64s4k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ProbePicker.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ProbePicker.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_mbus_to_memory_controller_port_named_tl_mem' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_mbus_to_memory_controller_port_named_tl_mem.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s4k1z3u_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s4k1z3u_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x118' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x118' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x78' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x78.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x78' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x78.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s4k1z3u_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s4k1z3u_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_mbus_to_memory_controller_port_named_tl_mem' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterconnectCoupler_mbus_to_memory_controller_port_named_tl_mem.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a28d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a28d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x114' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x114.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x114' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x114.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a28d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a28d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x79' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x79' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a28d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a28d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a28d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MemoryBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CoherenceManagerWrapper' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CoherenceManagerWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'InclusiveCache' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InclusiveCache.sv:2]
INFO: [Synth 8-6157] synthesizing module 'InclusiveCacheControl' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InclusiveCacheControl.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_RegMapperInput_i9_m8' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_RegMapperInput_i9_m8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_RegMapperInput_i9_m8' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_RegMapperInput_i9_m8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'InclusiveCacheControl' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InclusiveCacheControl.sv:46]
INFO: [Synth 8-6157] synthesizing module 'InclusiveCacheBankScheduler' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InclusiveCacheBankScheduler.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SourceA' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceA.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s3k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x117' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x117.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x117' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x117.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s3k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SourceA' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceA.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SourceB' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceB.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'SourceB' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceB.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SourceC' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue12_TLBundleC_a32d64s3k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue12_TLBundleC_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_12x106' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_12x106.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_12x106' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_12x106.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue12_TLBundleC_a32d64s3k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue12_TLBundleC_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SourceC' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SourceD' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceD.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue3_BankedStoreInnerDecoded' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue3_BankedStoreInnerDecoded.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_data_3x64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_data_3x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_data_3x64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_data_3x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_BankedStoreInnerDecoded' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue3_BankedStoreInnerDecoded.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Atomics' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Atomics.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Atomics' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Atomics.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SourceD' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceD.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SourceE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceE.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleE_a32d64s3k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleE_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_sink_2x3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_sink_2x3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_sink_2x3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_sink_2x3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleE_a32d64s3k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleE_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SourceE' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceE.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SourceX' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceX.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_SourceXRequest' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_SourceXRequest.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_SourceXRequest' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_SourceXRequest.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'SourceX' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceX.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SinkA' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkA.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ListBuffer_PutBufferAEntry_q40_e40' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ListBuffer_PutBufferAEntry_q40_e40.sv:77]
INFO: [Synth 8-6157] synthesizing module 'head_40x6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/head_40x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'head_40x6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/head_40x6.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tail_40x6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/tail_40x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tail_40x6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/tail_40x6.sv:3]
INFO: [Synth 8-6157] synthesizing module 'next_40x6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/next_40x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'next_40x6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/next_40x6.sv:3]
INFO: [Synth 8-6157] synthesizing module 'data_40x73' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/data_40x73.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'data_40x73' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/data_40x73.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ListBuffer_PutBufferAEntry_q40_e40' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ListBuffer_PutBufferAEntry_q40_e40.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'SinkA' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkA.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SinkC' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleC_a32d64s6k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleC_a32d64s6k3z3c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x112' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x112.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x112' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x112.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleC_a32d64s6k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleC_a32d64s6k3z3c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue1_BankedStoreInnerAddress' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_BankedStoreInnerAddress.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_BankedStoreInnerAddress' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_BankedStoreInnerAddress.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ListBuffer_PutBufferCEntry_q2_e16' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ListBuffer_PutBufferCEntry_q2_e16.sv:77]
INFO: [Synth 8-6157] synthesizing module 'head_2x4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/head_2x4.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'head_2x4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/head_2x4.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tail_2x4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/tail_2x4.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tail_2x4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/tail_2x4.sv:3]
INFO: [Synth 8-6157] synthesizing module 'next_16x4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/next_16x4.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'next_16x4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/next_16x4.sv:3]
INFO: [Synth 8-6157] synthesizing module 'data_16x65' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/data_16x65.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'data_16x65' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/data_16x65.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ListBuffer_PutBufferCEntry_q2_e16' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ListBuffer_PutBufferCEntry_q2_e16.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'SinkC' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SinkD' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkD.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s3k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s3k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s3k3z3c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SinkD' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkD.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SinkE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkE.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SinkE' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkE.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SinkX' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkX.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_SinkXRequest' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_SinkXRequest.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_SinkXRequest' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_SinkXRequest.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'SinkX' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SinkX.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Directory' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Directory.sv:64]
INFO: [Synth 8-6157] synthesizing module 'cc_dir' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_dir.sv:2]
INFO: [Synth 8-6157] synthesizing module 'cc_dir_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:1]
INFO: [Synth 8-6157] synthesizing module 'split_cc_dir_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2519]
INFO: [Synth 8-6155] done synthesizing module 'split_cc_dir_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2519]
INFO: [Synth 8-6155] done synthesizing module 'cc_dir_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cc_dir' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_dir.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_DirectoryWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_DirectoryWrite.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_DirectoryWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_DirectoryWrite.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MaxPeriodFibonacciLFSR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MaxPeriodFibonacciLFSR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'MaxPeriodFibonacciLFSR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MaxPeriodFibonacciLFSR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Directory' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Directory.sv:64]
INFO: [Synth 8-6157] synthesizing module 'BankedStore' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BankedStore.sv:46]
INFO: [Synth 8-6157] synthesizing module 'cc_banks_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'cc_banks_0_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:199]
INFO: [Synth 8-6157] synthesizing module 'split_cc_banks_0_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2616]
INFO: [Synth 8-6155] done synthesizing module 'split_cc_banks_0_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2616]
INFO: [Synth 8-6155] done synthesizing module 'cc_banks_0_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:199]
INFO: [Synth 8-6155] done synthesizing module 'cc_banks_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'cc_banks_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cc_banks_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'cc_banks_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cc_banks_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'cc_banks_3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cc_banks_3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/cc_banks_3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BankedStore' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BankedStore.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ListBuffer_QueuedRequest_q21_e33' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ListBuffer_QueuedRequest_q21_e33.sv:77]
INFO: [Synth 8-6157] synthesizing module 'head_21x6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/head_21x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'head_21x6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/head_21x6.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tail_21x6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/tail_21x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tail_21x6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/tail_21x6.sv:3]
INFO: [Synth 8-6157] synthesizing module 'next_33x6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/next_33x6.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'next_33x6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/next_33x6.sv:3]
INFO: [Synth 8-6157] synthesizing module 'data_33x49' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/data_33x49.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'data_33x49' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/data_33x49.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ListBuffer_QueuedRequest_q21_e33' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ListBuffer_QueuedRequest_q21_e33.sv:77]
INFO: [Synth 8-6157] synthesizing module 'MSHR' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MSHR.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'MSHR' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MSHR.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'InclusiveCacheBankScheduler' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InclusiveCacheBankScheduler.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'InclusiveCache' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InclusiveCache.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s6k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a32d64s6k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleA_a32d64s6k3z3c.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a32d64s6k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleA_a32d64s6k3z3c.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleD_a32d64s6k3z3c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleD_a32d64s6k3z3c.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleD_a32d64s6k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_TLBundleD_a32d64s6k3z3c.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s6k3z3c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLCacheCork' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLCacheCork.sv:64]
INFO: [Synth 8-6157] synthesizing module 'IDPool' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IDPool.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'IDPool' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IDPool.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLCacheCork' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLCacheCork.sv:64]
INFO: [Synth 8-6157] synthesizing module 'BankBinder' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BankBinder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BankBinder' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BankBinder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CoherenceManagerWrapper' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CoherenceManagerWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TilePRCIDomain' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TilePRCIDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RocketTile.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_MasterXbar_RocketTile_i3_o1_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_MasterXbar_RocketTile_i3_o1_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_MasterXbar_RocketTile_i3_o1_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_MasterXbar_RocketTile_i3_o1_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i4_o1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntXbar_i4_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i4_o1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntXbar_i4_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_DCache' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:64]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_TLBEntryData' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OptimizationBarrier_TLBEntryData.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_TLBEntryData' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OptimizationBarrier_TLBEntryData.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker_s3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PMPChecker_s3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker_s3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PMPChecker_s3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PMAChecker' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PMAChecker.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PMAChecker' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PMAChecker.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:2859]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:2895]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:2931]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:2967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3003]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3039]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3111]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3147]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:3255]
INFO: [Synth 8-6157] synthesizing module 'rockettile_dcache_tag_array' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_dcache_tag_array.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_dcache_tag_array_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:1727]
INFO: [Synth 8-6157] synthesizing module 'split_rockettile_dcache_tag_array_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2809]
INFO: [Synth 8-6155] done synthesizing module 'split_rockettile_dcache_tag_array_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2809]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_tag_array_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:1727]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_tag_array' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_dcache_tag_array.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DCacheDataArray' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCacheDataArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_dcache_data_arrays_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_dcache_data_arrays_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_dcache_data_arrays_0_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:229]
INFO: [Synth 8-6157] synthesizing module 'split_rockettile_dcache_data_arrays_0_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2712]
INFO: [Synth 8-6155] done synthesizing module 'split_rockettile_dcache_data_arrays_0_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2712]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_data_arrays_0_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:229]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_dcache_data_arrays_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_dcache_data_arrays_0.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DCacheDataArray' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCacheDataArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AMOALU' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AMOALU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AMOALU' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AMOALU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_DCache' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Frontend' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Frontend.sv:64]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_ICache' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ICache.sv:64]
INFO: [Synth 8-6157] synthesizing module 'rockettile_icache_tag_array' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_icache_tag_array.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_icache_tag_array_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:1925]
INFO: [Synth 8-6157] synthesizing module 'split_rockettile_icache_tag_array_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2906]
INFO: [Synth 8-6155] done synthesizing module 'split_rockettile_icache_tag_array_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2906]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_icache_tag_array_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:1925]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_icache_tag_array' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_icache_tag_array.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_icache_data_arrays_0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_icache_data_arrays_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_icache_data_arrays_0_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2123]
INFO: [Synth 8-6157] synthesizing module 'split_rockettile_icache_data_arrays_0_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:3003]
INFO: [Synth 8-6155] done synthesizing module 'split_rockettile_icache_data_arrays_0_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:3003]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_icache_data_arrays_0_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2123]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_icache_data_arrays_0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_icache_data_arrays_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rockettile_icache_data_arrays_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_icache_data_arrays_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'rockettile_icache_data_arrays_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rockettile_icache_data_arrays_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_ICache' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ICache.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ShiftQueue' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftQueue.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ShiftQueue' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftQueue.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ITLB' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ITLB.sv:64]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker_s2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PMPChecker_s2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker_s2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PMPChecker_s2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ITLB' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ITLB.sv:64]
INFO: [Synth 8-6157] synthesizing module 'BTB' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BTB.sv:59]
INFO: [Synth 8-6157] synthesizing module 'table_512x1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/table_512x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'table_512x1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/table_512x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'BTB' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BTB.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Frontend' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Frontend.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SaturnRocketUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SaturnRocketUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLSplitInterface' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLSplitInterface.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterface' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterface.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterface' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLInterface.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_i2_o1_a32d64s5k3z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_i2_o1_a32d64s5k3z4u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_i2_o1_a32d64s5k3z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_i2_o1_a32d64s5k3z4u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitInterface' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLSplitInterface.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s5k3z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x69' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x69.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x69' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x69.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s5k3z4u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'VectorDispatcher' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorDispatcher.sv:64]
WARNING: [Synth 8-2898] ignoring Assertion statement with non-constant assert expression [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorDispatcher.sv:209]
WARNING: [Synth 8-2898] ignoring Assertion statement with non-constant assert expression [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorDispatcher.sv:211]
WARNING: [Synth 8-2898] ignoring Assertion statement with non-constant assert expression [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorDispatcher.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'VectorDispatcher' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorDispatcher.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SaturnRocketFrontend' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SaturnRocketFrontend.sv:46]
INFO: [Synth 8-6157] synthesizing module 'PipelinedFaultCheck' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PipelinedFaultCheck.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'PipelinedFaultCheck' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PipelinedFaultCheck.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IterativeFaultCheck' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IterativeFaultCheck.sv:64]
INFO: [Synth 8-6157] synthesizing module 'IndexMaskAccess' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IndexMaskAccess.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'IndexMaskAccess' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IndexMaskAccess.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'IterativeFaultCheck' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IterativeFaultCheck.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'SaturnRocketFrontend' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SaturnRocketFrontend.sv:46]
INFO: [Synth 8-6157] synthesizing module 'VectorBackend' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorBackend.sv:20]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IssueQueue' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IssueQueue.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IssueQueue' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IssueQueue.sv:2]
INFO: [Synth 8-6157] synthesizing module 'IssueQueue_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IssueQueue_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IssueQueue_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IssueQueue_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ExecutionUnitfp_int' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ExecutionUnitfp_int.sv:64]
INFO: [Synth 8-6157] synthesizing module 'IntegerPipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntegerPipe.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AdderArray' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AdderArray.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AdderArray' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AdderArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CompareArray' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareArray.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CompareArray' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SaturatedSumArray' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SaturatedSumArray.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SaturatedSumArray' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SaturatedSumArray.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntegerPipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntegerPipe.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ShiftPipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftPipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ShiftArray' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftArray.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ShiftUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ShiftBlock' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ShiftBlock' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ShiftBlock_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ShiftBlock_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ShiftBlock_4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ShiftBlock_4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ShiftBlock_8' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock_8.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ShiftBlock_8' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftBlock_8.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ShiftUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftUnit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ShiftArray' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftArray.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ShiftPipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ShiftPipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BitwisePipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BitwisePipe.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BitwisePipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BitwisePipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'MaskUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MaskUnit.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'MaskUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MaskUnit.sv:46]
INFO: [Synth 8-6157] synthesizing module 'BitmanipPipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BitmanipPipe.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'BitmanipPipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BitmanipPipe.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IterativeIntegerDivider' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IterativeIntegerDivider.sv:64]
INFO: [Synth 8-6157] synthesizing module 'MulDiv' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulDiv.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'MulDiv' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulDiv.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'IterativeIntegerDivider' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IterativeIntegerDivider.sv:64]
INFO: [Synth 8-6157] synthesizing module 'PermuteUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PermuteUnit.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'PermuteUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PermuteUnit.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ElementwiseMultiplyPipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ElementwiseMultiplyPipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SharedScalarElementwiseFPFMA' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SharedScalarElementwiseFPFMA.sv:20]
INFO: [Synth 8-6157] synthesizing module 'RecFNToRecFN' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie5_is11_oe8_os24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie5_is11_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie5_is11_oe8_os24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie5_is11_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToRecFN' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RecFNToRecFN_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie8_is24_oe11_os53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is24_oe11_os53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie8_is24_oe11_os53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is24_oe11_os53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToRecFN_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SharedScalarElementwiseFPFMA' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SharedScalarElementwiseFPFMA.sv:20]
INFO: [Synth 8-6157] synthesizing module 'FPDivSqrt' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPDivSqrt.sv:64]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFM_small_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFM_small_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFMToRaw_small_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFMToRaw_small_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRawFN_small_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRawFN_small_e11_s53.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRawFN_small_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRawFN_small_e11_s53.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFMToRaw_small_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFMToRaw_small_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundRawFNToRecFN_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie11_is55_oe11_os53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie11_is55_oe11_os53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie11_is55_oe11_os53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie11_is55_oe11_os53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundRawFNToRecFN_e11_s53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFM_small_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFM_small_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFM_small_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFM_small_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFMToRaw_small_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFMToRaw_small_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRawFN_small_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRawFN_small_e8_s24.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRawFN_small_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRawFN_small_e8_s24.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFMToRaw_small_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFMToRaw_small_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundRawFNToRecFN_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie8_is26_oe8_os24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is26_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie8_is26_oe8_os24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is26_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundRawFNToRecFN_e8_s24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFM_small_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFM_small_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFM_small_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFM_small_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFMToRaw_small_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFMToRaw_small_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRawFN_small_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRawFN_small_e5_s11.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRawFN_small_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRawFN_small_e5_s11.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFMToRaw_small_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFMToRaw_small_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundRawFNToRecFN_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie5_is13_oe5_os11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie5_is13_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie5_is13_oe5_os11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie5_is13_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundRawFNToRecFN_e5_s11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFM_small_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DivSqrtRecFM_small_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'VFRSQRT7' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VFRSQRT7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'VFRSQRT7' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VFRSQRT7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'VFREC7' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VFREC7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'VFREC7' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VFREC7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FPDivSqrt' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPDivSqrt.sv:64]
INFO: [Synth 8-6157] synthesizing module 'FPCompPipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPCompPipe.sv:46]
INFO: [Synth 8-6157] synthesizing module 'CompareRecFN' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareRecFN.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CompareRecFN' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareRecFN.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CompareRecFN_4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareRecFN_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CompareRecFN_4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareRecFN_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CompareRecFN_6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareRecFN_6.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CompareRecFN_6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CompareRecFN_6.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FPCompPipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPCompPipe.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FPConvPipe' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPConvPipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FPConvBlock' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPConvBlock.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RecFNToINDynamic_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToINDynamic_e11_s53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToINDynamic_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToINDynamic_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RecFNToINDynamic_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToINDynamic_e8_s24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToINDynamic_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToINDynamic_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RecFNToINDynamic_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToINDynamic_e5_s11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToINDynamic_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToINDynamic_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN_i64_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i64_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie7_is64_oe11_os53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie7_is64_oe11_os53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie7_is64_oe11_os53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie7_is64_oe11_os53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN_i64_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i64_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN_i64_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i64_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie7_is64_oe8_os24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie7_is64_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie7_is64_oe8_os24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie7_is64_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN_i64_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i64_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN_i32_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i32_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie6_is32_oe8_os24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie6_is32_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie6_is32_oe8_os24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie6_is32_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN_i32_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i32_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN_i32_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i32_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie6_is32_oe5_os11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie6_is32_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie6_is32_oe5_os11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie6_is32_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN_i32_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i32_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN_i16_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i16_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie5_is16_oe5_os11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie5_is16_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie5_is16_oe5_os11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie5_is16_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN_i16_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i16_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RecFNToRecFN_7' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie8_is24_oe5_os11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is24_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie8_is24_oe5_os11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie8_is24_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToRecFN_7' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RecFNToRecFN_9' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_9.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie11_is53_oe8_os24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie11_is53_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie11_is53_oe8_os24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie11_is53_oe8_os24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToRecFN_9' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_9.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FPConvBlock' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPConvBlock.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'FPConvPipe' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPConvPipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Arbiter12_ScalarWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter12_ScalarWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter12_ScalarWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter12_ScalarWrite.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_VectorWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_VectorWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_VectorWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_VectorWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ExecutionUnitfp_int' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ExecutionUnitfp_int.sv:64]
INFO: [Synth 8-6157] synthesizing module 'LoadSequencer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadSequencer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LoadSequencer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadSequencer.sv:46]
INFO: [Synth 8-6157] synthesizing module 'StoreSequencer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/StoreSequencer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'StoreSequencer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/StoreSequencer.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SpecialSequencer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SpecialSequencer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'SpecialSequencer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SpecialSequencer.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ExecuteSequencer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ExecuteSequencer.sv:64]
INFO: [Synth 8-6157] synthesizing module 'PipeScheduler' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PipeScheduler.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'PipeScheduler' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PipeScheduler.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ExecuteSequencer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ExecuteSequencer.sv:64]
INFO: [Synth 8-6157] synthesizing module 'RegisterAccess' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterAccess.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterFile.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RegisterFileBank' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterFileBank.sv:59]
INFO: [Synth 8-6157] synthesizing module 'vrf_16x64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/vrf_16x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'vrf_16x64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/vrf_16x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFileBank' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterFileBank.sv:59]
INFO: [Synth 8-6157] synthesizing module 'RegisterReadXbar' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterReadXbar.sv:2]
INFO: [Synth 8-6157] synthesizing module 'OldestRRArbiter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OldestRRArbiter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RRArbiter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RRArbiter.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'RRArbiter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RRArbiter.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'OldestRRArbiter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OldestRRArbiter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RegisterReadXbar' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterReadXbar.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RegisterReadXbar_3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterReadXbar_3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'OldestRRArbiter_6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OldestRRArbiter_6.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RRArbiter_6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RRArbiter_6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'RRArbiter_6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RRArbiter_6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'OldestRRArbiter_6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OldestRRArbiter_6.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RegisterReadXbar_3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterReadXbar_3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PipeScheduler_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PipeScheduler_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'PipeScheduler_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PipeScheduler_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Arbiter3_VectorWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter3_VectorWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter3_VectorWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter3_VectorWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterFile.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RegisterAccess' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RegisterAccess.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Compactor' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor.sv:46]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Compactor' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Compactor_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue_2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_2.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue_2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_2.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Compactor_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'GatherUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/GatherUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue_3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_3.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue_3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_3.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue2_UInt64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_UInt64.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_UInt64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_UInt64.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'GatherUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/GatherUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Arbiter1_ScalarWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter1_ScalarWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter1_ScalarWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter1_ScalarWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'VectorBackend' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorBackend.sv:20]
INFO: [Synth 8-6157] synthesizing module 'VectorMemUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorMemUnit.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AddrGen' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AddrGen.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AddrGen' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AddrGen.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LoadOrderBuffer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadOrderBuffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LoadOrderBuffer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadOrderBuffer.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Compactor_3' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor_3.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Compactor_3' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor_3.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LoadSegmenter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadSegmenter.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LoadSegmentBuffer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadSegmentBuffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LoadSegmentBuffer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadSegmentBuffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LoadSegmenter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LoadSegmenter.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Compactor_4' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor_4.sv:46]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue_5' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_5.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue_5' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_5.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Compactor_4' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Compactor_4.sv:46]
INFO: [Synth 8-6157] synthesizing module 'StoreSegmenter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/StoreSegmenter.sv:64]
INFO: [Synth 8-6157] synthesizing module 'StoreSegmentBuffer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/StoreSegmentBuffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'StoreSegmentBuffer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/StoreSegmentBuffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'StoreSegmenter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/StoreSegmenter.sv:64]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue_6' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_6.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue_6' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_6.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_MemRequest' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_MemRequest.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_MemRequest' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_MemRequest.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_1_Anon' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_1_Anon.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_1_Anon' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_1_Anon.sv:59]
INFO: [Synth 8-6157] synthesizing module 'DCEQueue_7' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_7.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'DCEQueue_7' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCEQueue_7.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ReorderBuffer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ReorderBuffer.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ReorderBuffer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ReorderBuffer.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'VectorMemUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/VectorMemUnit.sv:64]
INFO: [Synth 8-6157] synthesizing module 'HellaCacheInterface' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/HellaCacheInterface.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SimpleHellaCacheIF' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIF.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SimpleHellaCacheIFReplayQueue' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIFReplayQueue.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue3_UInt2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue3_UInt2.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_3x2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_3x2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_3x2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_UInt2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue3_UInt2.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SimpleHellaCacheIFReplayQueue' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIFReplayQueue.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_HellaCacheReq' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_HellaCacheReq.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_HellaCacheReq' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_HellaCacheReq.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SimpleHellaCacheIF' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIF.sv:64]
INFO: [Synth 8-6157] synthesizing module 'HellaCacheArbiter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/HellaCacheArbiter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'HellaCacheArbiter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/HellaCacheArbiter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_HellaCacheReq' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_HellaCacheReq.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x134' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x134.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x134' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x134.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_HellaCacheReq' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_HellaCacheReq.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'HellaCacheInterface' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/HellaCacheInterface.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_ScalarWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_ScalarWrite.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_ScalarWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_ScalarWrite.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_ScalarWrite' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_ScalarWrite.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x72' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x72.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x72' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x72.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_ScalarWrite' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_ScalarWrite.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SaturnRocketUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SaturnRocketUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_FPU' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPU.sv:77]
INFO: [Synth 8-6157] synthesizing module 'FPUDecoder' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUDecoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FPUDecoder' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUDecoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'EarlyVectorDecode' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/EarlyVectorDecode.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'EarlyVectorDecode' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/EarlyVectorDecode.sv:2]
INFO: [Synth 8-6157] synthesizing module 'regfile_32x65' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/regfile_32x65.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile_32x65' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/regfile_32x65.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FPUFMAPipe_l3_f32' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUFMAPipe_l3_f32.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNPipe_l2_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNPipe_l2_e8_s24.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_preMul_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_preMul_e8_s24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_preMul_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_preMul_e8_s24.sv:2]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_postMul_e8_s24' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_postMul_e8_s24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_postMul_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_postMul_e8_s24.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNPipe_l2_e8_s24' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNPipe_l2_e8_s24.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'FPUFMAPipe_l3_f32' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUFMAPipe_l3_f32.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FPToInt' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPToInt.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RecFNToIN_e11_s53_i64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToIN_e11_s53_i64.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToIN_e11_s53_i64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToIN_e11_s53_i64.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RecFNToIN_e11_s53_i32' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToIN_e11_s53_i32.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToIN_e11_s53_i32' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToIN_e11_s53_i32.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FPToInt' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPToInt.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntToFP' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntToFP.sv:46]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN_i64_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i64_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie7_is64_oe5_os11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie7_is64_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie7_is64_oe5_os11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie7_is64_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN_i64_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/INToRecFN_i64_e5_s11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntToFP' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntToFP.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FPToFP' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPToFP.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RecFNToRecFN_10' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_10.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_ie11_is53_oe5_os11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie11_is53_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_ie11_is53_oe5_os11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RoundAnyRawFNToRecFN_ie11_is53_oe5_os11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToRecFN_10' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RecFNToRecFN_10.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FPToFP' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPToFP.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FPUFMAPipe_l3_f64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUFMAPipe_l3_f64.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNPipe_l2_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNPipe_l2_e11_s53.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_preMul_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_preMul_e11_s53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_preMul_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_preMul_e11_s53.sv:2]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_postMul_e11_s53' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_postMul_e11_s53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_postMul_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_postMul_e11_s53.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNPipe_l2_e11_s53' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNPipe_l2_e11_s53.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'FPUFMAPipe_l3_f64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUFMAPipe_l3_f64.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FPUFMAPipe_l3_f16' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUFMAPipe_l3_f16.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNPipe_l2_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNPipe_l2_e5_s11.sv:46]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_preMul_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_preMul_e5_s11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_preMul_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_preMul_e5_s11.sv:2]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_postMul_e5_s11' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_postMul_e5_s11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_postMul_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNToRaw_postMul_e5_s11.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNPipe_l2_e5_s11' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulAddRecFNPipe_l2_e5_s11.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'FPUFMAPipe_l3_f16' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPUFMAPipe_l3_f16.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_FPU' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPU.sv:77]
INFO: [Synth 8-6157] synthesizing module 'InOrderArbiter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InOrderArbiter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'InOrderArbiter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/InOrderArbiter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'HellaCacheArbiter_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/HellaCacheArbiter_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'HellaCacheArbiter_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/HellaCacheArbiter_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'PTW' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PTW.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_Valid_PTWReq' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_Valid_PTWReq.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_Valid_PTWReq' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter2_Valid_PTWReq.sv:2]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_UInt' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OptimizationBarrier_UInt.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_UInt' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OptimizationBarrier_UInt.sv:2]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_PTE' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OptimizationBarrier_PTE.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_PTE' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/OptimizationBarrier_PTE.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PTW' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PTW.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Rocket' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:86]
INFO: [Synth 8-6157] synthesizing module 'IBuf' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IBuf.sv:64]
INFO: [Synth 8-6157] synthesizing module 'RVCExpander' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RVCExpander.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RVCExpander' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RVCExpander.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IBuf' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IBuf.sv:64]
INFO: [Synth 8-6157] synthesizing module 'rf_31x64' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rf_31x64.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rf_31x64' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/rf_31x64.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CSRFile' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CSRFile.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'CSRFile' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CSRFile.sv:64]
INFO: [Synth 8-6157] synthesizing module 'BreakpointUnit' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BreakpointUnit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BreakpointUnit' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BreakpointUnit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RocketALU' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RocketALU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RocketALU' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RocketALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'MulDiv_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulDiv_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'MulDiv_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/MulDiv_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Arbiter3_LLWB' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter3_LLWB.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter3_LLWB' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Arbiter3_LLWB.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1815]
INFO: [Synth 8-6157] synthesizing module 'PlusArgTimeout' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PlusArgTimeout.sv:20]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'PlusArgTimeout' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PlusArgTimeout.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'Rocket' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'RocketTile' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/RocketTile.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s6k3z4c_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s6k3z4c_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleA_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x84' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x84.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x84' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x84.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleD_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleB_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleB_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x44' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x44.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x44' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x44.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleB_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleB_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleC_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleC_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x113' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x113.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x113' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x113.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleC_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleC_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleE_a32d64s6k3z4c' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleE_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleE_a32d64s6k3z4c' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue2_TLBundleE_a32d64s6k3z4c.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s6k3z4c_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLBuffer_a32d64s6k3z4c_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'IntSyncSyncCrossingSink_n1x2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncSyncCrossingSink_n1x2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncSyncCrossingSink_n1x2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncSyncCrossingSink_n1x2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'IntSyncSyncCrossingSink_n1x1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncSyncCrossingSink_n1x1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncSyncCrossingSink_n1x1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncSyncCrossingSink_n1x1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TilePRCIDomain.sv:226]
INFO: [Synth 8-6157] synthesizing module 'IntSyncCrossingSource_n1x1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncCrossingSource_n1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w1_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w1_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncCrossingSource_n1x1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncCrossingSource_n1x1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TilePRCIDomain.sv:232]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TilePRCIDomain.sv:238]
INFO: [Synth 8-6155] done synthesizing module 'TilePRCIDomain' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TilePRCIDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BundleBridgeNexus_UInt1_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BundleBridgeNexus_UInt1_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BundleBridgeNexus_UInt1_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BundleBridgeNexus_UInt1_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CLINTClockSinkDomain' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CLINTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CLINT' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CLINT.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'CLINT' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CLINT.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntSyncCrossingSource_n1x2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncCrossingSource_n1x2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w2_i0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w2_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w2_i0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w2_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncCrossingSource_n1x2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IntSyncCrossingSource_n1x2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CLINTClockSinkDomain' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/CLINTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PLICClockSinkDomain' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PLICClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLPLIC' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLPLIC.sv:64]
INFO: [Synth 8-6157] synthesizing module 'LevelGateway' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LevelGateway.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LevelGateway' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/LevelGateway.sv:46]
INFO: [Synth 8-6157] synthesizing module 'PLICFanIn' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PLICFanIn.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PLICFanIn' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PLICFanIn.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_RegMapperInput_i23_m8' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_RegMapperInput_i23_m8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_RegMapperInput_i23_m8' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue1_RegMapperInput_i23_m8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLPLIC' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLPLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'PLICClockSinkDomain' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/PLICClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BootROMClockSinkDomain' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BootROMClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLROM' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLROM.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLROM' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLROM.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BootROMClockSinkDomain' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/BootROMClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ScratchpadBank' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ScratchpadBank.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLRAM_ScratchpadBank' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLRAM_ScratchpadBank.sv:46]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/mem.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mem_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2321]
INFO: [Synth 8-6157] synthesizing module 'split_mem_ext' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:3100]
INFO: [Synth 8-6155] done synthesizing module 'split_mem_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:3100]
INFO: [Synth 8-6155] done synthesizing module 'mem_ext' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2321]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLRAM_ScratchpadBank' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLRAM_ScratchpadBank.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_ScratchpadBank' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_ScratchpadBank.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s4k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a28d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s4k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a28d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_ScratchpadBank' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_ScratchpadBank.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ScratchpadBank' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ScratchpadBank.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLUARTClockSinkDomain' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLUARTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLUART' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLUART.sv:46]
INFO: [Synth 8-6157] synthesizing module 'UARTTx' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/UARTTx.sv:55]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader__parameterized0' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader__parameterized0' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader__parameterized1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader__parameterized1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'UARTTx' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/UARTTx.sv:55]
INFO: [Synth 8-6157] synthesizing module 'Queue8_UInt8' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue8_UInt8.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_8x8' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_8x8.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x8' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_8x8.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_UInt8' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Queue8_UInt8.sv:59]
INFO: [Synth 8-6157] synthesizing module 'UARTRx' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/UARTRx.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'UARTRx' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/UARTRx.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLUART' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLUART.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLUARTClockSinkDomain' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLUARTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockSinkDomain_1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockSinkDomain_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLSPI' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLSPI.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SPIFIFO' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SPIFIFO.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'SPIFIFO' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SPIFIFO.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SPIMedia' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SPIMedia.sv:46]
INFO: [Synth 8-6157] synthesizing module 'SPIPhysical' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SPIPhysical.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'SPIPhysical' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SPIPhysical.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'SPIMedia' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SPIMedia.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLSPI' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLSPI.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockSinkDomain_1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockSinkDomain_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ChipyardPRCICtrlClockSinkDomain' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ChipyardPRCICtrlClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_prcibus_i1_o2_a21d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s7k1z3u.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_prcibus_i1_o2_a21d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s7k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupResetSynchronizer' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockGroupResetSynchronizer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupResetSynchronizer' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockGroupResetSynchronizer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TileClockGater' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TileClockGater.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i1' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w1_i1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i1' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/AsyncResetRegVec_w1_i1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TileClockGater' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TileClockGater.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_TileClockGater' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_TileClockGater.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a21d64s7k1z3u' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a21d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a21d64s7k1z3u' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Repeater_TLBundleA_a21d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_TileClockGater' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_TileClockGater.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TileResetSetter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TileResetSetter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TileResetSetter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TileResetSetter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_TileResetSetter' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_TileResetSetter.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_TileResetSetter' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/TLFragmenter_TileResetSetter.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ChipyardPRCICtrlClockSinkDomain' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ChipyardPRCICtrlClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_allClocks' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockGroupAggregator_allClocks.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_allClocks' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockGroupAggregator_allClocks.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupCombiner' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockGroupCombiner.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupCombiner' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ClockGroupCombiner.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DigitalTop' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'GenericDigitalInIOCell' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/GenericDigitalInIOCell.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GenericDigitalInIOCell' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/GenericDigitalInIOCell.v:3]
INFO: [Synth 8-6157] synthesizing module 'GenericDigitalOutIOCell' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/GenericDigitalOutIOCell.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GenericDigitalOutIOCell' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/GenericDigitalOutIOCell.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ChipTop' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ChipTop.sv:2]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader__parameterized2' [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: custom_boot_pin=%d - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader__parameterized2' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/plusarg_reader.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ZCU102FPGATestHarness.sv:326]
INFO: [Synth 8-6155] done synthesizing module 'ZCU102FPGATestHarness' (0#1) [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ZCU102FPGATestHarness.sv:46]
WARNING: [Synth 8-3848] Net ddr4_c in module/entity zcu102mig_phy_ddr4 does not have driver. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:176]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity zcu102mig_phy_ddr4 does not have driver. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/ip_1/rtl/phy/zcu102mig_phy_ddr4.sv:274]
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tras_cntr_rb_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  trcd_cntr_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  trcd_cntr_is_zero_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_dec_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_dec_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_zero_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_expired_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM pageInfo_ref_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pageInfo_ref_reg 
WARNING: [Synth 8-5856] 3D RAM pageInfo_act_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pageInfo_act_reg 
WARNING: [Synth 8-5856] 3D RAM pageInfo_exp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pageInfo_exp_reg 
WARNING: [Synth 8-5856] 3D RAM pageInfo_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pageInfo_nxt_reg 
WARNING: [Synth 8-5856] 3D RAM pageInfo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pageInfo_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_zero_reg 
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  trcd_cntr_reg 
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tras_cntr_rb_reg 
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ap_cntr_expired_reg 
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  trcd_cntr_is_zero_reg 
WARNING: [Synth 8-6014] Unused sequential element cmd_cmd_cas_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_group.sv:889]
WARNING: [Synth 8-6014] Unused sequential element issue_cas_dly_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_group.sv:582]
WARNING: [Synth 8-6014] Unused sequential element faw_slr_done_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:135]
WARNING: [Synth 8-6014] Unused sequential element outstanding_act_dlr_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:163]
WARNING: [Synth 8-6014] Unused sequential element act_shift_dlr_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:155]
WARNING: [Synth 8-6014] Unused sequential element prevLRA_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:200]
WARNING: [Synth 8-6014] Unused sequential element rrdDLR_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_act_rank.sv:201]
WARNING: [Synth 8-6014] Unused sequential element strict_rptr_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:149]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:177]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:178]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[31] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[30] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[29] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[28] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[27] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[26] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[25] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[24] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[23] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[22] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[21] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[20] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[19] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[18] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[17] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[16] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[15] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[14] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[13] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[12] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[11] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[10] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[9] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[8] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[7] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[6] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[5] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[4] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[3] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[2] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[1] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[0] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:186]
WARNING: [Synth 8-6014] Unused sequential element slotCnt_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:247]
WARNING: [Synth 8-6014] Unused sequential element win_l_rank_cas_int_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:254]
WARNING: [Synth 8-6014] Unused sequential element arbing.nRdSlot_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:259]
WARNING: [Synth 8-6014] Unused sequential element arbing.nSlotCnt_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_arb_c.sv:260]
WARNING: [Synth 8-5856] 3D RAM timerWTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  timerWTP_reg 
WARNING: [Synth 8-5856] 3D RAM timerRTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  timerRTP_reg 
WARNING: [Synth 8-5856] 3D RAM timerRAS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  timerRAS_reg 
WARNING: [Synth 8-5856] 3D RAM pre_safe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pre_safe_reg 
WARNING: [Synth 8-6014] Unused sequential element prev2CAS_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ctl.sv:311]
WARNING: [Synth 8-6014] Unused sequential element prevLRank_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ctl.sv:314]
WARNING: [Synth 8-6014] Unused sequential element sre_issued_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:276]
WARNING: [Synth 8-6014] Unused sequential element tckoff_timer_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:279]
WARNING: [Synth 8-6014] Unused sequential element sre_tckoff_ok_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:288]
WARNING: [Synth 8-6014] Unused sequential element tckev_timer_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:291]
WARNING: [Synth 8-6014] Unused sequential element um_ref_req_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:711]
WARNING: [Synth 8-6014] Unused sequential element um_pre_iss_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:944]
WARNING: [Synth 8-6014] Unused sequential element um_ref_iss_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:945]
WARNING: [Synth 8-6014] Unused sequential element um_zq_iss_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/controller/ddr4_v2_2_mc_ref.sv:946]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[1].rd_buf_indx_r_reg[1] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[3].rd_buf_indx_r_reg[3] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[4].rd_buf_indx_r_reg[4] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[6].rd_buf_indx_r_reg[6] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[7].rd_buf_indx_r_reg[7] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[8].rd_buf_indx_r_reg[8] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[10].rd_buf_indx_r_reg[10] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[11].rd_buf_indx_r_reg[11] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[12].rd_buf_indx_r_reg[12] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[13].rd_buf_indx_r_reg[13] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[15].rd_buf_indx_r_reg[15] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[16].rd_buf_indx_r_reg[16] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[17].rd_buf_indx_r_reg[17] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[18].rd_buf_indx_r_reg[18] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element cplx_PAR_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_p_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1003]
WARNING: [Synth 8-6014] Unused sequential element margin_left_p_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1004]
WARNING: [Synth 8-6014] Unused sequential element margin_right_p_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1005]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_n_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1017]
WARNING: [Synth 8-6014] Unused sequential element margin_left_n_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1018]
WARNING: [Synth 8-6014] Unused sequential element margin_right_n_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1019]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_write_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1085]
WARNING: [Synth 8-6014] Unused sequential element cal_DQOut_B_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1208]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1253]
WARNING: [Synth 8-6014] Unused sequential element margin_right_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1254]
WARNING: [Synth 8-6014] Unused sequential element margin_left_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1255]
WARNING: [Synth 8-6014] Unused sequential element margin_p_active_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1256]
WARNING: [Synth 8-6014] Unused sequential element margin_n_active_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1257]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_read_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1559]
WARNING: [Synth 8-6014] Unused sequential element cal_ODT_mux_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1990]
WARNING: [Synth 8-6014] Unused sequential element extended_write_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:2065]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1865]
WARNING: [Synth 8-6014] Unused sequential element slave_rdy_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:155]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DMOut_n_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:2012]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DQOut_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:2013]
WARNING: [Synth 8-6014] Unused sequential element init_cal_inv_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:1523]
WARNING: [Synth 8-6014] Unused sequential element init_cal_mrs_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal.sv:1524]
WARNING: [Synth 8-6014] Unused sequential element rdcs_rdcas_lsb_slot0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_rd_en.sv:196]
WARNING: [Synth 8-6014] Unused sequential element calDone_dly_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_rd_en.sv:208]
WARNING: [Synth 8-6014] Unused sequential element rdcs0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_rd_en.sv:191]
WARNING: [Synth 8-6014] Unused sequential element rdcs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_rd_en.sv:192]
WARNING: [Synth 8-6014] Unused sequential element cs0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_write.sv:224]
WARNING: [Synth 8-6014] Unused sequential element cs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_write.sv:225]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_write.sv:217]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_rd_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:696]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_wr_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:699]
WARNING: [Synth 8-6014] Unused sequential element mc_C7_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:762]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int7_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:847]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int6_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:848]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int5_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:849]
WARNING: [Synth 8-6014] Unused sequential element cal_PAR_int7_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:850]
WARNING: [Synth 8-6014] Unused sequential element cal_PAR_int6_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:851]
WARNING: [Synth 8-6014] Unused sequential element cal_PAR_int5_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:852]
WARNING: [Synth 8-6014] Unused sequential element mcal_C_dly_reg[0] was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/cal/ddr4_v2_2_cal_top.sv:895]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4_mem_intfc.sv:506]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4_mem_intfc.sv:499]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:203]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:232]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:235]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:253]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity ddr4_v2_2_16_axi_w_channel does not have driver. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_w_channel.sv:108]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:203]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:232]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:235]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:253]
WARNING: [Synth 8-6014] Unused sequential element rd_last_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/axi/ddr4_v2_2_axi_r_channel.sv:227]
WARNING: [Synth 8-6014] Unused sequential element c0_ddr4_init_calib_complete_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/obj/ip/zcu102mig/rtl/ip_top/zcu102mig_ddr4.sv:566]
WARNING: [Synth 8-6014] Unused sequential element s2_pdata_r_corrupt_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceD.sv:346]
WARNING: [Synth 8-6014] Unused sequential element s3_pdata_corrupt_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceD.sv:363]
WARNING: [Synth 8-6014] Unused sequential element s4_need_pb_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceD.sv:371]
WARNING: [Synth 8-6014] Unused sequential element s4_pdata_corrupt_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SourceD.sv:379]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2545]
WARNING: [Synth 8-6014] Unused sequential element ren1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Directory.sv:192]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2641]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/IDPool.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2835]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2738]
WARNING: [Synth 8-6014] Unused sequential element s2_vaddr_r_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/DCache.sv:1840]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:2932]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:3029]
WARNING: [Synth 8-6014] Unused sequential element in_vs2_pipe_pipe_v_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:126]
WARNING: [Synth 8-6014] Unused sequential element in_vd_pipe_pipe_v_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:127]
WARNING: [Synth 8-6014] Unused sequential element ctrl_MULSub_pipe_v_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:128]
WARNING: [Synth 8-6014] Unused sequential element ctrl_MULSwapVdV2_pipe_v_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:129]
WARNING: [Synth 8-6014] Unused sequential element ctrl_MULAccumulate_pipe_v_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:130]
WARNING: [Synth 8-6014] Unused sequential element ctrl_MULHi_pipe_v_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ElementwiseMultiplyPipe.sv:131]
WARNING: [Synth 8-6014] Unused sequential element op_sew_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPDivSqrt.sv:275]
WARNING: [Synth 8-6014] Unused sequential element op_rs2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/FPDivSqrt.sv:281]
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIF.sv:166]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_req_tag_reg' and it is trimmed from '8' to '6' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIF.sv:165]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_req_tag_reg' and it is trimmed from '8' to '6' bits. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/SimpleHellaCacheIF.sv:164]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net Memory in module/entity ram_2x134 does not have driver. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x134.sv:10]
WARNING: [Synth 8-3848] Net Memory in module/entity ram_2x134 does not have driver. [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/ram_2x134.sv:10]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1237]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1238]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1289]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1290]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1293]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1304]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1305]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1307]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1308]
WARNING: [Synth 8-6014] Unused sequential element rocc_blocked_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1385]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1387]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1388]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1389]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/Rocket.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/frank/hesl/test_riscv/chipyard/chipyard/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config/gen-collateral/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketSaturnZCU102Config.top.mems.v:3126]
