// Seed: 3135626639
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3
);
  int id_4;
endmodule
