$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Sat Oct 14 23:13:12 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module SX_vlg_vec_tst $end
$var reg 17 ! bits17 [16:0] $end
$var wire 1 " bits32 [31] $end
$var wire 1 # bits32 [30] $end
$var wire 1 $ bits32 [29] $end
$var wire 1 % bits32 [28] $end
$var wire 1 & bits32 [27] $end
$var wire 1 ' bits32 [26] $end
$var wire 1 ( bits32 [25] $end
$var wire 1 ) bits32 [24] $end
$var wire 1 * bits32 [23] $end
$var wire 1 + bits32 [22] $end
$var wire 1 , bits32 [21] $end
$var wire 1 - bits32 [20] $end
$var wire 1 . bits32 [19] $end
$var wire 1 / bits32 [18] $end
$var wire 1 0 bits32 [17] $end
$var wire 1 1 bits32 [16] $end
$var wire 1 2 bits32 [15] $end
$var wire 1 3 bits32 [14] $end
$var wire 1 4 bits32 [13] $end
$var wire 1 5 bits32 [12] $end
$var wire 1 6 bits32 [11] $end
$var wire 1 7 bits32 [10] $end
$var wire 1 8 bits32 [9] $end
$var wire 1 9 bits32 [8] $end
$var wire 1 : bits32 [7] $end
$var wire 1 ; bits32 [6] $end
$var wire 1 < bits32 [5] $end
$var wire 1 = bits32 [4] $end
$var wire 1 > bits32 [3] $end
$var wire 1 ? bits32 [2] $end
$var wire 1 @ bits32 [1] $end
$var wire 1 A bits32 [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H bits32[0]~output_o $end
$var wire 1 I bits32[1]~output_o $end
$var wire 1 J bits32[2]~output_o $end
$var wire 1 K bits32[3]~output_o $end
$var wire 1 L bits32[4]~output_o $end
$var wire 1 M bits32[5]~output_o $end
$var wire 1 N bits32[6]~output_o $end
$var wire 1 O bits32[7]~output_o $end
$var wire 1 P bits32[8]~output_o $end
$var wire 1 Q bits32[9]~output_o $end
$var wire 1 R bits32[10]~output_o $end
$var wire 1 S bits32[11]~output_o $end
$var wire 1 T bits32[12]~output_o $end
$var wire 1 U bits32[13]~output_o $end
$var wire 1 V bits32[14]~output_o $end
$var wire 1 W bits32[15]~output_o $end
$var wire 1 X bits32[16]~output_o $end
$var wire 1 Y bits32[17]~output_o $end
$var wire 1 Z bits32[18]~output_o $end
$var wire 1 [ bits32[19]~output_o $end
$var wire 1 \ bits32[20]~output_o $end
$var wire 1 ] bits32[21]~output_o $end
$var wire 1 ^ bits32[22]~output_o $end
$var wire 1 _ bits32[23]~output_o $end
$var wire 1 ` bits32[24]~output_o $end
$var wire 1 a bits32[25]~output_o $end
$var wire 1 b bits32[26]~output_o $end
$var wire 1 c bits32[27]~output_o $end
$var wire 1 d bits32[28]~output_o $end
$var wire 1 e bits32[29]~output_o $end
$var wire 1 f bits32[30]~output_o $end
$var wire 1 g bits32[31]~output_o $end
$var wire 1 h bits17[0]~input_o $end
$var wire 1 i bits17[1]~input_o $end
$var wire 1 j bits17[2]~input_o $end
$var wire 1 k bits17[3]~input_o $end
$var wire 1 l bits17[4]~input_o $end
$var wire 1 m bits17[5]~input_o $end
$var wire 1 n bits17[6]~input_o $end
$var wire 1 o bits17[7]~input_o $end
$var wire 1 p bits17[8]~input_o $end
$var wire 1 q bits17[9]~input_o $end
$var wire 1 r bits17[10]~input_o $end
$var wire 1 s bits17[11]~input_o $end
$var wire 1 t bits17[12]~input_o $end
$var wire 1 u bits17[13]~input_o $end
$var wire 1 v bits17[14]~input_o $end
$var wire 1 w bits17[15]~input_o $end
$var wire 1 x bits17[16]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111011111110111 !
1A
1@
1?
0>
1=
1<
1;
1:
19
18
17
06
15
14
13
02
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
0B
1C
xD
1E
1F
1G
1H
1I
1J
0K
1L
1M
1N
1O
1P
1Q
1R
0S
1T
1U
1V
0W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
0k
1l
1m
1n
1o
1p
1q
1r
0s
1t
1u
1v
0w
1x
$end
#500000
b111011111110111 !
b1111011111110111 !
b1111010111110111 !
b1111010011110111 !
b1111010001110111 !
b1111010000110111 !
b1111010000100111 !
b1111010000101111 !
b1111010000101011 !
b1111010000101001 !
0i
0j
1k
0l
0n
0o
0p
0q
1w
0x
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1W
0Q
0P
0O
0N
0L
1K
0J
0I
0@
0?
1>
0=
0;
0:
09
08
12
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
#1000000
