{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616143797427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616143797435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 01:49:57 2021 " "Processing started: Fri Mar 19 01:49:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616143797435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143797435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143797435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616143798271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616143798271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Imm " "Found entity 1: LUT_Imm" {  } { { "LUT_Imm.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Add " "Found entity 1: LUT_Add" {  } { { "LUT_Add.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616143811773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadInst TopLevel.sv(42) " "Verilog HDL Implicit Net warning at TopLevel.sv(42): created implicit net for \"LoadInst\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616143811773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616143811833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:InstFetch1 " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:InstFetch1\"" {  } { { "TopLevel.sv" "InstFetch1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616143811878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 InstFetch.sv(30) " "Verilog HDL assignment warning at InstFetch.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "InstFetch.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616143811878 "|TopLevel|InstFetch:InstFetch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616143811882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ctrl.sv(30) " "Verilog HDL assignment warning at Ctrl.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "Ctrl.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616143811882 "|TopLevel|Ctrl:Ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:InstROM1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:InstROM1\"" {  } { { "TopLevel.sv" "InstROM1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616143811886 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 1023 InstROM.sv(44) " "Verilog HDL warning at InstROM.sv(44): number of words (6) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1616143811886 "|TopLevel|InstROM:InstROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(39) " "Net \"inst_rom.data_a\" at InstROM.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616143811886 "|TopLevel|InstROM:InstROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(39) " "Net \"inst_rom.waddr_a\" at InstROM.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616143811886 "|TopLevel|InstROM:InstROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(39) " "Net \"inst_rom.we_a\" at InstROM.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616143811886 "|TopLevel|InstROM:InstROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616143811890 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RegFile.sv(39) " "Verilog HDL or VHDL warning at the RegFile.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1616143811890 "|TopLevel|RegFile:RF1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RegFile.sv(58) " "Verilog HDL or VHDL warning at the RegFile.sv(58): index expression is not wide enough to address all of the elements in the array" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 58 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1616143811890 "|TopLevel|RegFile:RF1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemWriteValue RegFile.sv(24) " "Output port \"MemWriteValue\" at RegFile.sv(24) has no driver" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616143811894 "|TopLevel|RegFile:RF1"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[7\] ALUzero\[7\] RegFile.sv(44) " "Net \"Registers\[0\]\[7\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[7\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[7\] RegFile.sv(19) " "\"ALUzero\[7\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[6\] ALUzero\[6\] RegFile.sv(44) " "Net \"Registers\[0\]\[6\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[6\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[6\] RegFile.sv(19) " "\"ALUzero\[6\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[5\] ALUzero\[5\] RegFile.sv(44) " "Net \"Registers\[0\]\[5\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[5\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[5\] RegFile.sv(19) " "\"ALUzero\[5\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[4\] ALUzero\[4\] RegFile.sv(44) " "Net \"Registers\[0\]\[4\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[4\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[4\] RegFile.sv(19) " "\"ALUzero\[4\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[3\] ALUzero\[3\] RegFile.sv(44) " "Net \"Registers\[0\]\[3\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[3\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[3\] RegFile.sv(19) " "\"ALUzero\[3\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[2\] ALUzero\[2\] RegFile.sv(44) " "Net \"Registers\[0\]\[2\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[2\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[2\] RegFile.sv(19) " "\"ALUzero\[2\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[1\] ALUzero\[1\] RegFile.sv(44) " "Net \"Registers\[0\]\[1\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[1\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[1\] RegFile.sv(19) " "\"ALUzero\[1\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "Registers\[0\]\[0\] ALUzero\[0\] RegFile.sv(44) " "Net \"Registers\[0\]\[0\]\" at RegFile.sv(44) is already driven by input port \"ALUzero\[0\]\", and cannot be driven by another signal" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 44 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "ALUzero\[0\] RegFile.sv(19) " "\"ALUzero\[0\]\" was declared at RegFile.sv(19)" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143811910 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RegFile:RF1 " "Can't elaborate user hierarchy \"RegFile:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 92 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616143811914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616143812078 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 19 01:50:12 2021 " "Processing ended: Fri Mar 19 01:50:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616143812078 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616143812078 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616143812078 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616143812078 ""}
