<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>
defines: 
time_elapsed: 1.044s
ram usage: 37448 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp8jbfmwyk/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:21</a>: No timescale set for &#34;sctag_dir_ctl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:21</a>: Compile module &#34;work@sctag_dir_ctl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>: Implicit port type (wire) for &#34;so&#34;,
there are 10 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:21</a>: Top level module &#34;work@sctag_dir_ctl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>: Cannot find a module definition for &#34;work@sctag_dir_ctl::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>: Cannot find a module definition for &#34;work@sctag_dir_ctl::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>: Cannot find a module definition for &#34;work@sctag_dir_ctl::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>: Cannot find a module definition for &#34;work@sctag_dir_ctl::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp8jbfmwyk/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dir_ctl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp8jbfmwyk/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp8jbfmwyk/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dir_ctl)
 |vpiName:work@sctag_dir_ctl
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dir_ctl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_dir_ctl, file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:21, parent:work@sctag_dir_ctl
   |vpiDefName:work@sctag_dir_ctl
   |vpiFullName:work@sctag_dir_ctl
   |vpiPort:
   \_port: (so), line:23
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23
         |vpiName:so
         |vpiFullName:work@sctag_dir_ctl.so
   |vpiPort:
   \_port: (rd_data_en_c4), line:23
     |vpiName:rd_data_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_en_c4), line:23
         |vpiName:rd_data_en_c4
         |vpiFullName:work@sctag_dir_ctl.rd_data_en_c4
   |vpiPort:
   \_port: (wr_data_en_c4), line:23
     |vpiName:wr_data_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_data_en_c4), line:23
         |vpiName:wr_data_en_c4
         |vpiFullName:work@sctag_dir_ctl.wr_data_en_c4
   |vpiPort:
   \_port: (cam_en_c4), line:23
     |vpiName:cam_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cam_en_c4), line:23
         |vpiName:cam_en_c4
         |vpiFullName:work@sctag_dir_ctl.cam_en_c4
   |vpiPort:
   \_port: (rw_entry_c4), line:23
     |vpiName:rw_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4), line:23
         |vpiName:rw_entry_c4
         |vpiFullName:work@sctag_dir_ctl.rw_entry_c4
   |vpiPort:
   \_port: (inval_mask_c4), line:24
     |vpiName:inval_mask_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4), line:24
         |vpiName:inval_mask_c4
         |vpiFullName:work@sctag_dir_ctl.inval_mask_c4
   |vpiPort:
   \_port: (warm_rst_c4), line:24
     |vpiName:warm_rst_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (warm_rst_c4), line:24
         |vpiName:warm_rst_c4
         |vpiFullName:work@sctag_dir_ctl.warm_rst_c4
   |vpiPort:
   \_port: (rd_data_sel0_c5), line:24
     |vpiName:rd_data_sel0_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel0_c5), line:24
         |vpiName:rd_data_sel0_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel0_c5
   |vpiPort:
   \_port: (rd_data_sel1_c5), line:24
     |vpiName:rd_data_sel1_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel1_c5), line:24
         |vpiName:rd_data_sel1_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel1_c5
   |vpiPort:
   \_port: (rd_data_sel_right_c6), line:25
     |vpiName:rd_data_sel_right_c6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_right_c6), line:25
         |vpiName:rd_data_sel_right_c6
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel_right_c6
   |vpiPort:
   \_port: (rd_data_sel_left_c6), line:25
     |vpiName:rd_data_sel_left_c6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_left_c6), line:25
         |vpiName:rd_data_sel_left_c6
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel_left_c6
   |vpiPort:
   \_port: (lkup_en_c4_buf), line:27
     |vpiName:lkup_en_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_en_c4_buf), line:27
         |vpiName:lkup_en_c4_buf
         |vpiFullName:work@sctag_dir_ctl.lkup_en_c4_buf
   |vpiPort:
   \_port: (inval_mask_c4_buf), line:27
     |vpiName:inval_mask_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4_buf), line:27
         |vpiName:inval_mask_c4_buf
         |vpiFullName:work@sctag_dir_ctl.inval_mask_c4_buf
   |vpiPort:
   \_port: (rw_dec_c4_buf), line:27
     |vpiName:rw_dec_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_dec_c4_buf), line:27
         |vpiName:rw_dec_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rw_dec_c4_buf
   |vpiPort:
   \_port: (rd_en_c4_buf), line:27
     |vpiName:rd_en_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en_c4_buf), line:27
         |vpiName:rd_en_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rd_en_c4_buf
   |vpiPort:
   \_port: (wr_en_c4_buf), line:28
     |vpiName:wr_en_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en_c4_buf), line:28
         |vpiName:wr_en_c4_buf
         |vpiFullName:work@sctag_dir_ctl.wr_en_c4_buf
   |vpiPort:
   \_port: (rw_entry_c4_buf), line:28
     |vpiName:rw_entry_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4_buf), line:28
         |vpiName:rw_entry_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rw_entry_c4_buf
   |vpiPort:
   \_port: (dir_clear_c4_buf), line:28
     |vpiName:dir_clear_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_clear_c4_buf), line:28
         |vpiName:dir_clear_c4_buf
         |vpiFullName:work@sctag_dir_ctl.dir_clear_c4_buf
   |vpiPort:
   \_port: (rclk), line:28
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:28
         |vpiName:rclk
         |vpiFullName:work@sctag_dir_ctl.rclk
   |vpiPort:
   \_port: (si), line:28
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:28
         |vpiName:si
         |vpiFullName:work@sctag_dir_ctl.si
   |vpiPort:
   \_port: (se), line:28
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:28
         |vpiName:se
         |vpiFullName:work@sctag_dir_ctl.se
   |vpiPort:
   \_port: (sehold), line:29
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:29
         |vpiName:sehold
         |vpiFullName:work@sctag_dir_ctl.sehold
   |vpiContAssign:
   \_cont_assign: , line:77
     |vpiRhs:
     \_ref_obj: (dir_clear_c4_buf), line:77
       |vpiName:dir_clear_c4_buf
       |vpiFullName:work@sctag_dir_ctl.dir_clear_c4_buf
     |vpiLhs:
     \_ref_obj: (warm_rst_c4), line:77
       |vpiName:warm_rst_c4
       |vpiFullName:work@sctag_dir_ctl.warm_rst_c4
   |vpiContAssign:
   \_cont_assign: , line:79
     |vpiRhs:
     \_operation: , line:79
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:79
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:79
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (rd_en_c4_buf), line:79
             |vpiName:rd_en_c4_buf
       |vpiOperand:
       \_ref_obj: (rw_dec_c4_buf), line:79
         |vpiName:rw_dec_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rw_dec_c4_buf
     |vpiLhs:
     \_ref_obj: (rd_data_en_c4), line:79
       |vpiName:rd_data_en_c4
       |vpiFullName:work@sctag_dir_ctl.rd_data_en_c4
   |vpiContAssign:
   \_cont_assign: , line:81
     |vpiRhs:
     \_operation: , line:81
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:81
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:81
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_operation: , line:81
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (wr_en_c4_buf), line:81
               |vpiName:wr_en_c4_buf
             |vpiOperand:
             \_operation: , line:81
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (warm_rst_c4), line:81
                 |vpiName:warm_rst_c4
       |vpiOperand:
       \_ref_obj: (rw_dec_c4_buf), line:81
         |vpiName:rw_dec_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rw_dec_c4_buf
     |vpiLhs:
     \_ref_obj: (wr_data_en_c4), line:81
       |vpiName:wr_data_en_c4
       |vpiFullName:work@sctag_dir_ctl.wr_data_en_c4
   |vpiContAssign:
   \_cont_assign: , line:94
     |vpiRhs:
     \_bit_select: (rd_data_en_c5), line:94
       |vpiName:rd_data_en_c5
       |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
       |vpiIndex:
       \_constant: , line:94
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (rd_data_sel0_c5), line:94
       |vpiName:rd_data_sel0_c5
       |vpiFullName:work@sctag_dir_ctl.rd_data_sel0_c5
   |vpiContAssign:
   \_cont_assign: , line:95
     |vpiRhs:
     \_bit_select: (rd_data_en_c5), line:95
       |vpiName:rd_data_en_c5
       |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
       |vpiIndex:
       \_constant: , line:95
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
     |vpiLhs:
     \_ref_obj: (rd_data_sel1_c5), line:95
       |vpiName:rd_data_sel1_c5
       |vpiFullName:work@sctag_dir_ctl.rd_data_sel1_c5
   |vpiContAssign:
   \_cont_assign: , line:99
     |vpiRhs:
     \_operation: , line:99
       |vpiOpType:29
       |vpiOperand:
       \_bit_select: (rd_data_en_c5), line:99
         |vpiName:rd_data_en_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
         |vpiIndex:
         \_constant: , line:99
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (rd_data_en_c5), line:99
         |vpiName:rd_data_en_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
         |vpiIndex:
         \_constant: , line:99
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
     |vpiLhs:
     \_ref_obj: (rd_data_sel_left_c5), line:99
       |vpiName:rd_data_sel_left_c5
       |vpiFullName:work@sctag_dir_ctl.rd_data_sel_left_c5
   |vpiContAssign:
   \_cont_assign: , line:106
     |vpiRhs:
     \_operation: , line:106
       |vpiOpType:29
       |vpiOperand:
       \_bit_select: (rd_data_en_c5), line:106
         |vpiName:rd_data_en_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
         |vpiIndex:
         \_constant: , line:106
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (rd_data_en_c5), line:106
         |vpiName:rd_data_en_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
         |vpiIndex:
         \_constant: , line:106
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_ref_obj: (rd_data_sel_right_c5), line:106
       |vpiName:rd_data_sel_right_c5
       |vpiFullName:work@sctag_dir_ctl.rd_data_sel_right_c5
   |vpiContAssign:
   \_cont_assign: , line:114
     |vpiRhs:
     \_part_select: , line:114, parent:lkup_en_c4_buf
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (lkup_en_c4_buf)
       |vpiLeftRange:
       \_constant: , line:114
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:114
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:114, parent:cam_en_c4
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (cam_en_c4)
       |vpiLeftRange:
       \_constant: , line:114
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:114
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:115
     |vpiRhs:
     \_part_select: , line:115, parent:inval_mask_c4_buf
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (inval_mask_c4_buf)
       |vpiLeftRange:
       \_constant: , line:115
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:115
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:115, parent:inval_mask_c4
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (inval_mask_c4)
       |vpiLeftRange:
       \_constant: , line:115
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:115
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:116
     |vpiRhs:
     \_part_select: , line:116, parent:rw_entry_c4_buf
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rw_entry_c4_buf)
       |vpiLeftRange:
       \_constant: , line:116
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:116
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:116, parent:rw_entry_c4
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rw_entry_c4)
       |vpiLeftRange:
       \_constant: , line:116
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:116
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (rd_data_sel_left_c5), line:72
     |vpiName:rd_data_sel_left_c5
     |vpiFullName:work@sctag_dir_ctl.rd_data_sel_left_c5
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_data_sel_right_c5), line:72
     |vpiName:rd_data_sel_right_c5
     |vpiFullName:work@sctag_dir_ctl.rd_data_sel_right_c5
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_data_en_c5), line:74
     |vpiName:rd_data_en_c5
     |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so), line:23
   |vpiNet:
   \_logic_net: (rd_data_en_c4), line:23
   |vpiNet:
   \_logic_net: (wr_data_en_c4), line:23
   |vpiNet:
   \_logic_net: (cam_en_c4), line:23
   |vpiNet:
   \_logic_net: (rw_entry_c4), line:23
   |vpiNet:
   \_logic_net: (inval_mask_c4), line:24
   |vpiNet:
   \_logic_net: (warm_rst_c4), line:24
   |vpiNet:
   \_logic_net: (rd_data_sel0_c5), line:24
   |vpiNet:
   \_logic_net: (rd_data_sel1_c5), line:24
   |vpiNet:
   \_logic_net: (rd_data_sel_right_c6), line:25
   |vpiNet:
   \_logic_net: (rd_data_sel_left_c6), line:25
   |vpiNet:
   \_logic_net: (lkup_en_c4_buf), line:27
   |vpiNet:
   \_logic_net: (inval_mask_c4_buf), line:27
   |vpiNet:
   \_logic_net: (rw_dec_c4_buf), line:27
   |vpiNet:
   \_logic_net: (rd_en_c4_buf), line:27
   |vpiNet:
   \_logic_net: (wr_en_c4_buf), line:28
   |vpiNet:
   \_logic_net: (rw_entry_c4_buf), line:28
   |vpiNet:
   \_logic_net: (dir_clear_c4_buf), line:28
   |vpiNet:
   \_logic_net: (rclk), line:28
   |vpiNet:
   \_logic_net: (si), line:28
   |vpiNet:
   \_logic_net: (se), line:28
   |vpiNet:
   \_logic_net: (sehold), line:29
 |uhdmtopModules:
 \_module: work@sctag_dir_ctl (work@sctag_dir_ctl), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:21
   |vpiDefName:work@sctag_dir_ctl
   |vpiName:work@sctag_dir_ctl
   |vpiPort:
   \_port: (so), line:23, parent:work@sctag_dir_ctl
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23, parent:work@sctag_dir_ctl
         |vpiName:so
         |vpiFullName:work@sctag_dir_ctl.so
   |vpiPort:
   \_port: (rd_data_en_c4), line:23, parent:work@sctag_dir_ctl
     |vpiName:rd_data_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_en_c4), line:23, parent:work@sctag_dir_ctl
         |vpiName:rd_data_en_c4
         |vpiFullName:work@sctag_dir_ctl.rd_data_en_c4
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wr_data_en_c4), line:23, parent:work@sctag_dir_ctl
     |vpiName:wr_data_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_data_en_c4), line:23, parent:work@sctag_dir_ctl
         |vpiName:wr_data_en_c4
         |vpiFullName:work@sctag_dir_ctl.wr_data_en_c4
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (cam_en_c4), line:23, parent:work@sctag_dir_ctl
     |vpiName:cam_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cam_en_c4), line:23, parent:work@sctag_dir_ctl
         |vpiName:cam_en_c4
         |vpiFullName:work@sctag_dir_ctl.cam_en_c4
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rw_entry_c4), line:23, parent:work@sctag_dir_ctl
     |vpiName:rw_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4), line:23, parent:work@sctag_dir_ctl
         |vpiName:rw_entry_c4
         |vpiFullName:work@sctag_dir_ctl.rw_entry_c4
         |vpiRange:
         \_range: , line:56
           |vpiLeftRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (inval_mask_c4), line:24, parent:work@sctag_dir_ctl
     |vpiName:inval_mask_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4), line:24, parent:work@sctag_dir_ctl
         |vpiName:inval_mask_c4
         |vpiFullName:work@sctag_dir_ctl.inval_mask_c4
         |vpiRange:
         \_range: , line:57
           |vpiLeftRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (warm_rst_c4), line:24, parent:work@sctag_dir_ctl
     |vpiName:warm_rst_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (warm_rst_c4), line:24, parent:work@sctag_dir_ctl
         |vpiName:warm_rst_c4
         |vpiFullName:work@sctag_dir_ctl.warm_rst_c4
   |vpiPort:
   \_port: (rd_data_sel0_c5), line:24, parent:work@sctag_dir_ctl
     |vpiName:rd_data_sel0_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel0_c5), line:24, parent:work@sctag_dir_ctl
         |vpiName:rd_data_sel0_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel0_c5
   |vpiPort:
   \_port: (rd_data_sel1_c5), line:24, parent:work@sctag_dir_ctl
     |vpiName:rd_data_sel1_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel1_c5), line:24, parent:work@sctag_dir_ctl
         |vpiName:rd_data_sel1_c5
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel1_c5
   |vpiPort:
   \_port: (rd_data_sel_right_c6), line:25, parent:work@sctag_dir_ctl
     |vpiName:rd_data_sel_right_c6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_right_c6), line:25, parent:work@sctag_dir_ctl
         |vpiName:rd_data_sel_right_c6
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel_right_c6
   |vpiPort:
   \_port: (rd_data_sel_left_c6), line:25, parent:work@sctag_dir_ctl
     |vpiName:rd_data_sel_left_c6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_left_c6), line:25, parent:work@sctag_dir_ctl
         |vpiName:rd_data_sel_left_c6
         |vpiFullName:work@sctag_dir_ctl.rd_data_sel_left_c6
   |vpiPort:
   \_port: (lkup_en_c4_buf), line:27, parent:work@sctag_dir_ctl
     |vpiName:lkup_en_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_en_c4_buf), line:27, parent:work@sctag_dir_ctl
         |vpiName:lkup_en_c4_buf
         |vpiFullName:work@sctag_dir_ctl.lkup_en_c4_buf
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (inval_mask_c4_buf), line:27, parent:work@sctag_dir_ctl
     |vpiName:inval_mask_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4_buf), line:27, parent:work@sctag_dir_ctl
         |vpiName:inval_mask_c4_buf
         |vpiFullName:work@sctag_dir_ctl.inval_mask_c4_buf
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rw_dec_c4_buf), line:27, parent:work@sctag_dir_ctl
     |vpiName:rw_dec_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_dec_c4_buf), line:27, parent:work@sctag_dir_ctl
         |vpiName:rw_dec_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rw_dec_c4_buf
         |vpiRange:
         \_range: , line:38
           |vpiLeftRange:
           \_constant: , line:38
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:38
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rd_en_c4_buf), line:27, parent:work@sctag_dir_ctl
     |vpiName:rd_en_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en_c4_buf), line:27, parent:work@sctag_dir_ctl
         |vpiName:rd_en_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rd_en_c4_buf
   |vpiPort:
   \_port: (wr_en_c4_buf), line:28, parent:work@sctag_dir_ctl
     |vpiName:wr_en_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en_c4_buf), line:28, parent:work@sctag_dir_ctl
         |vpiName:wr_en_c4_buf
         |vpiFullName:work@sctag_dir_ctl.wr_en_c4_buf
   |vpiPort:
   \_port: (rw_entry_c4_buf), line:28, parent:work@sctag_dir_ctl
     |vpiName:rw_entry_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4_buf), line:28, parent:work@sctag_dir_ctl
         |vpiName:rw_entry_c4_buf
         |vpiFullName:work@sctag_dir_ctl.rw_entry_c4_buf
         |vpiRange:
         \_range: , line:42
           |vpiLeftRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dir_clear_c4_buf), line:28, parent:work@sctag_dir_ctl
     |vpiName:dir_clear_c4_buf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_clear_c4_buf), line:28, parent:work@sctag_dir_ctl
         |vpiName:dir_clear_c4_buf
         |vpiFullName:work@sctag_dir_ctl.dir_clear_c4_buf
   |vpiPort:
   \_port: (rclk), line:28, parent:work@sctag_dir_ctl
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:28, parent:work@sctag_dir_ctl
         |vpiName:rclk
         |vpiFullName:work@sctag_dir_ctl.rclk
   |vpiPort:
   \_port: (si), line:28, parent:work@sctag_dir_ctl
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:28, parent:work@sctag_dir_ctl
         |vpiName:si
         |vpiFullName:work@sctag_dir_ctl.si
   |vpiPort:
   \_port: (se), line:28, parent:work@sctag_dir_ctl
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:28, parent:work@sctag_dir_ctl
         |vpiName:se
         |vpiFullName:work@sctag_dir_ctl.se
   |vpiPort:
   \_port: (sehold), line:29, parent:work@sctag_dir_ctl
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:29, parent:work@sctag_dir_ctl
         |vpiName:sehold
         |vpiFullName:work@sctag_dir_ctl.sehold
   |vpiModule:
   \_module: work@sctag_dir_ctl::dffe_s (ff_rd_data_en_c5_en), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:83, parent:work@sctag_dir_ctl
     |vpiDefName:work@sctag_dir_ctl::dffe_s
     |vpiName:ff_rd_data_en_c5_en
     |vpiFullName:work@sctag_dir_ctl.ff_rd_data_en_c5_en
     |vpiPort:
     \_port: (q), parent:ff_rd_data_en_c5_en
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (rd_data_en_c5), line:84
         |vpiName:rd_data_en_c5
         |vpiActual:
         \_logic_net: (rd_data_en_c5), line:74, parent:work@sctag_dir_ctl
           |vpiName:rd_data_en_c5
           |vpiFullName:work@sctag_dir_ctl.rd_data_en_c5
           |vpiNetType:1
           |vpiRange:
           \_range: , line:74
             |vpiLeftRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_rd_data_en_c5_en
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rd_data_en_c4), line:84
         |vpiName:rd_data_en_c4
         |vpiActual:
         \_logic_net: (rd_data_en_c4), line:23, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (en), parent:ff_rd_data_en_c5_en
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:85
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (sehold), line:85
           |vpiName:sehold
     |vpiPort:
     \_port: (clk), parent:ff_rd_data_en_c5_en
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:86
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (se), parent:ff_rd_data_en_c5_en
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:86
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (si), parent:ff_rd_data_en_c5_en
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:86
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (so), parent:ff_rd_data_en_c5_en
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:86
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_ctl
     |vpiInstance:
     \_module: work@sctag_dir_ctl (work@sctag_dir_ctl), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_ctl::dff_s (ff_rd_data_en_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:89, parent:work@sctag_dir_ctl
     |vpiDefName:work@sctag_dir_ctl::dff_s
     |vpiName:ff_rd_data_en_c5
     |vpiFullName:work@sctag_dir_ctl.ff_rd_data_en_c5
     |vpiPort:
     \_port: (q), parent:ff_rd_data_en_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (rd_data_en_c5), line:90
         |vpiName:rd_data_en_c5
         |vpiActual:
         \_logic_net: (rd_data_en_c5), line:74, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (din), parent:ff_rd_data_en_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rd_data_en_c4), line:90
         |vpiName:rd_data_en_c4
         |vpiActual:
         \_logic_net: (rd_data_en_c4), line:23, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (clk), parent:ff_rd_data_en_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:91
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (se), parent:ff_rd_data_en_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:91
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (si), parent:ff_rd_data_en_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:91
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (so), parent:ff_rd_data_en_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:91
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_ctl
     |vpiInstance:
     \_module: work@sctag_dir_ctl (work@sctag_dir_ctl), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_ctl::dff_s (ff_rd_data_sel_left_c6), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:101, parent:work@sctag_dir_ctl
     |vpiDefName:work@sctag_dir_ctl::dff_s
     |vpiName:ff_rd_data_sel_left_c6
     |vpiFullName:work@sctag_dir_ctl.ff_rd_data_sel_left_c6
     |vpiPort:
     \_port: (q), parent:ff_rd_data_sel_left_c6
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (rd_data_sel_left_c6), line:102
         |vpiName:rd_data_sel_left_c6
         |vpiActual:
         \_logic_net: (rd_data_sel_left_c6), line:25, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (din), parent:ff_rd_data_sel_left_c6
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rd_data_sel_left_c5), line:102
         |vpiName:rd_data_sel_left_c5
         |vpiActual:
         \_logic_net: (rd_data_sel_left_c5), line:72, parent:work@sctag_dir_ctl
           |vpiName:rd_data_sel_left_c5
           |vpiFullName:work@sctag_dir_ctl.rd_data_sel_left_c5
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_rd_data_sel_left_c6
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:103
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (se), parent:ff_rd_data_sel_left_c6
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:103
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (si), parent:ff_rd_data_sel_left_c6
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:103
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (so), parent:ff_rd_data_sel_left_c6
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:103
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_ctl
     |vpiInstance:
     \_module: work@sctag_dir_ctl (work@sctag_dir_ctl), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_ctl::dff_s (ff_rd_data_sel_right_c6), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:108, parent:work@sctag_dir_ctl
     |vpiDefName:work@sctag_dir_ctl::dff_s
     |vpiName:ff_rd_data_sel_right_c6
     |vpiFullName:work@sctag_dir_ctl.ff_rd_data_sel_right_c6
     |vpiPort:
     \_port: (q), parent:ff_rd_data_sel_right_c6
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (rd_data_sel_right_c6), line:109
         |vpiName:rd_data_sel_right_c6
         |vpiActual:
         \_logic_net: (rd_data_sel_right_c6), line:25, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (din), parent:ff_rd_data_sel_right_c6
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rd_data_sel_right_c5), line:109
         |vpiName:rd_data_sel_right_c5
         |vpiActual:
         \_logic_net: (rd_data_sel_right_c5), line:72, parent:work@sctag_dir_ctl
           |vpiName:rd_data_sel_right_c5
           |vpiFullName:work@sctag_dir_ctl.rd_data_sel_right_c5
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_rd_data_sel_right_c6
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:110
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (se), parent:ff_rd_data_sel_right_c6
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:110
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (si), parent:ff_rd_data_sel_right_c6
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:110
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:28, parent:work@sctag_dir_ctl
     |vpiPort:
     \_port: (so), parent:ff_rd_data_sel_right_c6
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:110
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_ctl
     |vpiInstance:
     \_module: work@sctag_dir_ctl (work@sctag_dir_ctl), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v</a>, line:21
   |vpiNet:
   \_logic_net: (rd_data_sel_left_c5), line:72, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_sel_right_c5), line:72, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_en_c5), line:74, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (so), line:23, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_en_c4), line:23, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (wr_data_en_c4), line:23, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (cam_en_c4), line:23, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rw_entry_c4), line:23, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (inval_mask_c4), line:24, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (warm_rst_c4), line:24, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_sel0_c5), line:24, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_sel1_c5), line:24, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_sel_right_c6), line:25, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_data_sel_left_c6), line:25, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (lkup_en_c4_buf), line:27, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (inval_mask_c4_buf), line:27, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rw_dec_c4_buf), line:27, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rd_en_c4_buf), line:27, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (wr_en_c4_buf), line:28, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rw_entry_c4_buf), line:28, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (dir_clear_c4_buf), line:28, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (rclk), line:28, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (si), line:28, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (se), line:28, parent:work@sctag_dir_ctl
   |vpiNet:
   \_logic_net: (sehold), line:29, parent:work@sctag_dir_ctl
Object: \work_sctag_dir_ctl of type 3000
Object: \work_sctag_dir_ctl of type 32
Object: \so of type 44
Object: \rd_data_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_data_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cam_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rw_entry_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inval_mask_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \warm_rst_c4 of type 44
Object: \rd_data_sel0_c5 of type 44
Object: \rd_data_sel1_c5 of type 44
Object: \rd_data_sel_right_c6 of type 44
Object: \rd_data_sel_left_c6 of type 44
Object: \lkup_en_c4_buf of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inval_mask_c4_buf of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rw_dec_c4_buf of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_en_c4_buf of type 44
Object: \wr_en_c4_buf of type 44
Object: \rw_entry_c4_buf of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_clear_c4_buf of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \sehold of type 44
Object: \ff_rd_data_en_c5_en of type 32
Object: \q of type 44
Object: \din of type 44
Object: \en of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_rd_data_en_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_rd_data_sel_left_c6 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_rd_data_sel_right_c6 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \rd_data_sel_left_c5 of type 36
Object: \rd_data_sel_right_c5 of type 36
Object: \rd_data_en_c5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \so of type 36
Object: \rd_data_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_data_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cam_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rw_entry_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inval_mask_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \warm_rst_c4 of type 36
Object: \rd_data_sel0_c5 of type 36
Object: \rd_data_sel1_c5 of type 36
Object: \rd_data_sel_right_c6 of type 36
Object: \rd_data_sel_left_c6 of type 36
Object: \lkup_en_c4_buf of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inval_mask_c4_buf of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rw_dec_c4_buf of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_en_c4_buf of type 36
Object: \wr_en_c4_buf of type 36
Object: \rw_entry_c4_buf of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_clear_c4_buf of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \sehold of type 36
Object: \work_sctag_dir_ctl of type 32
Object: \so of type 44
Object: \rd_data_en_c4 of type 44
Object: \wr_data_en_c4 of type 44
Object: \cam_en_c4 of type 44
Object: \rw_entry_c4 of type 44
Object: \inval_mask_c4 of type 44
Object: \warm_rst_c4 of type 44
Object: \rd_data_sel0_c5 of type 44
Object: \rd_data_sel1_c5 of type 44
Object: \rd_data_sel_right_c6 of type 44
Object: \rd_data_sel_left_c6 of type 44
Object: \lkup_en_c4_buf of type 44
Object: \inval_mask_c4_buf of type 44
Object: \rw_dec_c4_buf of type 44
Object: \rd_en_c4_buf of type 44
Object: \wr_en_c4_buf of type 44
Object: \rw_entry_c4_buf of type 44
Object: \dir_clear_c4_buf of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \sehold of type 44
Object:  of type 8
Object: \warm_rst_c4 of type 608
Object: \dir_clear_c4_buf of type 608
Object:  of type 8
Object: \rd_data_en_c4 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \rd_en_c4_buf of type 608
Object: \rw_dec_c4_buf of type 608
Object:  of type 8
Object: \wr_data_en_c4 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \wr_en_c4_buf of type 608
Object:  of type 39
Object: \warm_rst_c4 of type 608
Object: \rw_dec_c4_buf of type 608
Object:  of type 8
Object: \rd_data_sel0_c5 of type 608
Object: \rd_data_en_c5 of type 106
Object:  of type 7
Object:  of type 8
Object: \rd_data_sel1_c5 of type 608
Object: \rd_data_en_c5 of type 106
Object:  of type 7
Object:  of type 8
Object: \rd_data_sel_left_c5 of type 608
Object:  of type 39
Object: \rd_data_en_c5 of type 106
Object:  of type 7
Object: \rd_data_en_c5 of type 106
Object:  of type 7
Object:  of type 8
Object: \rd_data_sel_right_c5 of type 608
Object:  of type 39
Object: \rd_data_en_c5 of type 106
Object:  of type 7
Object: \rd_data_en_c5 of type 106
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \cam_en_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \lkup_en_c4_buf of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \inval_mask_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \inval_mask_c4_buf of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \rw_entry_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \rw_entry_c4_buf of type 608
Object:  of type 7
Object:  of type 7
Object: \rd_data_sel_left_c5 of type 36
Object: \rd_data_sel_right_c5 of type 36
Object: \rd_data_en_c5 of type 36
Object: \so of type 36
Object: \rd_data_en_c4 of type 36
Object: \wr_data_en_c4 of type 36
Object: \cam_en_c4 of type 36
Object: \rw_entry_c4 of type 36
Object: \inval_mask_c4 of type 36
Object: \warm_rst_c4 of type 36
Object: \rd_data_sel0_c5 of type 36
Object: \rd_data_sel1_c5 of type 36
Object: \rd_data_sel_right_c6 of type 36
Object: \rd_data_sel_left_c6 of type 36
Object: \lkup_en_c4_buf of type 36
Object: \inval_mask_c4_buf of type 36
Object: \rw_dec_c4_buf of type 36
Object: \rd_en_c4_buf of type 36
Object: \wr_en_c4_buf of type 36
Object: \rw_entry_c4_buf of type 36
Object: \dir_clear_c4_buf of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \sehold of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dir_ctl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3111430] str=&#39;\work_sctag_dir_ctl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x31116d0] str=&#39;\so&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x31118d0] str=&#39;\rd_data_en_c4&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3111ac0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3111fe0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x31121c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x3111e20] str=&#39;\wr_data_en_c4&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3112370]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3112690] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3112840] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x3112500] str=&#39;\cam_en_c4&#39; output reg port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:53</a>.0-53.0&gt; [0x31129f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:53</a>.0-53.0&gt; [0x3112cf0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:53</a>.0-53.0&gt; [0x3112ea0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x3112b60] str=&#39;\rw_entry_c4&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:56</a>.0-56.0&gt; [0x3113050]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:56</a>.0-56.0&gt; [0x3113370] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:56</a>.0-56.0&gt; [0x3113520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x31131e0] str=&#39;\inval_mask_c4&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:57</a>.0-57.0&gt; [0x3113720]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:57</a>.0-57.0&gt; [0x3113a40] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:57</a>.0-57.0&gt; [0x3113bf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x31138b0] str=&#39;\warm_rst_c4&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x3113df0] str=&#39;\rd_data_sel0_c5&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x3113f60] str=&#39;\rd_data_sel1_c5&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:25</a>.0-25.0&gt; [0x3114180] str=&#39;\rd_data_sel_right_c6&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:25</a>.0-25.0&gt; [0x31142e0] str=&#39;\rd_data_sel_left_c6&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x3114490] str=&#39;\lkup_en_c4_buf&#39; input port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:34</a>.0-34.0&gt; [0x3114630]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:34</a>.0-34.0&gt; [0x3114970] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:34</a>.0-34.0&gt; [0x3114b20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x31147e0] str=&#39;\inval_mask_c4_buf&#39; input port=13
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:36</a>.0-36.0&gt; [0x3114cd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:36</a>.0-36.0&gt; [0x3114ff0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:36</a>.0-36.0&gt; [0x31151a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x3114e60] str=&#39;\rw_dec_c4_buf&#39; input port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:38</a>.0-38.0&gt; [0x3115350]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:38</a>.0-38.0&gt; [0x3115670] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:38</a>.0-38.0&gt; [0x3115820] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x31154e0] str=&#39;\rd_en_c4_buf&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3115a20] str=&#39;\wr_en_c4_buf&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3115b90] str=&#39;\rw_entry_c4_buf&#39; input port=17
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:42</a>.0-42.0&gt; [0x3115d10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:42</a>.0-42.0&gt; [0x3116050] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:42</a>.0-42.0&gt; [0x3116200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x31163b0] str=&#39;\dir_clear_c4_buf&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3116520] str=&#39;\rclk&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3116690] str=&#39;\si&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3116820] str=&#39;\se&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:29</a>.0-29.0&gt; [0x31169d0] str=&#39;\sehold&#39; input port=22
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3116b80] str=&#39;\ff_rd_data_en_c5_en&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3117720] str=&#39;\work_sctag_dir_ctl::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117860] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117980] str=&#39;\rd_data_en_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117b80] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117ca0] str=&#39;\rd_data_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117e80] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117fa0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x31181a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x31182c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118510] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118630] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118830] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118950] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118b50] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118c70] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3118e50] str=&#39;\ff_rd_data_en_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119870] str=&#39;\work_sctag_dir_ctl::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119990] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119ab0] str=&#39;\rd_data_en_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119cb0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119dd0] str=&#39;\rd_data_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119fb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a0d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a2d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a3f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a640] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a760] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a960] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311aa80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x311ac60] str=&#39;\ff_rd_data_sel_left_c6&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x311ad80] str=&#39;\work_sctag_dir_ctl::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x311aee0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x311b000] str=&#39;\rd_data_sel_left_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128400] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128520] str=&#39;\rd_data_sel_left_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128700] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128820] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128a20] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128b40] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128d90] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128eb0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x31290b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x31291d0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x31293b0] str=&#39;\ff_rd_data_sel_right_c6&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31294d0] str=&#39;\work_sctag_dir_ctl::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x31295f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129710] str=&#39;\rd_data_sel_right_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129830] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129950] str=&#39;\rd_data_sel_right_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129a70] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129b90] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129cb0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129dd0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129ef0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x312a010] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x312a130] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x312a250] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:72</a>.0-72.0&gt; [0x312a370] str=&#39;\rd_data_sel_left_c5&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:72</a>.0-72.0&gt; [0x312a490] str=&#39;\rd_data_sel_right_c5&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312a5b0] str=&#39;\rd_data_en_c5&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312a6d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312a910] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312aa30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0&gt; [0x312a7f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0&gt; [0x312af10] str=&#39;\warm_rst_c4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0&gt; [0x312b0a0] str=&#39;\dir_clear_c4_buf&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b230]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b350] str=&#39;\rd_data_en_c4&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b510]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b690]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b9f0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x312b860]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312bbe0] str=&#39;\rd_en_c4_buf&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312bd70] str=&#39;\rw_dec_c4_buf&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312bee0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c000] str=&#39;\wr_data_en_c4&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c1c0]
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c2e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c5c0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x312c450]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c7b0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c930] str=&#39;\wr_en_c4_buf&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312cb10]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312cc90] str=&#39;\warm_rst_c4&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312ce70] str=&#39;\rw_dec_c4_buf&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312cfe0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d100] str=&#39;\rd_data_sel0_c5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d2c0] str=&#39;\rd_data_en_c5&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d3e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d550] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x3115ec0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312d920] str=&#39;\rd_data_sel1_c5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312dae0] str=&#39;\rd_data_en_c5&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312dc00]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312dd70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312df30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e050] str=&#39;\rd_data_sel_left_c5&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e210]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e330] str=&#39;\rd_data_en_c5&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e4c0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e650] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e850] str=&#39;\rd_data_en_c5&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e990]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312eb20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312ed20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312ee40] str=&#39;\rd_data_sel_right_c5&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f000]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f120] str=&#39;\rd_data_en_c5&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f2b0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f440] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f640] str=&#39;\rd_data_en_c5&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f780]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f910] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312fb10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312fc30] str=&#39;\cam_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312fda0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x3130080] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x31301f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312ff10] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x31303a0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x31306a0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x3130850] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130530]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130a00] str=&#39;\inval_mask_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130b70]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130e50] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3131000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130ce0] str=&#39;\inval_mask_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x31311b0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x31314b0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3131660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131340]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131810] str=&#39;\rw_entry_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131980]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131c60] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131e10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131af0] str=&#39;\rw_entry_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131fc0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x31322c0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3132470] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\warm_rst_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0.
Warning: reg &#39;\rd_data_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0.
Warning: reg &#39;\wr_data_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0.
Warning: reg &#39;\rd_data_sel0_c5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0.
Warning: reg &#39;\rd_data_sel1_c5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0.
Warning: reg &#39;\cam_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0.
Warning: reg &#39;\inval_mask_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0.
Warning: reg &#39;\rw_entry_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3111430] str=&#39;\work_sctag_dir_ctl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x31116d0] str=&#39;\so&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x31118d0] str=&#39;\rd_data_en_c4&#39; output reg basic_prep port=2 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3111ac0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3111fe0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x31121c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x3111e20] str=&#39;\wr_data_en_c4&#39; output reg basic_prep port=3 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3112370] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3112690] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:52</a>.0-52.0&gt; [0x3112840] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x3112500] str=&#39;\cam_en_c4&#39; output reg basic_prep port=4 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:53</a>.0-53.0&gt; [0x31129f0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:53</a>.0-53.0&gt; [0x3112cf0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:53</a>.0-53.0&gt; [0x3112ea0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:23</a>.0-23.0&gt; [0x3112b60] str=&#39;\rw_entry_c4&#39; output reg basic_prep port=5 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:56</a>.0-56.0&gt; [0x3113050] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:56</a>.0-56.0&gt; [0x3113370] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:56</a>.0-56.0&gt; [0x3113520] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x31131e0] str=&#39;\inval_mask_c4&#39; output reg basic_prep port=6 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:57</a>.0-57.0&gt; [0x3113720] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:57</a>.0-57.0&gt; [0x3113a40] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:57</a>.0-57.0&gt; [0x3113bf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x31138b0] str=&#39;\warm_rst_c4&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x3113df0] str=&#39;\rd_data_sel0_c5&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:24</a>.0-24.0&gt; [0x3113f60] str=&#39;\rd_data_sel1_c5&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:25</a>.0-25.0&gt; [0x3114180] str=&#39;\rd_data_sel_right_c6&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:25</a>.0-25.0&gt; [0x31142e0] str=&#39;\rd_data_sel_left_c6&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x3114490] str=&#39;\lkup_en_c4_buf&#39; input basic_prep port=12 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:34</a>.0-34.0&gt; [0x3114630] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:34</a>.0-34.0&gt; [0x3114970] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:34</a>.0-34.0&gt; [0x3114b20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x31147e0] str=&#39;\inval_mask_c4_buf&#39; input basic_prep port=13 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:36</a>.0-36.0&gt; [0x3114cd0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:36</a>.0-36.0&gt; [0x3114ff0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:36</a>.0-36.0&gt; [0x31151a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x3114e60] str=&#39;\rw_dec_c4_buf&#39; input basic_prep port=14 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:38</a>.0-38.0&gt; [0x3115350] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:38</a>.0-38.0&gt; [0x3115670] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:38</a>.0-38.0&gt; [0x3115820] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:27</a>.0-27.0&gt; [0x31154e0] str=&#39;\rd_en_c4_buf&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3115a20] str=&#39;\wr_en_c4_buf&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3115b90] str=&#39;\rw_entry_c4_buf&#39; input basic_prep port=17 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:42</a>.0-42.0&gt; [0x3115d10] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:42</a>.0-42.0&gt; [0x3116050] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:42</a>.0-42.0&gt; [0x3116200] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x31163b0] str=&#39;\dir_clear_c4_buf&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3116520] str=&#39;\rclk&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3116690] str=&#39;\si&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:28</a>.0-28.0&gt; [0x3116820] str=&#39;\se&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:29</a>.0-29.0&gt; [0x31169d0] str=&#39;\sehold&#39; input basic_prep port=22 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3116b80] str=&#39;\ff_rd_data_en_c5_en&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3117720] str=&#39;\work_sctag_dir_ctl::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117860] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117980 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117b80] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117ca0 -&gt; 0x31118d0] str=&#39;\rd_data_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117e80] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3117fa0 -&gt; 0x315aae0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x31181a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x31182c0 -&gt; 0x3116520] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118510] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118630 -&gt; 0x3116820] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118830] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118950 -&gt; 0x3116690] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118b50] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>.0-83.0&gt; [0x3118c70 -&gt; 0x31116d0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3118e50] str=&#39;\ff_rd_data_en_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119870] str=&#39;\work_sctag_dir_ctl::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119990] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119ab0 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119cb0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119dd0 -&gt; 0x31118d0] str=&#39;\rd_data_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x3119fb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a0d0 -&gt; 0x3116520] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a2d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a3f0 -&gt; 0x3116820] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a640] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a760 -&gt; 0x3116690] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311a960] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:89</a>.0-89.0&gt; [0x311aa80 -&gt; 0x31116d0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x311ac60] str=&#39;\ff_rd_data_sel_left_c6&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x311ad80] str=&#39;\work_sctag_dir_ctl::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x311aee0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x311b000 -&gt; 0x31142e0] str=&#39;\rd_data_sel_left_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128400] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128520 -&gt; 0x312a370] str=&#39;\rd_data_sel_left_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128700] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128820 -&gt; 0x3116520] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128a20] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128b40 -&gt; 0x3116820] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128d90] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x3128eb0 -&gt; 0x3116690] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x31290b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-101" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:101</a>.0-101.0&gt; [0x31291d0 -&gt; 0x31116d0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x31293b0] str=&#39;\ff_rd_data_sel_right_c6&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31294d0] str=&#39;\work_sctag_dir_ctl::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x31295f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129710 -&gt; 0x3114180] str=&#39;\rd_data_sel_right_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129830] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129950 -&gt; 0x312a490] str=&#39;\rd_data_sel_right_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129a70] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129b90 -&gt; 0x3116520] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129cb0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129dd0 -&gt; 0x3116820] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x3129ef0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x312a010 -&gt; 0x3116690] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x312a130] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:108</a>.0-108.0&gt; [0x312a250 -&gt; 0x31116d0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:72</a>.0-72.0&gt; [0x312a370] str=&#39;\rd_data_sel_left_c5&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:72</a>.0-72.0&gt; [0x312a490] str=&#39;\rd_data_sel_right_c5&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312a6d0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312a910] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:74</a>.0-74.0&gt; [0x312aa30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0&gt; [0x312a7f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0&gt; [0x312af10 -&gt; 0x31138b0] str=&#39;\warm_rst_c4&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:77</a>.0-77.0&gt; [0x312b0a0 -&gt; 0x31163b0] str=&#39;\dir_clear_c4_buf&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b230] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b350 -&gt; 0x31118d0] str=&#39;\rd_data_en_c4&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b510] basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b690] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312b9f0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x312b860] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312bbe0 -&gt; 0x31154e0] str=&#39;\rd_en_c4_buf&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:79</a>.0-79.0&gt; [0x312bd70 -&gt; 0x3114e60] str=&#39;\rw_dec_c4_buf&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312bee0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c000 -&gt; 0x3111e20] str=&#39;\wr_data_en_c4&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c1c0] basic_prep
          AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c2e0] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c5c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x312c450] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c7b0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312c930 -&gt; 0x3115a20] str=&#39;\wr_en_c4_buf&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312cb10] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312cc90 -&gt; 0x31138b0] str=&#39;\warm_rst_c4&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:81</a>.0-81.0&gt; [0x312ce70 -&gt; 0x3114e60] str=&#39;\rw_dec_c4_buf&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312cfe0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d100 -&gt; 0x3113df0] str=&#39;\rd_data_sel0_c5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d2c0 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d3e0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:94</a>.0-94.0&gt; [0x312d550] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x3115ec0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312d920 -&gt; 0x3113f60] str=&#39;\rd_data_sel1_c5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312dae0 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312dc00] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-95" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:95</a>.0-95.0&gt; [0x312dd70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312df30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e050 -&gt; 0x312a370] str=&#39;\rd_data_sel_left_c5&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e210] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e330 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e4c0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e650] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e850 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312e990] basic_prep range=[2:2]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-99" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:99</a>.0-99.0&gt; [0x312eb20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312ed20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312ee40 -&gt; 0x312a490] str=&#39;\rd_data_sel_right_c5&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f000] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f120 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f2b0] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f440] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f640 -&gt; 0x312a5b0] str=&#39;\rd_data_en_c5&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f780] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:106</a>.0-106.0&gt; [0x312f910] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312fb10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312fc30 -&gt; 0x3112500] str=&#39;\cam_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312fda0] basic_prep range=[3:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x3130080] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x31301f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x312ff10 -&gt; 0x3114490] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x31303a0] basic_prep range=[3:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x31306a0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-114" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:114</a>.0-114.0&gt; [0x3130850] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130530] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130a00 -&gt; 0x31131e0] str=&#39;\inval_mask_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130b70] basic_prep range=[7:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130e50] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3131000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3130ce0 -&gt; 0x31147e0] str=&#39;\inval_mask_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x31311b0] basic_prep range=[7:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x31314b0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-115" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:115</a>.0-115.0&gt; [0x3131660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131340] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131810 -&gt; 0x3112b60] str=&#39;\rw_entry_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131980] basic_prep range=[5:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131c60] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131e10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131af0 -&gt; 0x3115b90] str=&#39;\rw_entry_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3131fc0] basic_prep range=[5:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x31322c0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-116" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:116</a>.0-116.0&gt; [0x3132470] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:0</a>.0-0.0&gt; [0x315aae0] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dir_ctl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dir_ctl.v:83</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sctag_dir_ctl::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3116ca0] str=&#39;\work_sctag_dir_ctl::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3116de0] str=&#39;\q&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3116f60] str=&#39;\din&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31170a0] str=&#39;\en&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31171c0] str=&#39;\clk&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31172e0] str=&#39;\se&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3117450] str=&#39;\si&#39; port=28
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3117570] str=&#39;\so&#39; port=29
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3116ca0] str=&#39;\work_sctag_dir_ctl::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3116de0] str=&#39;\q&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3116f60] str=&#39;\din&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31170a0] str=&#39;\en&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31171c0] str=&#39;\clk&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31172e0] str=&#39;\se&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3117450] str=&#39;\si&#39; basic_prep port=28 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3117570] str=&#39;\so&#39; basic_prep port=29 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dir_ctl::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3118f70] str=&#39;\work_sctag_dir_ctl::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119090] str=&#39;\q&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31191d0] str=&#39;\din&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119310] str=&#39;\clk&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119430] str=&#39;\se&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119550] str=&#39;\si&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31196c0] str=&#39;\so&#39; port=35
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3118f70] str=&#39;\work_sctag_dir_ctl::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119090] str=&#39;\q&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31191d0] str=&#39;\din&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119310] str=&#39;\clk&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119430] str=&#39;\se&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3119550] str=&#39;\si&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31196c0] str=&#39;\so&#39; basic_prep port=35 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dir_ctl::dff_s&#39; referenced in module `work_sctag_dir_ctl&#39; in cell `ff_rd_data_sel_right_c6&#39; does not have a port named &#39;so&#39;.

</pre>
</body>