<?xml version='1.0' encoding='UTF-8'?>
<search_results><query id="7466">interconnects skin effect</query><engine status="OK" timestamp="2014-04-26 04:21:21" name="SpringerLink" id="FW14-e013"/><snippets><snippet id="FW14-e013-7466-01"><link cache="FW14-topics-docs/e013/7466_01.html" timestamp="2014-04-26 04:21:21">http://link.springer.com/chapter/10.1007/978-3-540-30205-6_48</link><title>On Skin Effect in On-Chip Interconnects</title><description>Daniel A. Andersson, Lars “J” Svensson… in Integrated Circuit and System Design. Powe… (2004)</description></snippet><snippet id="FW14-e013-7466-02"><link cache="FW14-topics-docs/e013/7466_02.html" timestamp="2014-04-26 04:21:43">http://link.springer.com/chapter/10.1007/978-1-4615-0351-4_35</link><title>Skin Effects in System on a Chip Interconnects</title><description>Shizhong Mei, Yehea I. Ismail in System-on-Chip for Real-Time Applications (2003)</description></snippet><snippet id="FW14-e013-7466-03"><link cache="FW14-topics-docs/e013/7466_03.html" timestamp="2014-04-26 04:22:06">http://link.springer.com/article/10.1007/BF01673902</link><title>Efficient transient analysis of nonlinearly loaded low-loss multiconductor interconnects</title><description>I. Maio, S. Pignari, F. Canavero in Analog Integrated Circuits and Signal Processing (1994)</description></snippet><snippet id="FW14-e013-7466-04"><link cache="FW14-topics-docs/e013/7466_04.html" timestamp="2014-04-26 04:22:32">http://link.springer.com/chapter/10.1007/978-1-4615-2718-3_2</link><title>Efficient Transient Analysis of Nonlinearly Loaded Low-Loss Multiconductor Interconnects</title><description>I. Maio, S. Pignari… in Modeling and Simulation of High Speed VLSI Interconnects (1994)</description></snippet><snippet id="FW14-e013-7466-05"><link cache="FW14-topics-docs/e013/7466_05.html" timestamp="2014-04-26 04:22:52">http://link.springer.com/chapter/10.1007/978-1-4757-3415-7_7</link><title>Modeling and Characterization of IC Interconnects and Packagings for the Signal Integrity Verification of High-Performance VLSI Circuits</title><description>Yungseon Eo in Layout Optimization in VLSI Design (2001)</description></snippet><snippet id="FW14-e013-7466-06"><link cache="FW14-topics-docs/e013/7466_06.html" timestamp="2014-04-26 04:23:08">http://link.springer.com/article/10.1007/BF01673905</link><title>Electromagnetic analysis of multiconductor losses and dispersion in high-speed interconnects</title><description>Ke Wu in Analog Integrated Circuits and Signal Processing (1994)</description></snippet><snippet id="FW14-e013-7466-07"><link cache="FW14-topics-docs/e013/7466_07.html" timestamp="2014-04-26 04:23:24">http://link.springer.com/chapter/10.1007/978-1-4615-2718-3_5</link><title>Electromagnetic Analysis of Multiconductor Losses and Dispersion in High-Speed Interconnects</title><description>Ke Wu in Modeling and Simulation of High Speed VLSI Interconnects (1994)</description></snippet><snippet id="FW14-e013-7466-08"><link cache="FW14-topics-docs/e013/7466_08.html" timestamp="2014-04-26 04:23:42">http://link.springer.com/chapter/10.1007/978-3-642-45678-7_14</link><title>Modelling of Interconnects by Boundary Element Method</title><description>W. Wlodarczyk in Micro System Technologies 90 (1990)</description></snippet><snippet id="FW14-e013-7466-09"><link cache="FW14-topics-docs/e013/7466_09.html" timestamp="2014-04-26 04:24:07">http://link.springer.com/chapter/10.1007/978-3-662-09432-7_9</link><title>Interconnects and Propagation of High Frequency Signals</title><description>R. Sabelka, C. Harlander… in Predictive Simulation of Semiconductor Processing (2004)</description></snippet><snippet id="FW14-e013-7466-10"><link cache="FW14-topics-docs/e013/7466_10.html" timestamp="2014-04-26 04:24:23">http://link.springer.com/article/10.1007/s10825-012-0426-7</link><title>Demystifying SWCNT-bundle-interconnects inductive behavior through novel modeling</title><description>Soodeh Aghli Moghaddam, Siamak Mohammadi… in Journal of Computational Electronics (2013)</description></snippet></snippets></search_results>