tst r0, r1 
mvnne r2, r1 
lsl r2, r2, r2 
add r2, r0, r2 
lsl r2, r2, #31 
