{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426782564918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426782564918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 12:29:24 2015 " "Processing started: Thu Mar 19 12:29:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426782564918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426782564918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426782564918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426782565246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/memory_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578620 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/memory_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behaviour " "Found design unit 1: cache_tb-behaviour" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/cache_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578636 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/cache_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-structural " "Found design unit 1: toplevel-structural" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/altera/CAL/Project/vhdl/toplevel.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/altera/CAL/Project/vhdl/toplevel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a " "Found design unit 1: ram-a" {  } { { "vhdl/ram.vhd" "" { Text "C:/altera/CAL/Project/vhdl/ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "vhdl/ram.vhd" "" { Text "C:/altera/CAL/Project/vhdl/ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/params.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 params " "Found design unit 1: params" {  } { { "vhdl/params.vhd" "" { Text "C:/altera/CAL/Project/vhdl/params.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 params-body " "Found design unit 2: params-body" {  } { { "vhdl/params.vhd" "" { Text "C:/altera/CAL/Project/vhdl/params.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/altera/CAL/Project/vhdl/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/altera/CAL/Project/vhdl/memory.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-structural " "Found design unit 1: comparator2-structural" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578667 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structural " "Found design unit 1: comparator-structural" {  } { { "vhdl/comparator.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578682 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "vhdl/comparator.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_set-a0 " "Found design unit 1: cache_set-a0" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_set.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578682 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_set " "Found entity 1: cache_set" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_set.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-direct_mapped " "Found design unit 1: cache-direct_mapped" {  } { { "vhdl/cache.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578698 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_2-direct_mapped " "Found design unit 1: cache_2-direct_mapped" {  } { { "vhdl/cache_2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578729 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_2 " "Found entity 1: cache_2" {  } { { "vhdl/cache_2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426782578729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578729 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement cache_final.vhd(213) " "VHDL syntax error at cache_final.vhd(213) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 213 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578760 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \"if\" cache_final.vhd(247) " "VHDL syntax error at cache_final.vhd(247) near text \"loop\";  expecting \"if\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 247 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" cache_final.vhd(250) " "VHDL syntax error at cache_final.vhd(250) near text \"when\";  expecting \";\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 250 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" cache_final.vhd(251) " "VHDL syntax error at cache_final.vhd(251) near text \"when\";  expecting \";\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 251 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement cache_final.vhd(255) " "VHDL syntax error at cache_final.vhd(255) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 255 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" cache_final.vhd(256) " "VHDL syntax error at cache_final.vhd(256) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 256 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" cache_final.vhd(265) " "VHDL syntax error at cache_final.vhd(265) near text \"process\";  expecting \"loop\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 265 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement cache_final.vhd(269) " "VHDL syntax error at cache_final.vhd(269) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 269 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" cache_final.vhd(270) " "VHDL syntax error at cache_final.vhd(270) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 270 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" cache_final.vhd(288) " "VHDL syntax error at cache_final.vhd(288) near text \"process\";  expecting \"loop\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 288 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement cache_final.vhd(292) " "VHDL syntax error at cache_final.vhd(292) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 292 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" cache_final.vhd(293) " "VHDL syntax error at cache_final.vhd(293) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 293 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" cache_final.vhd(308) " "VHDL syntax error at cache_final.vhd(308) near text \"process\";  expecting \"loop\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 308 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement cache_final.vhd(311) " "VHDL syntax error at cache_final.vhd(311) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 311 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" cache_final.vhd(312) " "VHDL syntax error at cache_final.vhd(312) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 312 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" cache_final.vhd(318) " "VHDL syntax error at cache_final.vhd(318) near text \"process\";  expecting \"loop\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 318 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement cache_final.vhd(321) " "VHDL syntax error at cache_final.vhd(321) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 321 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" cache_final.vhd(322) " "VHDL syntax error at cache_final.vhd(322) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 322 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" cache_final.vhd(328) " "VHDL syntax error at cache_final.vhd(328) near text \"process\";  expecting \"loop\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 328 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_final.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/cache_final.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426782578776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426782579620 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 19 12:29:39 2015 " "Processing ended: Thu Mar 19 12:29:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426782579620 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426782579620 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426782579620 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426782579620 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426782581386 ""}
