# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"bnn_top_tb_time_impl.v" \
"../../../../../bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v" \

# Do not sort compile order
nosort
