Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Wed May 21 23:54:12 2025
****************************************


Library(s) Used:

    saed14rvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db)


Operating Conditions: ss0p6v125c   Library: saed14rvt_ss0p6v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           16000             saed14rvt_ss0p6v125c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                             23.921   36.016 6.61e+07  126.012 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                         18.343   35.972 6.60e+07  120.357  95.5
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                          1.086    6.571 7.93e+06   15.585  12.4
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       2.19e-03 5.27e-03 1.04e+05    0.111   0.1
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       3.52e-04 5.73e-04 1.86e+05    0.187   0.1
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                          0.000    0.000 1.86e+05    0.186   0.1
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 1.86e+05    0.186   0.1
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                          0.739    1.142 1.65e+06    3.531   2.8
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                       3.36e-04 9.91e-04 1.93e+05    0.194   0.2
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                       1.77e-02 8.82e-03 5.98e+04 8.63e-02   0.1
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                       7.07e-02 6.91e-02 2.13e+05    0.353   0.3
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                          0.400    1.748 2.35e+07   25.665  20.4
      mult_i (cv32e40p_mult_test_1)    2.60e-04 4.98e-02 1.45e+07   14.595  11.6
        add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 1.81e+05    0.181   0.1
        add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 1.81e+05    0.181   0.1
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2)
                                          0.000    0.000 1.08e+05    0.108   0.1
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3)
                                          0.000    0.000 1.13e+05    0.113   0.1
        mult_266 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 5.44e+05    0.544   0.4
        mult_267 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 5.46e+05    0.546   0.4
        mult_268 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 5.41e+05    0.541   0.4
        mult_269 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 5.43e+05    0.543   0.4
        add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8)
                                          0.000    0.000 1.82e+05    0.182   0.1
        mult_224 (cv32e40p_mult_DW02_mult_4)
                                          0.000    0.000 3.42e+06    3.420   2.7
        add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10)
                                          0.000    0.000 1.82e+05    0.182   0.1
        add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11)
                                          0.000    0.000 1.82e+05    0.182   0.1
        add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 1.82e+05    0.182   0.1
        mult_299 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 1.87e+06    1.865   1.5
        mult_300 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 1.88e+06    1.876   1.5
        add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                          0.000    0.000 1.94e+05    0.194   0.2
        add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_16)
                                          0.000    0.000 1.86e+05    0.186   0.1
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                          0.000    0.000 1.89e+06    1.888   1.5
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 1.16e+05    0.116   0.1
        sra_114 (cv32e40p_mult_DW_rash_1)
                                          0.000    0.000 4.20e+05    0.420   0.3
      alu_i (cv32e40p_alu_test_1)         0.312    1.541 8.53e+06   10.382   8.2
        add_168 (cv32e40p_alu_DW01_add_2)
                                       9.02e-04 9.19e-04 1.98e+05    0.200   0.2
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 1.03e+05    0.103   0.1
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 3.05e+05    0.305   0.2
        add_186 (cv32e40p_alu_DW01_add_1)
                                       1.79e-04 8.51e-04 1.79e+05    0.180   0.1
        srl_300 (cv32e40p_alu_DW_rash_0)
                                       3.28e-03 2.55e-03 5.19e+05    0.525   0.4
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                       2.77e-04 4.30e-04 8.69e+04 8.76e-02   0.1
        alu_div_i (cv32e40p_alu_div_test_1)
                                          0.218    1.466 2.24e+06    3.925   3.1
          r76 (cv32e40p_alu_div_DW01_cmp6_0)
                                       1.48e-03 2.31e-03 1.56e+05    0.159   0.1
          sub_102 (cv32e40p_alu_div_DW01_sub_1)
                                          0.000    0.000 1.58e+05    0.158   0.1
          add_109 (cv32e40p_alu_div_DW01_add_0)
                                       1.28e-04 5.45e-04 1.81e+05    0.182   0.1
          sub_109 (cv32e40p_alu_div_DW01_sub_0)
                                       1.79e-04 4.20e-04 2.13e+05    0.214   0.2
        ff_one_i (cv32e40p_ff_one)     6.62e-05 3.40e-05 9.97e+04 9.98e-02   0.1
        popcnt_i (cv32e40p_popcnt)     1.08e-03 2.76e-03 5.52e+05    0.556   0.4
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                          4.670   19.517 2.57e+07   49.856  39.6
      r153 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                       2.74e-03 1.09e-02 1.95e+05    0.208   0.2
      add_575 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1)
                                       4.28e-03 1.40e-02 1.72e+05    0.190   0.2
      add_576 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0)
                                       4.38e-03 1.42e-02 1.82e+05    0.200   0.2
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                       5.30e-02    0.405 2.79e+05    0.737   0.6
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                          0.188    0.363 8.09e+05    1.360   1.1
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                       6.21e-02 4.48e-02 7.24e+05    0.831   0.7
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                          3.566   14.703 1.82e+07   36.480  28.9
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                          2.891    6.693 6.17e+06   15.756  12.5
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0)
                                       1.43e-03 2.47e-03 1.02e+05    0.106   0.1
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                          0.554    0.472 4.52e+05    1.478   1.2
      aligner_i (cv32e40p_aligner_test_1)
                                          0.759    1.575 1.57e+06    3.907   3.1
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       5.62e-03 1.05e-02 1.06e+05    0.122   0.1
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       6.77e-03 1.01e-02 1.04e+05    0.121   0.1
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                          1.045    3.148 2.62e+06    6.817   5.4
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                          0.316    1.193 1.02e+06    2.529   2.0
        fifo_i (cv32e40p_fifo_0_32_2_test_1)
                                          0.410    1.202 7.90e+05    2.402   1.9
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                          0.257    0.685 7.20e+05    1.662   1.3
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0)
                                       4.74e-03 8.60e-03 1.01e+05    0.114   0.1
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                          8.526    0.273 2.56e+04    8.824   7.0
      core_clock_gate_i (cv32e40p_clock_gate)
                                          8.518    0.135 6.53e+03    8.659   6.9
  U2_mux2X1 (mux2X1_2)                    5.523 1.93e-02 2.23e+03    5.545   4.4
  U1_mux2X1 (mux2X1_0)                 1.13e-03 1.83e-03 2.60e+03 5.57e-03   0.0
  U0_mux2X1 (mux2X1_1)                 4.60e-02 2.16e-02 1.75e+03 6.94e-02   0.1
1
