`timescale 1ps / 1ps
module module_0 (
    input [1 : (  id_1  )] id_2,
    id_3,
    id_4,
    id_5,
    output logic id_6,
    input [id_5[id_2] : id_3] id_7,
    id_8,
    id_9,
    output [1  ==  id_2 : id_4] id_10
);
  always @(posedge id_5 or posedge ~id_4) begin
    if (id_8) begin
      id_1 <= id_9;
    end else begin
      if (id_11) begin
        id_11 = id_11;
      end
    end
  end
  assign id_12 = id_12;
endmodule
