# Transaction level modeling with SystemC

## SystemC 

- https://www.accellera.org/downloads/standards/systemc
- https://www.learnsystemc.com/

## Co-simulation

- [Qemu with co-simulation device](https://github.com/Xilinx/qemu/)
- [Xilinx library for co-simulation](https://github.com/Xilinx/libsystemctlm-soc)
    - [Example of library usage](https://github.com/Xilinx/systemctlm-cosim-demo)
    - [Protocol description](https://github.com/Xilinx/libsystemctlm-soc/blob/master/docs/remote-port-proto.md)
- [RISC-V processor modeling with SystemC](https://github.com/mariusmm/RISC-V-TLM)
- [Renode](https://github.com/renode/renode)
    - [Renode example of co-sim](https://antmicro.com/blog/2023/09/dpi-support-in-renode-for-hdl-co-simulation-with-verilator-and-questa/)
    - [Renode docs](https://renode.readthedocs.io/en/latest/advanced/co-simulating-with-an-hdl-simulator.html)
    - [Renode co-sim examples (CFUs, FastVDMA, UART)](https://github.com/antmicro/renode-verilator-integration)
- [Integrating SystemC Models With Verilog Using The SystemVerilog Direct Programming Interface (DPI)](https://sutherland-hdl.com/papers/2004-SNUG-Europe-paper_SystemVerilog_DPI_with_SystemC.pdf)
- [Hardware/Software Co-Verification Using the SystemVerilog DPI](https://picture.iczhiku.com/resource/paper/WhIRKfhLkpfqOXVV.pdf)
- https://kvm-forum.qemu.org/2022/KVMForum-2022-QEMU-RTL-Cosim-v1.pdf
- https://www.design-reuse.com/articles/42213/qemu-based-co-simulation-platform-benefits.html
- https://www.youtube.com/watch?v=QkPxokF6Uto

## Other tools

- [Property Specification Language (IEEE-1850)](https://en.wikipedia.org/wiki/Property_Specification_Language)
- [SpecC](https://en.wikipedia.org/wiki/SpecC)
- [Catapult HLS by Siemens](https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/)
- [connectal](https://github.com/cambridgehackers/connectal)