// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "03/09/2025 21:49:17"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module waveform_generator (
	clk,
	reset,
	switches,
	button_freq_inc,
	button_freq_dec,
	waveform_select,
	noise_enable,
	duty_cycle,
	waveform_out,
	i2c_sda,
	i2c_scl,
	bclk,
	daclrc,
	dacdat);
input 	clk;
input 	reset;
input 	[3:0] switches;
input 	button_freq_inc;
input 	button_freq_dec;
input 	[2:0] waveform_select;
input 	noise_enable;
input 	[7:0] duty_cycle;
output 	[23:0] waveform_out;
output 	i2c_sda;
output 	i2c_scl;
output 	bclk;
output 	daclrc;
output 	dacdat;

// Design Ports Information
// waveform_out[0]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[1]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[3]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[4]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[5]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[7]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[8]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[9]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[10]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[11]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[12]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[13]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[14]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[15]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[16]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[17]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[18]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[19]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[20]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[21]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[22]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_out[23]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bclk	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// daclrc	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dacdat	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// noise_enable	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_select[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_select[0]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waveform_select[2]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[0]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[5]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[6]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[1]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[2]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[3]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// duty_cycle[4]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_freq_dec	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_freq_inc	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \control_unit|Mult0~8 ;
wire \control_unit|Mult0~9 ;
wire \control_unit|Mult0~10 ;
wire \control_unit|Mult0~11 ;
wire \control_unit|Mult0~12 ;
wire \control_unit|Mult0~13 ;
wire \control_unit|Mult0~14 ;
wire \control_unit|Mult0~15 ;
wire \control_unit|Mult0~16 ;
wire \control_unit|Mult0~17 ;
wire \control_unit|Mult0~18 ;
wire \control_unit|Mult0~19 ;
wire \control_unit|Mult0~20 ;
wire \control_unit|Mult0~21 ;
wire \control_unit|Mult0~22 ;
wire \control_unit|Mult0~23 ;
wire \control_unit|Mult0~24 ;
wire \control_unit|Mult0~25 ;
wire \control_unit|Mult0~26 ;
wire \control_unit|Mult0~27 ;
wire \control_unit|Mult0~28 ;
wire \control_unit|Mult0~29 ;
wire \control_unit|Mult0~30 ;
wire \control_unit|Mult0~31 ;
wire \control_unit|Mult0~32 ;
wire \control_unit|Mult0~33 ;
wire \control_unit|Mult0~34 ;
wire \control_unit|Mult0~35 ;
wire \control_unit|Mult0~36 ;
wire \control_unit|Mult0~37 ;
wire \control_unit|Mult0~38 ;
wire \control_unit|Mult0~39 ;
wire \i2c_sda~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \codec_config|i2c_inst|bit_count[3]~0_combout ;
wire \reset~input_o ;
wire \codec_config|i2c_inst|bit_count[3]~2_combout ;
wire \codec_config|i2c_inst|LessThan0~1_combout ;
wire \codec_config|i2c_inst|bit_count[1]~3_combout ;
wire \codec_config|i2c_inst|bit_count[0]~5_combout ;
wire \codec_config|i2c_inst|bit_count[0]~DUPLICATE_q ;
wire \codec_config|i2c_inst|bit_count[1]~6_combout ;
wire \codec_config|i2c_inst|bit_count[2]~4_combout ;
wire \reset~inputCLKENA0_outclk ;
wire \codec_config|i2c_inst|state.SEND_ADDR~q ;
wire \codec_config|i2c_inst|Selector4~0_combout ;
wire \codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ;
wire \codec_config|i2c_inst|state.SEND_REG~q ;
wire \codec_config|i2c_inst|state.SEND_DATA1~q ;
wire \codec_config|i2c_inst|state.SEND_DATA2~q ;
wire \codec_config|i2c_inst|state.SEND_DATA3~q ;
wire \codec_config|i2c_inst|Selector9~0_combout ;
wire \codec_config|i2c_inst|state.STOP~q ;
wire \codec_config|i2c_inst|state.DONE~q ;
wire \codec_config|i2c_inst|state.IDLE~q ;
wire \codec_config|state.IDLE~feeder_combout ;
wire \codec_config|state.IDLE~q ;
wire \codec_config|i2c_inst|Selector0~0_combout ;
wire \codec_config|i2c_inst|done~q ;
wire \codec_config|Selector2~0_combout ;
wire \codec_config|state.SEND~q ;
wire \codec_config|Selector3~0_combout ;
wire \codec_config|state.WAIT~q ;
wire \codec_config|index[3]~0_combout ;
wire \codec_config|index[0]~4_combout ;
wire \codec_config|index[1]~3_combout ;
wire \codec_config|index[1]~DUPLICATE_q ;
wire \codec_config|index[3]~1_combout ;
wire \codec_config|index[2]~2_combout ;
wire \codec_config|LessThan0~0_combout ;
wire \codec_config|Selector4~0_combout ;
wire \codec_config|state.DONE~q ;
wire \codec_config|Selector0~0_combout ;
wire \codec_config|start_i2c~q ;
wire \codec_config|i2c_inst|Selector2~0_combout ;
wire \codec_config|i2c_inst|state.IDLE~DUPLICATE_q ;
wire \codec_config|i2c_inst|Selector3~0_combout ;
wire \codec_config|i2c_inst|state.START~q ;
wire \codec_config|i2c_inst|LessThan0~0_combout ;
wire \codec_config|i2c_inst|bit_count[3]~1_combout ;
wire \codec_config|i2c_inst|shift_reg[7]~0_combout ;
wire \codec_config|i2c_inst|Selector16~0_combout ;
wire \codec_config|i2c_inst|Selector15~0_combout ;
wire \codec_config|i2c_inst|Selector14~0_combout ;
wire \codec_config|i2c_inst|Selector13~0_combout ;
wire \codec_config|i2c_inst|Selector12~0_combout ;
wire \codec_config|i2c_inst|sda_out~0_combout ;
wire \codec_config|i2c_inst|Selector1~1_combout ;
wire \codec_config|start_i2c~DUPLICATE_q ;
wire \codec_config|i2c_inst|Selector1~0_combout ;
wire \codec_config|i2c_inst|Selector1~2_combout ;
wire \codec_config|i2c_inst|sda_out~q ;
wire \noise_enable~input_o ;
wire \waveform_select[1]~input_o ;
wire \waveform_select[0]~input_o ;
wire \waveform_select[2]~input_o ;
wire \button_freq_inc~input_o ;
wire \button_freq_dec~input_o ;
wire \control_unit|base_phase_step~0_combout ;
wire \control_unit|Add0~101_sumout ;
wire \control_unit|Add0~102 ;
wire \control_unit|Add0~105_sumout ;
wire \control_unit|base_phase_step[4]~5_combout ;
wire \control_unit|Add0~106 ;
wire \control_unit|Add0~109_sumout ;
wire \control_unit|Add0~110 ;
wire \control_unit|Add0~113_sumout ;
wire \control_unit|Add0~114 ;
wire \control_unit|Add0~97_sumout ;
wire \control_unit|Add0~98 ;
wire \control_unit|Add0~41_sumout ;
wire \control_unit|base_phase_step[8]~1_combout ;
wire \control_unit|base_phase_step[8]~DUPLICATE_q ;
wire \control_unit|phase_step[8]~1_combout ;
wire \switches[0]~input_o ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \switches[3]~input_o ;
wire \control_unit|Add0~42 ;
wire \control_unit|Add0~45_sumout ;
wire \control_unit|base_phase_step[9]~2_combout ;
wire \control_unit|Add0~46 ;
wire \control_unit|Add0~49_sumout ;
wire \control_unit|base_phase_step[10]~3_combout ;
wire \control_unit|Add0~50 ;
wire \control_unit|Add0~53_sumout ;
wire \control_unit|Add0~54 ;
wire \control_unit|Add0~57_sumout ;
wire \control_unit|Add0~58 ;
wire \control_unit|Add0~61_sumout ;
wire \control_unit|base_phase_step[13]~4_combout ;
wire \control_unit|Add0~62 ;
wire \control_unit|Add0~65_sumout ;
wire \control_unit|base_phase_step[14]~DUPLICATE_q ;
wire \control_unit|Add0~66 ;
wire \control_unit|Add0~69_sumout ;
wire \control_unit|base_phase_step[15]~DUPLICATE_q ;
wire \control_unit|Add0~70 ;
wire \control_unit|Add0~73_sumout ;
wire \control_unit|base_phase_step[16]~DUPLICATE_q ;
wire \control_unit|Add0~74 ;
wire \control_unit|Add0~77_sumout ;
wire \control_unit|base_phase_step[18]~_Duplicate_1_q ;
wire \control_unit|Add0~78 ;
wire \control_unit|Add0~81_sumout ;
wire \control_unit|base_phase_step[19]~_Duplicate_1_q ;
wire \control_unit|Add0~82 ;
wire \control_unit|Add0~85_sumout ;
wire \control_unit|base_phase_step[20]~_Duplicate_1_q ;
wire \control_unit|Add0~86 ;
wire \control_unit|Add0~89_sumout ;
wire \control_unit|base_phase_step[21]~_Duplicate_1_q ;
wire \control_unit|Add0~90 ;
wire \control_unit|Add0~93_sumout ;
wire \control_unit|base_phase_step[22]~_Duplicate_1_q ;
wire \control_unit|Add0~94 ;
wire \control_unit|Add0~37_sumout ;
wire \control_unit|base_phase_step[23]~_Duplicate_1_q ;
wire \control_unit|Add0~38 ;
wire \control_unit|Add0~33_sumout ;
wire \control_unit|base_phase_step[24]~_Duplicate_1_q ;
wire \control_unit|Add0~34 ;
wire \control_unit|Add0~29_sumout ;
wire \control_unit|base_phase_step[25]~_Duplicate_1_q ;
wire \control_unit|Add0~30 ;
wire \control_unit|Add0~25_sumout ;
wire \control_unit|base_phase_step[26]~_Duplicate_1_q ;
wire \control_unit|Add0~26 ;
wire \control_unit|Add0~5_sumout ;
wire \control_unit|base_phase_step[27]~_Duplicate_1_q ;
wire \control_unit|Add0~6 ;
wire \control_unit|Add0~1_sumout ;
wire \control_unit|base_phase_step[28]~_Duplicate_1_q ;
wire \control_unit|Add0~2 ;
wire \control_unit|Add0~21_sumout ;
wire \control_unit|base_phase_step[29]~_Duplicate_1_q ;
wire \control_unit|Add0~22 ;
wire \control_unit|Add0~17_sumout ;
wire \control_unit|base_phase_step[30]~_Duplicate_1_q ;
wire \control_unit|Add0~18 ;
wire \control_unit|Add0~13_sumout ;
wire \control_unit|base_phase_step[31]~_Duplicate_1_q ;
wire \control_unit|Add0~14 ;
wire \control_unit|Add0~9_sumout ;
wire \control_unit|Mult0~316 ;
wire \control_unit|phase_step[8]~3_combout ;
wire \control_unit|phase_step[8]~_emulated_q ;
wire \control_unit|phase_step[8]~2_combout ;
wire \ecg_gen|phase_acc[8]~DUPLICATE_q ;
wire \control_unit|phase_step[7]~97_combout ;
wire \control_unit|Mult0~315 ;
wire \control_unit|phase_step[7]~99_combout ;
wire \control_unit|phase_step[7]~_emulated_q ;
wire \control_unit|phase_step[7]~98_combout ;
wire \control_unit|phase_step[6]~101_combout ;
wire \control_unit|Mult0~314 ;
wire \control_unit|phase_step[6]~103_combout ;
wire \control_unit|phase_step[6]~_emulated_q ;
wire \control_unit|phase_step[6]~102_combout ;
wire \control_unit|base_phase_step[5]~DUPLICATE_q ;
wire \control_unit|phase_step[5]~105_combout ;
wire \control_unit|Mult0~313 ;
wire \control_unit|phase_step[5]~107_combout ;
wire \control_unit|phase_step[5]~_emulated_q ;
wire \control_unit|phase_step[5]~106_combout ;
wire \control_unit|phase_step[4]~109_combout ;
wire \control_unit|Mult0~312 ;
wire \control_unit|phase_step[4]~111_combout ;
wire \control_unit|phase_step[4]~_emulated_q ;
wire \control_unit|phase_step[4]~110_combout ;
wire \control_unit|phase_step[3]~113_combout ;
wire \control_unit|Mult0~311 ;
wire \control_unit|phase_step[3]~115_combout ;
wire \control_unit|phase_step[3]~_emulated_q ;
wire \control_unit|phase_step[3]~114_combout ;
wire \control_unit|Mult0~310 ;
wire \control_unit|phase_step[2]~feeder_combout ;
wire \control_unit|Mult0~309 ;
wire \control_unit|phase_step[1]~feeder_combout ;
wire \control_unit|Mult0~mac_resulta ;
wire \ecg_gen|Add0~125_sumout ;
wire \ecg_gen|Add0~126 ;
wire \ecg_gen|Add0~121_sumout ;
wire \ecg_gen|Add0~122 ;
wire \ecg_gen|Add0~117_sumout ;
wire \ecg_gen|Add0~118 ;
wire \ecg_gen|Add0~113_sumout ;
wire \ecg_gen|Add0~114 ;
wire \ecg_gen|Add0~109_sumout ;
wire \ecg_gen|Add0~110 ;
wire \ecg_gen|Add0~105_sumout ;
wire \ecg_gen|Add0~106 ;
wire \ecg_gen|Add0~101_sumout ;
wire \ecg_gen|Add0~102 ;
wire \ecg_gen|Add0~97_sumout ;
wire \ecg_gen|Add0~98 ;
wire \ecg_gen|Add0~41_sumout ;
wire \control_unit|phase_step[22]~5_combout ;
wire \control_unit|Mult0~330 ;
wire \control_unit|phase_step[22]~7_combout ;
wire \control_unit|phase_step[22]~_emulated_q ;
wire \control_unit|phase_step[22]~6_combout ;
wire \control_unit|phase_step[21]~93_combout ;
wire \control_unit|Mult0~329 ;
wire \control_unit|phase_step[21]~95_combout ;
wire \control_unit|phase_step[21]~_emulated_q ;
wire \control_unit|phase_step[21]~94_combout ;
wire \control_unit|phase_step[20]~89_combout ;
wire \control_unit|Mult0~328 ;
wire \control_unit|phase_step[20]~91_combout ;
wire \control_unit|phase_step[20]~_emulated_q ;
wire \control_unit|phase_step[20]~90_combout ;
wire \control_unit|phase_step[19]~85_combout ;
wire \control_unit|Mult0~327 ;
wire \control_unit|phase_step[19]~87_combout ;
wire \control_unit|phase_step[19]~_emulated_q ;
wire \control_unit|phase_step[19]~86_combout ;
wire \control_unit|phase_step[18]~81_combout ;
wire \control_unit|Mult0~326 ;
wire \control_unit|phase_step[18]~83_combout ;
wire \control_unit|phase_step[18]~_emulated_q ;
wire \control_unit|phase_step[18]~82_combout ;
wire \control_unit|phase_step[17]~77_combout ;
wire \control_unit|Mult0~325 ;
wire \control_unit|phase_step[17]~79_combout ;
wire \control_unit|phase_step[17]~_emulated_q ;
wire \control_unit|phase_step[17]~78_combout ;
wire \control_unit|phase_step[16]~73_combout ;
wire \control_unit|Mult0~324 ;
wire \control_unit|phase_step[16]~75_combout ;
wire \control_unit|phase_step[16]~_emulated_q ;
wire \control_unit|phase_step[16]~74_combout ;
wire \control_unit|phase_step[15]~69_combout ;
wire \control_unit|Mult0~323 ;
wire \control_unit|phase_step[15]~71_combout ;
wire \control_unit|phase_step[15]~_emulated_q ;
wire \control_unit|phase_step[15]~70_combout ;
wire \control_unit|phase_step[14]~65_combout ;
wire \control_unit|Mult0~322 ;
wire \control_unit|phase_step[14]~67_combout ;
wire \control_unit|phase_step[14]~_emulated_q ;
wire \control_unit|phase_step[14]~66_combout ;
wire \control_unit|phase_step[13]~61_combout ;
wire \control_unit|Mult0~321 ;
wire \control_unit|phase_step[13]~63_combout ;
wire \control_unit|phase_step[13]~_emulated_q ;
wire \control_unit|phase_step[13]~62_combout ;
wire \control_unit|phase_step[12]~57_combout ;
wire \control_unit|Mult0~320 ;
wire \control_unit|phase_step[12]~59_combout ;
wire \control_unit|phase_step[12]~_emulated_q ;
wire \control_unit|phase_step[12]~58_combout ;
wire \control_unit|phase_step[11]~53_combout ;
wire \control_unit|Mult0~319 ;
wire \control_unit|phase_step[11]~55_combout ;
wire \control_unit|phase_step[11]~_emulated_q ;
wire \control_unit|phase_step[11]~54_combout ;
wire \control_unit|phase_step[10]~49_combout ;
wire \control_unit|Mult0~318 ;
wire \control_unit|phase_step[10]~51_combout ;
wire \control_unit|phase_step[10]~_emulated_q ;
wire \control_unit|phase_step[10]~50_combout ;
wire \control_unit|phase_step[9]~45_combout ;
wire \control_unit|Mult0~317 ;
wire \control_unit|phase_step[9]~47_combout ;
wire \control_unit|phase_step[9]~_emulated_q ;
wire \control_unit|phase_step[9]~46_combout ;
wire \ecg_gen|Add0~42 ;
wire \ecg_gen|Add0~45_sumout ;
wire \ecg_gen|Add0~46 ;
wire \ecg_gen|Add0~49_sumout ;
wire \ecg_gen|Add0~50 ;
wire \ecg_gen|Add0~53_sumout ;
wire \ecg_gen|Add0~54 ;
wire \ecg_gen|Add0~57_sumout ;
wire \ecg_gen|phase_acc[12]~DUPLICATE_q ;
wire \ecg_gen|Add0~58 ;
wire \ecg_gen|Add0~61_sumout ;
wire \ecg_gen|Add0~62 ;
wire \ecg_gen|Add0~65_sumout ;
wire \ecg_gen|phase_acc[14]~DUPLICATE_q ;
wire \ecg_gen|Add0~66 ;
wire \ecg_gen|Add0~69_sumout ;
wire \ecg_gen|phase_acc[15]~DUPLICATE_q ;
wire \ecg_gen|Add0~70 ;
wire \ecg_gen|Add0~73_sumout ;
wire \ecg_gen|Add0~74 ;
wire \ecg_gen|Add0~77_sumout ;
wire \ecg_gen|phase_acc[17]~DUPLICATE_q ;
wire \ecg_gen|Add0~78 ;
wire \ecg_gen|Add0~81_sumout ;
wire \ecg_gen|Add0~82 ;
wire \ecg_gen|Add0~85_sumout ;
wire \ecg_gen|Add0~86 ;
wire \ecg_gen|Add0~89_sumout ;
wire \ecg_gen|Add0~90 ;
wire \ecg_gen|Add0~93_sumout ;
wire \ecg_gen|Add0~94 ;
wire \ecg_gen|Add0~37_sumout ;
wire \control_unit|phase_step[23]~9_combout ;
wire \control_unit|Mult0~331 ;
wire \control_unit|phase_step[23]~11_combout ;
wire \control_unit|phase_step[23]~_emulated_q ;
wire \control_unit|phase_step[23]~10_combout ;
wire \ecg_gen|Add0~38 ;
wire \ecg_gen|Add0~33_sumout ;
wire \ecg_gen|phase_acc[23]~DUPLICATE_q ;
wire \control_unit|phase_step[24]~13_combout ;
wire \control_unit|Mult0~332 ;
wire \control_unit|phase_step[24]~15_combout ;
wire \control_unit|phase_step[24]~_emulated_q ;
wire \control_unit|phase_step[24]~14_combout ;
wire \ecg_gen|Add0~34 ;
wire \ecg_gen|Add0~29_sumout ;
wire \ecg_gen|phase_acc[24]~DUPLICATE_q ;
wire \control_unit|phase_step[25]~17_combout ;
wire \control_unit|Mult0~333 ;
wire \control_unit|phase_step[25]~19_combout ;
wire \control_unit|phase_step[25]~_emulated_q ;
wire \control_unit|phase_step[25]~18_combout ;
wire \ecg_gen|Add0~30 ;
wire \ecg_gen|Add0~25_sumout ;
wire \control_unit|phase_step[26]~21_combout ;
wire \control_unit|Mult0~334 ;
wire \control_unit|phase_step[26]~23_combout ;
wire \control_unit|phase_step[26]~_emulated_q ;
wire \control_unit|phase_step[26]~22_combout ;
wire \ecg_gen|Add0~26 ;
wire \ecg_gen|Add0~5_sumout ;
wire \ecg_gen|phase_acc[26]~DUPLICATE_q ;
wire \control_unit|phase_step[27]~25_combout ;
wire \control_unit|Mult0~335 ;
wire \control_unit|phase_step[27]~27_combout ;
wire \control_unit|phase_step[27]~_emulated_q ;
wire \control_unit|phase_step[27]~26_combout ;
wire \ecg_gen|Add0~6 ;
wire \ecg_gen|Add0~1_sumout ;
wire \ecg_gen|phase_acc[27]~DUPLICATE_q ;
wire \control_unit|phase_step[28]~29_combout ;
wire \control_unit|Mult0~336 ;
wire \control_unit|phase_step[28]~31_combout ;
wire \control_unit|phase_step[28]~_emulated_q ;
wire \control_unit|phase_step[28]~30_combout ;
wire \ecg_gen|Add0~2 ;
wire \ecg_gen|Add0~21_sumout ;
wire \ecg_gen|phase_acc[28]~DUPLICATE_q ;
wire \control_unit|phase_step[29]~33_combout ;
wire \control_unit|Mult0~337 ;
wire \control_unit|phase_step[29]~35_combout ;
wire \control_unit|phase_step[29]~_emulated_q ;
wire \control_unit|phase_step[29]~34_combout ;
wire \ecg_gen|Add0~22 ;
wire \ecg_gen|Add0~17_sumout ;
wire \control_unit|phase_step[30]~37_combout ;
wire \control_unit|Mult0~338 ;
wire \control_unit|phase_step[30]~39_combout ;
wire \control_unit|phase_step[30]~_emulated_q ;
wire \control_unit|phase_step[30]~38_combout ;
wire \ecg_gen|Add0~18 ;
wire \ecg_gen|Add0~13_sumout ;
wire \control_unit|phase_step[31]~41_combout ;
wire \control_unit|Mult0~339 ;
wire \control_unit|phase_step[31]~43_combout ;
wire \control_unit|phase_step[31]~_emulated_q ;
wire \control_unit|phase_step[31]~42_combout ;
wire \ecg_gen|Add0~14 ;
wire \ecg_gen|Add0~9_sumout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a0 ;
wire \Mux23~1_combout ;
wire \noise_gen|lfsr[1]~1_combout ;
wire \noise_gen|Equal0~1_combout ;
wire \noise_gen|Equal0~0_combout ;
wire \noise_gen|Equal0~2_combout ;
wire \noise_gen|lfsr[14]~feeder_combout ;
wire \noise_gen|lfsr[15]~feeder_combout ;
wire \noise_gen|feedback~combout ;
wire \duty_cycle[0]~input_o ;
wire \duty_cycle[7]~input_o ;
wire \duty_cycle[6]~input_o ;
wire \duty_cycle[4]~input_o ;
wire \duty_cycle[3]~input_o ;
wire \duty_cycle[1]~input_o ;
wire \duty_cycle[2]~input_o ;
wire \square_gen|Selector33~1_combout ;
wire \duty_cycle[5]~input_o ;
wire \square_gen|Selector33~2_combout ;
wire \square_gen|square_lut10~0_combout ;
wire \square_gen|Selector33~0_combout ;
wire \square_gen|Selector33~3_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0 ;
wire \Mux23~0_combout ;
wire \final_wave~0_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1 ;
wire \Mux22~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a1 ;
wire \Mux22~1_combout ;
wire \final_wave~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux21~1_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a2 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux21~0_combout ;
wire \final_wave~2_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a3 ;
wire \Mux20~1_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3 ;
wire \Mux20~0_combout ;
wire \final_wave~3_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux19~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux19~1_combout ;
wire \final_wave~4_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5 ;
wire \Mux18~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a5 ;
wire \Mux18~1_combout ;
wire \final_wave~5_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux17~1_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux17~0_combout ;
wire \final_wave~6_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7 ;
wire \Mux16~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a7 ;
wire \Mux16~1_combout ;
wire \final_wave~7_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux15~1_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux15~0_combout ;
wire \final_wave~8_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux14~1_combout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a9 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux14~0_combout ;
wire \final_wave~9_combout ;
wire \Mux15~2_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux13~0_combout ;
wire \Mux15~3_combout ;
wire \ecg_gen|phase_acc[18]~DUPLICATE_q ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux13~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a11 ;
wire \ecg_gen|phase_acc[19]~DUPLICATE_q ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a11 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a11 ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a12 ;
wire \ecg_gen|phase_acc[20]~DUPLICATE_q ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a12 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a13 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux10~0_combout ;
wire \ecg_gen|phase_acc[21]~DUPLICATE_q ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux10~1_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a14 ;
wire \Mux9~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a14 ;
wire \Mux9~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a15 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a15 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a15 ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a16 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a16 ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a17 ;
wire \Mux6~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a17 ;
wire \Mux6~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a18 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a18 ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a19 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19 ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a20 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a21 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux2~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux2~1_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22 ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22 ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22 ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a23 ;
wire \Mux0~0_combout ;
wire \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23 ;
wire \Mux0~1_combout ;
wire \codec_config|i2c_inst|Selector11~0_combout ;
wire \codec_config|i2c_inst|i2c_scl~q ;
wire \clk_gen|Add0~29_sumout ;
wire \clk_gen|Add0~26 ;
wire \clk_gen|Add0~21_sumout ;
wire \clk_gen|Add0~22 ;
wire \clk_gen|Add0~17_sumout ;
wire \clk_gen|Add0~18 ;
wire \clk_gen|Add0~13_sumout ;
wire \clk_gen|Add0~14 ;
wire \clk_gen|Add0~9_sumout ;
wire \clk_gen|Add0~10 ;
wire \clk_gen|Add0~5_sumout ;
wire \clk_gen|Add0~6 ;
wire \clk_gen|Add0~1_sumout ;
wire \clk_gen|LessThan0~1_combout ;
wire \clk_gen|Add0~30 ;
wire \clk_gen|Add0~25_sumout ;
wire \clk_gen|LessThan0~0_combout ;
wire \clk_gen|counter_bclk[6]~DUPLICATE_q ;
wire \clk_gen|bclk~0_combout ;
wire \clk_gen|bclk~q ;
wire \clk_gen|Add1~13_sumout ;
wire \clk_gen|counter_lrclk[10]~DUPLICATE_q ;
wire \clk_gen|Add1~30 ;
wire \clk_gen|Add1~1_sumout ;
wire \clk_gen|LessThan1~0_combout ;
wire \clk_gen|LessThan1~2_combout ;
wire \clk_gen|Add1~14 ;
wire \clk_gen|Add1~17_sumout ;
wire \clk_gen|Add1~18 ;
wire \clk_gen|Add1~21_sumout ;
wire \clk_gen|Add1~22 ;
wire \clk_gen|Add1~25_sumout ;
wire \clk_gen|Add1~26 ;
wire \clk_gen|Add1~9_sumout ;
wire \clk_gen|Add1~10 ;
wire \clk_gen|Add1~41_sumout ;
wire \clk_gen|Add1~42 ;
wire \clk_gen|Add1~5_sumout ;
wire \clk_gen|Add1~6 ;
wire \clk_gen|Add1~37_sumout ;
wire \clk_gen|Add1~38 ;
wire \clk_gen|Add1~33_sumout ;
wire \clk_gen|Add1~34 ;
wire \clk_gen|Add1~29_sumout ;
wire \clk_gen|LessThan1~1_combout ;
wire \clk_gen|lrclk~0_combout ;
wire \clk_gen|lrclk~q ;
wire [23:0] \noise_gen|lfsr ;
wire [3:0] \codec_config|index ;
wire [7:0] \clk_gen|counter_bclk ;
wire [10:0] \clk_gen|counter_lrclk ;
wire [23:0] \square_gen|square_wave ;
wire [31:0] \control_unit|phase_step ;
wire [7:0] \codec_config|i2c_inst|shift_reg ;
wire [23:0] \sawtooth_gen|sawtooth_wave ;
wire [31:0] \ecg_gen|phase_acc ;
wire [3:0] \codec_config|i2c_inst|bit_count ;
wire [31:0] \control_unit|base_phase_step ;

wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [9:0] \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [9:0] \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [63:0] \control_unit|Mult0~mac_RESULTA_bus ;

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a2  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a2  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a0  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a1  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a2  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a3  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a4  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a5  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a9  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a6  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a7  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a8  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a9  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [9];

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a11  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a12  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a13  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a11  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a12  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a11  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a12  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [9];

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a15  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a16  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a13  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a14  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a15  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a16  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a13  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a14  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a15  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a18  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [2];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a17  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a18  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [5];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a17  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a19  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [9];

assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20~portadataout  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a21  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a23  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a20  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [4];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a21  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [5];
assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [6];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [7];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a21  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [8];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22  = \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [9];

assign \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23~portadataout  = \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23  = \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \control_unit|Mult0~mac_resulta  = \control_unit|Mult0~mac_RESULTA_bus [0];
assign \control_unit|Mult0~309  = \control_unit|Mult0~mac_RESULTA_bus [1];
assign \control_unit|Mult0~310  = \control_unit|Mult0~mac_RESULTA_bus [2];
assign \control_unit|Mult0~311  = \control_unit|Mult0~mac_RESULTA_bus [3];
assign \control_unit|Mult0~312  = \control_unit|Mult0~mac_RESULTA_bus [4];
assign \control_unit|Mult0~313  = \control_unit|Mult0~mac_RESULTA_bus [5];
assign \control_unit|Mult0~314  = \control_unit|Mult0~mac_RESULTA_bus [6];
assign \control_unit|Mult0~315  = \control_unit|Mult0~mac_RESULTA_bus [7];
assign \control_unit|Mult0~316  = \control_unit|Mult0~mac_RESULTA_bus [8];
assign \control_unit|Mult0~317  = \control_unit|Mult0~mac_RESULTA_bus [9];
assign \control_unit|Mult0~318  = \control_unit|Mult0~mac_RESULTA_bus [10];
assign \control_unit|Mult0~319  = \control_unit|Mult0~mac_RESULTA_bus [11];
assign \control_unit|Mult0~320  = \control_unit|Mult0~mac_RESULTA_bus [12];
assign \control_unit|Mult0~321  = \control_unit|Mult0~mac_RESULTA_bus [13];
assign \control_unit|Mult0~322  = \control_unit|Mult0~mac_RESULTA_bus [14];
assign \control_unit|Mult0~323  = \control_unit|Mult0~mac_RESULTA_bus [15];
assign \control_unit|Mult0~324  = \control_unit|Mult0~mac_RESULTA_bus [16];
assign \control_unit|Mult0~325  = \control_unit|Mult0~mac_RESULTA_bus [17];
assign \control_unit|Mult0~326  = \control_unit|Mult0~mac_RESULTA_bus [18];
assign \control_unit|Mult0~327  = \control_unit|Mult0~mac_RESULTA_bus [19];
assign \control_unit|Mult0~328  = \control_unit|Mult0~mac_RESULTA_bus [20];
assign \control_unit|Mult0~329  = \control_unit|Mult0~mac_RESULTA_bus [21];
assign \control_unit|Mult0~330  = \control_unit|Mult0~mac_RESULTA_bus [22];
assign \control_unit|Mult0~331  = \control_unit|Mult0~mac_RESULTA_bus [23];
assign \control_unit|Mult0~332  = \control_unit|Mult0~mac_RESULTA_bus [24];
assign \control_unit|Mult0~333  = \control_unit|Mult0~mac_RESULTA_bus [25];
assign \control_unit|Mult0~334  = \control_unit|Mult0~mac_RESULTA_bus [26];
assign \control_unit|Mult0~335  = \control_unit|Mult0~mac_RESULTA_bus [27];
assign \control_unit|Mult0~336  = \control_unit|Mult0~mac_RESULTA_bus [28];
assign \control_unit|Mult0~337  = \control_unit|Mult0~mac_RESULTA_bus [29];
assign \control_unit|Mult0~338  = \control_unit|Mult0~mac_RESULTA_bus [30];
assign \control_unit|Mult0~339  = \control_unit|Mult0~mac_RESULTA_bus [31];
assign \control_unit|Mult0~8  = \control_unit|Mult0~mac_RESULTA_bus [32];
assign \control_unit|Mult0~9  = \control_unit|Mult0~mac_RESULTA_bus [33];
assign \control_unit|Mult0~10  = \control_unit|Mult0~mac_RESULTA_bus [34];
assign \control_unit|Mult0~11  = \control_unit|Mult0~mac_RESULTA_bus [35];
assign \control_unit|Mult0~12  = \control_unit|Mult0~mac_RESULTA_bus [36];
assign \control_unit|Mult0~13  = \control_unit|Mult0~mac_RESULTA_bus [37];
assign \control_unit|Mult0~14  = \control_unit|Mult0~mac_RESULTA_bus [38];
assign \control_unit|Mult0~15  = \control_unit|Mult0~mac_RESULTA_bus [39];
assign \control_unit|Mult0~16  = \control_unit|Mult0~mac_RESULTA_bus [40];
assign \control_unit|Mult0~17  = \control_unit|Mult0~mac_RESULTA_bus [41];
assign \control_unit|Mult0~18  = \control_unit|Mult0~mac_RESULTA_bus [42];
assign \control_unit|Mult0~19  = \control_unit|Mult0~mac_RESULTA_bus [43];
assign \control_unit|Mult0~20  = \control_unit|Mult0~mac_RESULTA_bus [44];
assign \control_unit|Mult0~21  = \control_unit|Mult0~mac_RESULTA_bus [45];
assign \control_unit|Mult0~22  = \control_unit|Mult0~mac_RESULTA_bus [46];
assign \control_unit|Mult0~23  = \control_unit|Mult0~mac_RESULTA_bus [47];
assign \control_unit|Mult0~24  = \control_unit|Mult0~mac_RESULTA_bus [48];
assign \control_unit|Mult0~25  = \control_unit|Mult0~mac_RESULTA_bus [49];
assign \control_unit|Mult0~26  = \control_unit|Mult0~mac_RESULTA_bus [50];
assign \control_unit|Mult0~27  = \control_unit|Mult0~mac_RESULTA_bus [51];
assign \control_unit|Mult0~28  = \control_unit|Mult0~mac_RESULTA_bus [52];
assign \control_unit|Mult0~29  = \control_unit|Mult0~mac_RESULTA_bus [53];
assign \control_unit|Mult0~30  = \control_unit|Mult0~mac_RESULTA_bus [54];
assign \control_unit|Mult0~31  = \control_unit|Mult0~mac_RESULTA_bus [55];
assign \control_unit|Mult0~32  = \control_unit|Mult0~mac_RESULTA_bus [56];
assign \control_unit|Mult0~33  = \control_unit|Mult0~mac_RESULTA_bus [57];
assign \control_unit|Mult0~34  = \control_unit|Mult0~mac_RESULTA_bus [58];
assign \control_unit|Mult0~35  = \control_unit|Mult0~mac_RESULTA_bus [59];
assign \control_unit|Mult0~36  = \control_unit|Mult0~mac_RESULTA_bus [60];
assign \control_unit|Mult0~37  = \control_unit|Mult0~mac_RESULTA_bus [61];
assign \control_unit|Mult0~38  = \control_unit|Mult0~mac_RESULTA_bus [62];
assign \control_unit|Mult0~39  = \control_unit|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \waveform_out[0]~output (
	.i(\final_wave~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[0]),
	.obar());
// synopsys translate_off
defparam \waveform_out[0]~output .bus_hold = "false";
defparam \waveform_out[0]~output .open_drain_output = "false";
defparam \waveform_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \waveform_out[1]~output (
	.i(\final_wave~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[1]),
	.obar());
// synopsys translate_off
defparam \waveform_out[1]~output .bus_hold = "false";
defparam \waveform_out[1]~output .open_drain_output = "false";
defparam \waveform_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \waveform_out[2]~output (
	.i(\final_wave~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[2]),
	.obar());
// synopsys translate_off
defparam \waveform_out[2]~output .bus_hold = "false";
defparam \waveform_out[2]~output .open_drain_output = "false";
defparam \waveform_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \waveform_out[3]~output (
	.i(\final_wave~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[3]),
	.obar());
// synopsys translate_off
defparam \waveform_out[3]~output .bus_hold = "false";
defparam \waveform_out[3]~output .open_drain_output = "false";
defparam \waveform_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \waveform_out[4]~output (
	.i(\final_wave~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[4]),
	.obar());
// synopsys translate_off
defparam \waveform_out[4]~output .bus_hold = "false";
defparam \waveform_out[4]~output .open_drain_output = "false";
defparam \waveform_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \waveform_out[5]~output (
	.i(\final_wave~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[5]),
	.obar());
// synopsys translate_off
defparam \waveform_out[5]~output .bus_hold = "false";
defparam \waveform_out[5]~output .open_drain_output = "false";
defparam \waveform_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \waveform_out[6]~output (
	.i(\final_wave~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[6]),
	.obar());
// synopsys translate_off
defparam \waveform_out[6]~output .bus_hold = "false";
defparam \waveform_out[6]~output .open_drain_output = "false";
defparam \waveform_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \waveform_out[7]~output (
	.i(\final_wave~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[7]),
	.obar());
// synopsys translate_off
defparam \waveform_out[7]~output .bus_hold = "false";
defparam \waveform_out[7]~output .open_drain_output = "false";
defparam \waveform_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \waveform_out[8]~output (
	.i(\final_wave~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[8]),
	.obar());
// synopsys translate_off
defparam \waveform_out[8]~output .bus_hold = "false";
defparam \waveform_out[8]~output .open_drain_output = "false";
defparam \waveform_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \waveform_out[9]~output (
	.i(\final_wave~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[9]),
	.obar());
// synopsys translate_off
defparam \waveform_out[9]~output .bus_hold = "false";
defparam \waveform_out[9]~output .open_drain_output = "false";
defparam \waveform_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \waveform_out[10]~output (
	.i(\Mux13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[10]),
	.obar());
// synopsys translate_off
defparam \waveform_out[10]~output .bus_hold = "false";
defparam \waveform_out[10]~output .open_drain_output = "false";
defparam \waveform_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \waveform_out[11]~output (
	.i(\Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[11]),
	.obar());
// synopsys translate_off
defparam \waveform_out[11]~output .bus_hold = "false";
defparam \waveform_out[11]~output .open_drain_output = "false";
defparam \waveform_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \waveform_out[12]~output (
	.i(\Mux11~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[12]),
	.obar());
// synopsys translate_off
defparam \waveform_out[12]~output .bus_hold = "false";
defparam \waveform_out[12]~output .open_drain_output = "false";
defparam \waveform_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \waveform_out[13]~output (
	.i(\Mux10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[13]),
	.obar());
// synopsys translate_off
defparam \waveform_out[13]~output .bus_hold = "false";
defparam \waveform_out[13]~output .open_drain_output = "false";
defparam \waveform_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \waveform_out[14]~output (
	.i(\Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[14]),
	.obar());
// synopsys translate_off
defparam \waveform_out[14]~output .bus_hold = "false";
defparam \waveform_out[14]~output .open_drain_output = "false";
defparam \waveform_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \waveform_out[15]~output (
	.i(\Mux8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[15]),
	.obar());
// synopsys translate_off
defparam \waveform_out[15]~output .bus_hold = "false";
defparam \waveform_out[15]~output .open_drain_output = "false";
defparam \waveform_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \waveform_out[16]~output (
	.i(\Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[16]),
	.obar());
// synopsys translate_off
defparam \waveform_out[16]~output .bus_hold = "false";
defparam \waveform_out[16]~output .open_drain_output = "false";
defparam \waveform_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \waveform_out[17]~output (
	.i(\Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[17]),
	.obar());
// synopsys translate_off
defparam \waveform_out[17]~output .bus_hold = "false";
defparam \waveform_out[17]~output .open_drain_output = "false";
defparam \waveform_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \waveform_out[18]~output (
	.i(\Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[18]),
	.obar());
// synopsys translate_off
defparam \waveform_out[18]~output .bus_hold = "false";
defparam \waveform_out[18]~output .open_drain_output = "false";
defparam \waveform_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \waveform_out[19]~output (
	.i(\Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[19]),
	.obar());
// synopsys translate_off
defparam \waveform_out[19]~output .bus_hold = "false";
defparam \waveform_out[19]~output .open_drain_output = "false";
defparam \waveform_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \waveform_out[20]~output (
	.i(\Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[20]),
	.obar());
// synopsys translate_off
defparam \waveform_out[20]~output .bus_hold = "false";
defparam \waveform_out[20]~output .open_drain_output = "false";
defparam \waveform_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \waveform_out[21]~output (
	.i(\Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[21]),
	.obar());
// synopsys translate_off
defparam \waveform_out[21]~output .bus_hold = "false";
defparam \waveform_out[21]~output .open_drain_output = "false";
defparam \waveform_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \waveform_out[22]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[22]),
	.obar());
// synopsys translate_off
defparam \waveform_out[22]~output .bus_hold = "false";
defparam \waveform_out[22]~output .open_drain_output = "false";
defparam \waveform_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \waveform_out[23]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waveform_out[23]),
	.obar());
// synopsys translate_off
defparam \waveform_out[23]~output .bus_hold = "false";
defparam \waveform_out[23]~output .open_drain_output = "false";
defparam \waveform_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \i2c_scl~output (
	.i(!\codec_config|i2c_inst|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \bclk~output (
	.i(\clk_gen|bclk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bclk),
	.obar());
// synopsys translate_off
defparam \bclk~output .bus_hold = "false";
defparam \bclk~output .open_drain_output = "false";
defparam \bclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \daclrc~output (
	.i(\clk_gen|lrclk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(daclrc),
	.obar());
// synopsys translate_off
defparam \daclrc~output .bus_hold = "false";
defparam \daclrc~output .open_drain_output = "false";
defparam \daclrc~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \dacdat~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dacdat),
	.obar());
// synopsys translate_off
defparam \dacdat~output .bus_hold = "false";
defparam \dacdat~output .open_drain_output = "false";
defparam \dacdat~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \i2c_sda~output (
	.i(!\codec_config|i2c_inst|sda_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N51
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[3]~0 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[3]~0_combout  = ( \codec_config|i2c_inst|state.IDLE~DUPLICATE_q  & ( (!\codec_config|i2c_inst|state.DONE~q  & !\codec_config|i2c_inst|state.STOP~q ) ) )

	.dataa(!\codec_config|i2c_inst|state.DONE~q ),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|state.STOP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[3]~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[3]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \codec_config|i2c_inst|bit_count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N0
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[3]~2 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[3]~2_combout  = ( \reset~input_o  & ( (\codec_config|i2c_inst|bit_count[3]~0_combout  & !\codec_config|i2c_inst|Selector9~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|bit_count[3]~0_combout ),
	.datad(!\codec_config|i2c_inst|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[3]~2 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[3]~2 .lut_mask = 64'h000000000F000F00;
defparam \codec_config|i2c_inst|bit_count[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N22
dffeas \codec_config|i2c_inst|bit_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|bit_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[0] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N42
cyclonev_lcell_comb \codec_config|i2c_inst|LessThan0~1 (
// Equation(s):
// \codec_config|i2c_inst|LessThan0~1_combout  = ( !\codec_config|i2c_inst|bit_count [2] & ( (!\codec_config|i2c_inst|bit_count [0] & (!\codec_config|i2c_inst|bit_count [3] & !\codec_config|i2c_inst|bit_count [1])) ) )

	.dataa(gnd),
	.datab(!\codec_config|i2c_inst|bit_count [0]),
	.datac(!\codec_config|i2c_inst|bit_count [3]),
	.datad(!\codec_config|i2c_inst|bit_count [1]),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|bit_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|LessThan0~1 .extended_lut = "off";
defparam \codec_config|i2c_inst|LessThan0~1 .lut_mask = 64'hC000C00000000000;
defparam \codec_config|i2c_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N18
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[1]~3 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[1]~3_combout  = ( !\codec_config|i2c_inst|state.START~q  & ( (\codec_config|i2c_inst|bit_count[3]~0_combout  & (\reset~input_o  & !\codec_config|i2c_inst|LessThan0~1_combout )) ) )

	.dataa(!\codec_config|i2c_inst|bit_count[3]~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[1]~3 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[1]~3 .lut_mask = 64'h1010101000000000;
defparam \codec_config|i2c_inst|bit_count[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N21
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[0]~5 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[0]~5_combout  = ( \codec_config|i2c_inst|bit_count[1]~3_combout  & ( (!\codec_config|i2c_inst|bit_count[3]~2_combout ) # (!\codec_config|i2c_inst|bit_count [0]) ) ) # ( !\codec_config|i2c_inst|bit_count[1]~3_combout  & ( 
// (!\codec_config|i2c_inst|bit_count[3]~2_combout  & \codec_config|i2c_inst|bit_count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.datad(!\codec_config|i2c_inst|bit_count [0]),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|bit_count[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[0]~5 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[0]~5 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \codec_config|i2c_inst|bit_count[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N23
dffeas \codec_config|i2c_inst|bit_count[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|bit_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|bit_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|bit_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N0
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[1]~6 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[1]~6_combout  = ( \codec_config|i2c_inst|bit_count[1]~3_combout  & ( (!\codec_config|i2c_inst|bit_count [1] & ((!\codec_config|i2c_inst|bit_count[0]~DUPLICATE_q ))) # (\codec_config|i2c_inst|bit_count [1] & 
// ((!\codec_config|i2c_inst|bit_count[3]~2_combout ) # (\codec_config|i2c_inst|bit_count[0]~DUPLICATE_q ))) ) ) # ( !\codec_config|i2c_inst|bit_count[1]~3_combout  & ( (!\codec_config|i2c_inst|bit_count[3]~2_combout  & \codec_config|i2c_inst|bit_count [1]) 
// ) )

	.dataa(!\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.datab(!\codec_config|i2c_inst|bit_count [1]),
	.datac(!\codec_config|i2c_inst|bit_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|bit_count[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[1]~6 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[1]~6 .lut_mask = 64'h22222222E3E3E3E3;
defparam \codec_config|i2c_inst|bit_count[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N20
dffeas \codec_config|i2c_inst|bit_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec_config|i2c_inst|bit_count[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[1] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N45
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[2]~4 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[2]~4_combout  = ( \codec_config|i2c_inst|bit_count[1]~3_combout  & ( (!\codec_config|i2c_inst|bit_count [1] & ((!\codec_config|i2c_inst|bit_count [0] & ((!\codec_config|i2c_inst|bit_count[3]~2_combout ) # 
// (!\codec_config|i2c_inst|bit_count [2]))) # (\codec_config|i2c_inst|bit_count [0] & ((\codec_config|i2c_inst|bit_count [2]))))) # (\codec_config|i2c_inst|bit_count [1] & (((\codec_config|i2c_inst|bit_count [2])))) ) ) # ( 
// !\codec_config|i2c_inst|bit_count[1]~3_combout  & ( (!\codec_config|i2c_inst|bit_count[3]~2_combout  & \codec_config|i2c_inst|bit_count [2]) ) )

	.dataa(!\codec_config|i2c_inst|bit_count [1]),
	.datab(!\codec_config|i2c_inst|bit_count [0]),
	.datac(!\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.datad(!\codec_config|i2c_inst|bit_count [2]),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|bit_count[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[2]~4 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[2]~4 .lut_mask = 64'h00F000F088F788F7;
defparam \codec_config|i2c_inst|bit_count[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N46
dffeas \codec_config|i2c_inst|bit_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|bit_count[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[2] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X87_Y19_N8
dffeas \codec_config|i2c_inst|state.SEND_ADDR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.SEND_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.SEND_ADDR .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.SEND_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N6
cyclonev_lcell_comb \codec_config|i2c_inst|Selector4~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector4~0_combout  = ( \codec_config|i2c_inst|state.START~q  ) # ( !\codec_config|i2c_inst|state.START~q  & ( (!\codec_config|i2c_inst|LessThan0~1_combout  & \codec_config|i2c_inst|state.SEND_ADDR~q ) ) )

	.dataa(gnd),
	.datab(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datac(gnd),
	.datad(!\codec_config|i2c_inst|state.SEND_ADDR~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector4~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector4~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \codec_config|i2c_inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N7
dffeas \codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N50
dffeas \codec_config|i2c_inst|state.SEND_REG (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec_config|i2c_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.SEND_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.SEND_REG .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.SEND_REG .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N53
dffeas \codec_config|i2c_inst|state.SEND_DATA1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec_config|i2c_inst|state.SEND_REG~q ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec_config|i2c_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.SEND_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.SEND_DATA1 .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.SEND_DATA1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N25
dffeas \codec_config|i2c_inst|state.SEND_DATA2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec_config|i2c_inst|state.SEND_DATA1~q ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec_config|i2c_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.SEND_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.SEND_DATA2 .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.SEND_DATA2 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N28
dffeas \codec_config|i2c_inst|state.SEND_DATA3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec_config|i2c_inst|state.SEND_DATA2~q ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec_config|i2c_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.SEND_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.SEND_DATA3 .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.SEND_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N30
cyclonev_lcell_comb \codec_config|i2c_inst|Selector9~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector9~0_combout  = ( \codec_config|i2c_inst|state.SEND_DATA3~q  & ( (!\codec_config|i2c_inst|bit_count [2] & (!\codec_config|i2c_inst|bit_count [0] & (!\codec_config|i2c_inst|bit_count [3] & !\codec_config|i2c_inst|bit_count 
// [1]))) ) )

	.dataa(!\codec_config|i2c_inst|bit_count [2]),
	.datab(!\codec_config|i2c_inst|bit_count [0]),
	.datac(!\codec_config|i2c_inst|bit_count [3]),
	.datad(!\codec_config|i2c_inst|bit_count [1]),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.SEND_DATA3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector9~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector9~0 .lut_mask = 64'h0000000080008000;
defparam \codec_config|i2c_inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N32
dffeas \codec_config|i2c_inst|state.STOP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.STOP .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N46
dffeas \codec_config|i2c_inst|state.DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec_config|i2c_inst|state.STOP~q ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.DONE .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N50
dffeas \codec_config|i2c_inst|state.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.IDLE .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N15
cyclonev_lcell_comb \codec_config|state.IDLE~feeder (
// Equation(s):
// \codec_config|state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|state.IDLE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|state.IDLE~feeder .extended_lut = "off";
defparam \codec_config|state.IDLE~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \codec_config|state.IDLE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N17
dffeas \codec_config|state.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|state.IDLE .is_wysiwyg = "true";
defparam \codec_config|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N30
cyclonev_lcell_comb \codec_config|i2c_inst|Selector0~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector0~0_combout  = ( \codec_config|i2c_inst|state.DONE~q  ) # ( !\codec_config|i2c_inst|state.DONE~q  & ( (\codec_config|i2c_inst|state.IDLE~q  & \codec_config|i2c_inst|done~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|state.IDLE~q ),
	.datad(!\codec_config|i2c_inst|done~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector0~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector0~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \codec_config|i2c_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N31
dffeas \codec_config|i2c_inst|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|done .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N33
cyclonev_lcell_comb \codec_config|Selector2~0 (
// Equation(s):
// \codec_config|Selector2~0_combout  = ( \codec_config|i2c_inst|done~q  & ( (!\codec_config|state.IDLE~q  & !\codec_config|state.SEND~q ) ) ) # ( !\codec_config|i2c_inst|done~q  & ( (!\codec_config|state.IDLE~q ) # ((!\codec_config|state.WAIT~q  & 
// ((\codec_config|state.SEND~q ))) # (\codec_config|state.WAIT~q  & (!\codec_config|LessThan0~0_combout ))) ) )

	.dataa(!\codec_config|LessThan0~0_combout ),
	.datab(!\codec_config|state.IDLE~q ),
	.datac(!\codec_config|state.WAIT~q ),
	.datad(!\codec_config|state.SEND~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|Selector2~0 .extended_lut = "off";
defparam \codec_config|Selector2~0 .lut_mask = 64'hCEFECEFECC00CC00;
defparam \codec_config|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N35
dffeas \codec_config|state.SEND (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|state.SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|state.SEND .is_wysiwyg = "true";
defparam \codec_config|state.SEND .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N12
cyclonev_lcell_comb \codec_config|Selector3~0 (
// Equation(s):
// \codec_config|Selector3~0_combout  = ( \codec_config|i2c_inst|done~q  & ( (\codec_config|state.WAIT~q ) # (\codec_config|state.SEND~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|state.SEND~q ),
	.datad(!\codec_config|state.WAIT~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|Selector3~0 .extended_lut = "off";
defparam \codec_config|Selector3~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \codec_config|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N14
dffeas \codec_config|state.WAIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|state.WAIT .is_wysiwyg = "true";
defparam \codec_config|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N27
cyclonev_lcell_comb \codec_config|index[3]~0 (
// Equation(s):
// \codec_config|index[3]~0_combout  = ( !\codec_config|i2c_inst|done~q  & ( \codec_config|state.WAIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|state.WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|index[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|index[3]~0 .extended_lut = "off";
defparam \codec_config|index[3]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \codec_config|index[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N0
cyclonev_lcell_comb \codec_config|index[0]~4 (
// Equation(s):
// \codec_config|index[0]~4_combout  = ( \codec_config|LessThan0~0_combout  & ( \codec_config|index [0] ) ) # ( !\codec_config|LessThan0~0_combout  & ( !\codec_config|index[3]~0_combout  $ (!\codec_config|index [0]) ) )

	.dataa(gnd),
	.datab(!\codec_config|index[3]~0_combout ),
	.datac(gnd),
	.datad(!\codec_config|index [0]),
	.datae(gnd),
	.dataf(!\codec_config|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|index[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|index[0]~4 .extended_lut = "off";
defparam \codec_config|index[0]~4 .lut_mask = 64'h33CC33CC00FF00FF;
defparam \codec_config|index[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N2
dffeas \codec_config|index[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|index[0] .is_wysiwyg = "true";
defparam \codec_config|index[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N58
dffeas \codec_config|index[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|index[1] .is_wysiwyg = "true";
defparam \codec_config|index[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N57
cyclonev_lcell_comb \codec_config|index[1]~3 (
// Equation(s):
// \codec_config|index[1]~3_combout  = ( \codec_config|LessThan0~0_combout  & ( \codec_config|index [1] ) ) # ( !\codec_config|LessThan0~0_combout  & ( !\codec_config|index [1] $ (((!\codec_config|index [0]) # (!\codec_config|index[3]~0_combout ))) ) )

	.dataa(!\codec_config|index [0]),
	.datab(!\codec_config|index[3]~0_combout ),
	.datac(gnd),
	.datad(!\codec_config|index [1]),
	.datae(gnd),
	.dataf(!\codec_config|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|index[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|index[1]~3 .extended_lut = "off";
defparam \codec_config|index[1]~3 .lut_mask = 64'h11EE11EE00FF00FF;
defparam \codec_config|index[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N59
dffeas \codec_config|index[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \codec_config|index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N21
cyclonev_lcell_comb \codec_config|index[3]~1 (
// Equation(s):
// \codec_config|index[3]~1_combout  = ( \codec_config|index [2] & ( ((\codec_config|index [0] & (\codec_config|index[1]~DUPLICATE_q  & \codec_config|index[3]~0_combout ))) # (\codec_config|index [3]) ) ) # ( !\codec_config|index [2] & ( \codec_config|index 
// [3] ) )

	.dataa(!\codec_config|index [0]),
	.datab(!\codec_config|index[1]~DUPLICATE_q ),
	.datac(!\codec_config|index[3]~0_combout ),
	.datad(!\codec_config|index [3]),
	.datae(gnd),
	.dataf(!\codec_config|index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|index[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|index[3]~1 .extended_lut = "off";
defparam \codec_config|index[3]~1 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \codec_config|index[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N22
dffeas \codec_config|index[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|index[3]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|index[3] .is_wysiwyg = "true";
defparam \codec_config|index[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N54
cyclonev_lcell_comb \codec_config|index[2]~2 (
// Equation(s):
// \codec_config|index[2]~2_combout  = ( \codec_config|index [3] & ( \codec_config|index [2] ) ) # ( !\codec_config|index [3] & ( !\codec_config|index [2] $ (((!\codec_config|index [0]) # ((!\codec_config|index[3]~0_combout ) # (!\codec_config|index [1])))) 
// ) )

	.dataa(!\codec_config|index [0]),
	.datab(!\codec_config|index[3]~0_combout ),
	.datac(!\codec_config|index [1]),
	.datad(!\codec_config|index [2]),
	.datae(gnd),
	.dataf(!\codec_config|index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|index[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|index[2]~2 .extended_lut = "off";
defparam \codec_config|index[2]~2 .lut_mask = 64'h01FE01FE00FF00FF;
defparam \codec_config|index[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N56
dffeas \codec_config|index[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|index[2]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|index[2] .is_wysiwyg = "true";
defparam \codec_config|index[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N18
cyclonev_lcell_comb \codec_config|LessThan0~0 (
// Equation(s):
// \codec_config|LessThan0~0_combout  = ( \codec_config|index [3] & ( ((\codec_config|index [0]) # (\codec_config|index [2])) # (\codec_config|index[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\codec_config|index[1]~DUPLICATE_q ),
	.datac(!\codec_config|index [2]),
	.datad(!\codec_config|index [0]),
	.datae(gnd),
	.dataf(!\codec_config|index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|LessThan0~0 .extended_lut = "off";
defparam \codec_config|LessThan0~0 .lut_mask = 64'h000000003FFF3FFF;
defparam \codec_config|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N36
cyclonev_lcell_comb \codec_config|Selector4~0 (
// Equation(s):
// \codec_config|Selector4~0_combout  = ( \codec_config|state.DONE~q  & ( \codec_config|i2c_inst|done~q  & ( (!\codec_config|state.SEND~q  & \codec_config|state.IDLE~q ) ) ) ) # ( \codec_config|state.DONE~q  & ( !\codec_config|i2c_inst|done~q  & ( 
// (\codec_config|state.IDLE~q  & ((!\codec_config|state.WAIT~q ) # (\codec_config|LessThan0~0_combout ))) ) ) ) # ( !\codec_config|state.DONE~q  & ( !\codec_config|i2c_inst|done~q  & ( (\codec_config|state.IDLE~q  & (\codec_config|LessThan0~0_combout  & 
// \codec_config|state.WAIT~q )) ) ) )

	.dataa(!\codec_config|state.SEND~q ),
	.datab(!\codec_config|state.IDLE~q ),
	.datac(!\codec_config|LessThan0~0_combout ),
	.datad(!\codec_config|state.WAIT~q ),
	.datae(!\codec_config|state.DONE~q ),
	.dataf(!\codec_config|i2c_inst|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|Selector4~0 .extended_lut = "off";
defparam \codec_config|Selector4~0 .lut_mask = 64'h0003330300002222;
defparam \codec_config|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N37
dffeas \codec_config|state.DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|state.DONE .is_wysiwyg = "true";
defparam \codec_config|state.DONE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N42
cyclonev_lcell_comb \codec_config|Selector0~0 (
// Equation(s):
// \codec_config|Selector0~0_combout  = ( \codec_config|start_i2c~q  & ( \codec_config|i2c_inst|done~q  & ( !\codec_config|state.SEND~q  ) ) ) # ( !\codec_config|start_i2c~q  & ( \codec_config|i2c_inst|done~q  & ( (!\codec_config|state.WAIT~q  & 
// (!\codec_config|state.SEND~q  & !\codec_config|state.DONE~q )) ) ) ) # ( \codec_config|start_i2c~q  & ( !\codec_config|i2c_inst|done~q  ) ) # ( !\codec_config|start_i2c~q  & ( !\codec_config|i2c_inst|done~q  & ( (!\codec_config|state.SEND~q  & 
// (!\codec_config|state.DONE~q  & ((!\codec_config|LessThan0~0_combout ) # (!\codec_config|state.WAIT~q )))) ) ) )

	.dataa(!\codec_config|LessThan0~0_combout ),
	.datab(!\codec_config|state.WAIT~q ),
	.datac(!\codec_config|state.SEND~q ),
	.datad(!\codec_config|state.DONE~q ),
	.datae(!\codec_config|start_i2c~q ),
	.dataf(!\codec_config|i2c_inst|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|Selector0~0 .extended_lut = "off";
defparam \codec_config|Selector0~0 .lut_mask = 64'hE000FFFFC000F0F0;
defparam \codec_config|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N44
dffeas \codec_config|start_i2c (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|start_i2c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|start_i2c .is_wysiwyg = "true";
defparam \codec_config|start_i2c .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N48
cyclonev_lcell_comb \codec_config|i2c_inst|Selector2~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector2~0_combout  = ( \codec_config|start_i2c~q  & ( !\codec_config|i2c_inst|state.DONE~q  ) ) # ( !\codec_config|start_i2c~q  & ( (!\codec_config|i2c_inst|state.DONE~q  & \codec_config|i2c_inst|state.IDLE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|state.DONE~q ),
	.datad(!\codec_config|i2c_inst|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\codec_config|start_i2c~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector2~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector2~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \codec_config|i2c_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N49
dffeas \codec_config|i2c_inst|state.IDLE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N9
cyclonev_lcell_comb \codec_config|i2c_inst|Selector3~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector3~0_combout  = ( \codec_config|start_i2c~q  & ( !\codec_config|i2c_inst|state.IDLE~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec_config|i2c_inst|state.IDLE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\codec_config|start_i2c~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector3~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector3~0 .lut_mask = 64'h00000000FF00FF00;
defparam \codec_config|i2c_inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N10
dffeas \codec_config|i2c_inst|state.START (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|state.START .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|state.START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N33
cyclonev_lcell_comb \codec_config|i2c_inst|LessThan0~0 (
// Equation(s):
// \codec_config|i2c_inst|LessThan0~0_combout  = ( !\codec_config|i2c_inst|bit_count [1] & ( (!\codec_config|i2c_inst|bit_count [2] & !\codec_config|i2c_inst|bit_count [0]) ) )

	.dataa(!\codec_config|i2c_inst|bit_count [2]),
	.datab(!\codec_config|i2c_inst|bit_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|bit_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|LessThan0~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|LessThan0~0 .lut_mask = 64'h8888888800000000;
defparam \codec_config|i2c_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N36
cyclonev_lcell_comb \codec_config|i2c_inst|bit_count[3]~1 (
// Equation(s):
// \codec_config|i2c_inst|bit_count[3]~1_combout  = ( \codec_config|i2c_inst|bit_count [3] & ( \codec_config|i2c_inst|LessThan0~0_combout  & ( ((!\reset~input_o ) # (!\codec_config|i2c_inst|bit_count[3]~0_combout )) # (\codec_config|i2c_inst|state.START~q ) 
// ) ) ) # ( !\codec_config|i2c_inst|bit_count [3] & ( \codec_config|i2c_inst|LessThan0~0_combout  & ( (\reset~input_o  & (\codec_config|i2c_inst|bit_count[3]~0_combout  & !\codec_config|i2c_inst|state.SEND_DATA3~q )) ) ) ) # ( 
// \codec_config|i2c_inst|bit_count [3] & ( !\codec_config|i2c_inst|LessThan0~0_combout  ) ) # ( !\codec_config|i2c_inst|bit_count [3] & ( !\codec_config|i2c_inst|LessThan0~0_combout  & ( (\codec_config|i2c_inst|state.START~q  & (\reset~input_o  & 
// \codec_config|i2c_inst|bit_count[3]~0_combout )) ) ) )

	.dataa(!\codec_config|i2c_inst|state.START~q ),
	.datab(!\reset~input_o ),
	.datac(!\codec_config|i2c_inst|bit_count[3]~0_combout ),
	.datad(!\codec_config|i2c_inst|state.SEND_DATA3~q ),
	.datae(!\codec_config|i2c_inst|bit_count [3]),
	.dataf(!\codec_config|i2c_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|bit_count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[3]~1 .extended_lut = "off";
defparam \codec_config|i2c_inst|bit_count[3]~1 .lut_mask = 64'h0101FFFF0300FDFD;
defparam \codec_config|i2c_inst|bit_count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N38
dffeas \codec_config|i2c_inst|bit_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|bit_count[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|bit_count[3] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N48
cyclonev_lcell_comb \codec_config|i2c_inst|shift_reg[7]~0 (
// Equation(s):
// \codec_config|i2c_inst|shift_reg[7]~0_combout  = ( \codec_config|i2c_inst|LessThan0~1_combout  & ( ((\codec_config|i2c_inst|state.SEND_REG~q ) # (\codec_config|i2c_inst|state.SEND_DATA1~q )) # (\codec_config|i2c_inst|state.SEND_DATA2~q ) ) )

	.dataa(!\codec_config|i2c_inst|state.SEND_DATA2~q ),
	.datab(!\codec_config|i2c_inst|state.SEND_DATA1~q ),
	.datac(gnd),
	.datad(!\codec_config|i2c_inst|state.SEND_REG~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|shift_reg[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|shift_reg[7]~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|shift_reg[7]~0 .lut_mask = 64'h0000000077FF77FF;
defparam \codec_config|i2c_inst|shift_reg[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N12
cyclonev_lcell_comb \codec_config|i2c_inst|Selector16~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector16~0_combout  = (\codec_config|i2c_inst|state.START~q  & ((!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ) # (!\codec_config|i2c_inst|LessThan0~1_combout )))

	.dataa(!\codec_config|i2c_inst|state.START~q ),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.datad(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector16~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector16~0 .lut_mask = 64'h5550555055505550;
defparam \codec_config|i2c_inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N14
dffeas \codec_config|i2c_inst|shift_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|shift_reg[3] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N57
cyclonev_lcell_comb \codec_config|i2c_inst|Selector15~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector15~0_combout  = ( \codec_config|i2c_inst|state.SEND_ADDR~q  & ( (!\codec_config|i2c_inst|shift_reg[7]~0_combout  & (!\codec_config|i2c_inst|LessThan0~1_combout  & (\codec_config|i2c_inst|shift_reg [3] & 
// !\codec_config|i2c_inst|state.START~q ))) ) ) # ( !\codec_config|i2c_inst|state.SEND_ADDR~q  & ( (!\codec_config|i2c_inst|shift_reg[7]~0_combout  & (\codec_config|i2c_inst|shift_reg [3] & !\codec_config|i2c_inst|state.START~q )) ) )

	.dataa(!\codec_config|i2c_inst|shift_reg[7]~0_combout ),
	.datab(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datac(!\codec_config|i2c_inst|shift_reg [3]),
	.datad(!\codec_config|i2c_inst|state.START~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.SEND_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector15~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector15~0 .lut_mask = 64'h0A000A0008000800;
defparam \codec_config|i2c_inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N58
dffeas \codec_config|i2c_inst|shift_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|shift_reg[4] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N54
cyclonev_lcell_comb \codec_config|i2c_inst|Selector14~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector14~0_combout  = ( \codec_config|i2c_inst|shift_reg [4] & ( (!\codec_config|i2c_inst|shift_reg[7]~0_combout  & ((!\codec_config|i2c_inst|LessThan0~1_combout ) # ((!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q )))) # 
// (\codec_config|i2c_inst|shift_reg[7]~0_combout  & (\codec_config|i2c_inst|state.START~q  & ((!\codec_config|i2c_inst|LessThan0~1_combout ) # (!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q )))) ) ) # ( !\codec_config|i2c_inst|shift_reg [4] & ( 
// (\codec_config|i2c_inst|state.START~q  & ((!\codec_config|i2c_inst|LessThan0~1_combout ) # (!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ))) ) )

	.dataa(!\codec_config|i2c_inst|shift_reg[7]~0_combout ),
	.datab(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datac(!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.datad(!\codec_config|i2c_inst|state.START~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector14~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector14~0 .lut_mask = 64'h00FC00FCA8FCA8FC;
defparam \codec_config|i2c_inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N55
dffeas \codec_config|i2c_inst|shift_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|shift_reg[5] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N9
cyclonev_lcell_comb \codec_config|i2c_inst|Selector13~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector13~0_combout  = ( \codec_config|i2c_inst|state.START~q  & ( (!\codec_config|i2c_inst|LessThan0~1_combout ) # (!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ) ) ) # ( !\codec_config|i2c_inst|state.START~q  & ( 
// (!\codec_config|i2c_inst|shift_reg[7]~0_combout  & (\codec_config|i2c_inst|shift_reg [5] & ((!\codec_config|i2c_inst|LessThan0~1_combout ) # (!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q )))) ) )

	.dataa(!\codec_config|i2c_inst|shift_reg[7]~0_combout ),
	.datab(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datac(!\codec_config|i2c_inst|shift_reg [5]),
	.datad(!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector13~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector13~0 .lut_mask = 64'h0A080A08FFCCFFCC;
defparam \codec_config|i2c_inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N10
dffeas \codec_config|i2c_inst|shift_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|shift_reg[6] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N6
cyclonev_lcell_comb \codec_config|i2c_inst|Selector12~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector12~0_combout  = ( \codec_config|i2c_inst|shift_reg [6] & ( (!\codec_config|i2c_inst|shift_reg[7]~0_combout  & (!\codec_config|i2c_inst|state.START~q  & ((!\codec_config|i2c_inst|LessThan0~1_combout ) # 
// (!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q )))) ) )

	.dataa(!\codec_config|i2c_inst|shift_reg[7]~0_combout ),
	.datab(!\codec_config|i2c_inst|LessThan0~1_combout ),
	.datac(!\codec_config|i2c_inst|state.START~q ),
	.datad(!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector12~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector12~0 .lut_mask = 64'h00000000A080A080;
defparam \codec_config|i2c_inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N8
dffeas \codec_config|i2c_inst|shift_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec_config|i2c_inst|bit_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|shift_reg[7] .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N24
cyclonev_lcell_comb \codec_config|i2c_inst|sda_out~0 (
// Equation(s):
// \codec_config|i2c_inst|sda_out~0_combout  = ( \codec_config|i2c_inst|bit_count [1] & ( \codec_config|i2c_inst|sda_out~q  & ( \codec_config|i2c_inst|shift_reg [7] ) ) ) # ( !\codec_config|i2c_inst|bit_count [1] & ( \codec_config|i2c_inst|sda_out~q  & ( 
// (\codec_config|i2c_inst|shift_reg [7] & (((\codec_config|i2c_inst|bit_count [0]) # (\codec_config|i2c_inst|bit_count [2])) # (\codec_config|i2c_inst|bit_count [3]))) ) ) ) # ( \codec_config|i2c_inst|bit_count [1] & ( !\codec_config|i2c_inst|sda_out~q  & ( 
// \codec_config|i2c_inst|shift_reg [7] ) ) ) # ( !\codec_config|i2c_inst|bit_count [1] & ( !\codec_config|i2c_inst|sda_out~q  & ( ((!\codec_config|i2c_inst|bit_count [3] & (!\codec_config|i2c_inst|bit_count [2] & !\codec_config|i2c_inst|bit_count [0]))) # 
// (\codec_config|i2c_inst|shift_reg [7]) ) ) )

	.dataa(!\codec_config|i2c_inst|bit_count [3]),
	.datab(!\codec_config|i2c_inst|shift_reg [7]),
	.datac(!\codec_config|i2c_inst|bit_count [2]),
	.datad(!\codec_config|i2c_inst|bit_count [0]),
	.datae(!\codec_config|i2c_inst|bit_count [1]),
	.dataf(!\codec_config|i2c_inst|sda_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|sda_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|sda_out~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|sda_out~0 .lut_mask = 64'hB333333313333333;
defparam \codec_config|i2c_inst|sda_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N51
cyclonev_lcell_comb \codec_config|i2c_inst|Selector1~1 (
// Equation(s):
// \codec_config|i2c_inst|Selector1~1_combout  = ( !\codec_config|i2c_inst|sda_out~0_combout  & ( ((\codec_config|i2c_inst|state.SEND_REG~q ) # (\codec_config|i2c_inst|state.SEND_DATA1~q )) # (\codec_config|i2c_inst|state.SEND_DATA2~q ) ) )

	.dataa(!\codec_config|i2c_inst|state.SEND_DATA2~q ),
	.datab(!\codec_config|i2c_inst|state.SEND_DATA1~q ),
	.datac(gnd),
	.datad(!\codec_config|i2c_inst|state.SEND_REG~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|sda_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector1~1 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector1~1 .lut_mask = 64'h77FF77FF00000000;
defparam \codec_config|i2c_inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N43
dffeas \codec_config|start_i2c~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|start_i2c~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|start_i2c~DUPLICATE .is_wysiwyg = "true";
defparam \codec_config|start_i2c~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N15
cyclonev_lcell_comb \codec_config|i2c_inst|Selector1~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector1~0_combout  = ( \codec_config|start_i2c~DUPLICATE_q  & ( (\codec_config|i2c_inst|state.IDLE~DUPLICATE_q  & ((!\codec_config|i2c_inst|sda_out~q ) # ((!\codec_config|i2c_inst|state.START~q  & 
// !\codec_config|i2c_inst|state.DONE~q )))) ) ) # ( !\codec_config|start_i2c~DUPLICATE_q  & ( (!\codec_config|i2c_inst|sda_out~q ) # ((!\codec_config|i2c_inst|state.START~q  & (\codec_config|i2c_inst|state.IDLE~DUPLICATE_q  & 
// !\codec_config|i2c_inst|state.DONE~q ))) ) )

	.dataa(!\codec_config|i2c_inst|state.START~q ),
	.datab(!\codec_config|i2c_inst|state.IDLE~DUPLICATE_q ),
	.datac(!\codec_config|i2c_inst|sda_out~q ),
	.datad(!\codec_config|i2c_inst|state.DONE~q ),
	.datae(gnd),
	.dataf(!\codec_config|start_i2c~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector1~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector1~0 .lut_mask = 64'hF2F0F2F032303230;
defparam \codec_config|i2c_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N3
cyclonev_lcell_comb \codec_config|i2c_inst|Selector1~2 (
// Equation(s):
// \codec_config|i2c_inst|Selector1~2_combout  = ( \codec_config|i2c_inst|Selector1~0_combout  & ( ((!\codec_config|i2c_inst|sda_out~0_combout  & ((\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ) # (\codec_config|i2c_inst|state.SEND_DATA3~q )))) # 
// (\codec_config|i2c_inst|Selector1~1_combout ) ) ) # ( !\codec_config|i2c_inst|Selector1~0_combout  )

	.dataa(!\codec_config|i2c_inst|sda_out~0_combout ),
	.datab(!\codec_config|i2c_inst|state.SEND_DATA3~q ),
	.datac(!\codec_config|i2c_inst|Selector1~1_combout ),
	.datad(!\codec_config|i2c_inst|state.SEND_ADDR~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector1~2 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector1~2 .lut_mask = 64'hFFFFFFFF2FAF2FAF;
defparam \codec_config|i2c_inst|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N4
dffeas \codec_config|i2c_inst|sda_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|sda_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|sda_out .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|sda_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \noise_enable~input (
	.i(noise_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\noise_enable~input_o ));
// synopsys translate_off
defparam \noise_enable~input .bus_hold = "false";
defparam \noise_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \waveform_select[1]~input (
	.i(waveform_select[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\waveform_select[1]~input_o ));
// synopsys translate_off
defparam \waveform_select[1]~input .bus_hold = "false";
defparam \waveform_select[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \waveform_select[0]~input (
	.i(waveform_select[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\waveform_select[0]~input_o ));
// synopsys translate_off
defparam \waveform_select[0]~input .bus_hold = "false";
defparam \waveform_select[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \waveform_select[2]~input (
	.i(waveform_select[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\waveform_select[2]~input_o ));
// synopsys translate_off
defparam \waveform_select[2]~input .bus_hold = "false";
defparam \waveform_select[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \button_freq_inc~input (
	.i(button_freq_inc),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\button_freq_inc~input_o ));
// synopsys translate_off
defparam \button_freq_inc~input .bus_hold = "false";
defparam \button_freq_inc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \button_freq_dec~input (
	.i(button_freq_dec),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\button_freq_dec~input_o ));
// synopsys translate_off
defparam \button_freq_dec~input .bus_hold = "false";
defparam \button_freq_dec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N21
cyclonev_lcell_comb \control_unit|base_phase_step~0 (
// Equation(s):
// \control_unit|base_phase_step~0_combout  = (\button_freq_dec~input_o ) # (\button_freq_inc~input_o )

	.dataa(!\button_freq_inc~input_o ),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|base_phase_step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|base_phase_step~0 .extended_lut = "off";
defparam \control_unit|base_phase_step~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \control_unit|base_phase_step~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N2
dffeas \control_unit|base_phase_step[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|base_phase_step[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[8] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N30
cyclonev_lcell_comb \control_unit|Add0~101 (
// Equation(s):
// \control_unit|Add0~101_sumout  = SUM(( \control_unit|base_phase_step [3] ) + ( VCC ) + ( !VCC ))
// \control_unit|Add0~102  = CARRY(( \control_unit|base_phase_step [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~101_sumout ),
	.cout(\control_unit|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~101 .extended_lut = "off";
defparam \control_unit|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \control_unit|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N32
dffeas \control_unit|base_phase_step[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[3] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N33
cyclonev_lcell_comb \control_unit|Add0~105 (
// Equation(s):
// \control_unit|Add0~105_sumout  = SUM(( !\control_unit|base_phase_step [4] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~102  ))
// \control_unit|Add0~106  = CARRY(( !\control_unit|base_phase_step [4] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~102  ))

	.dataa(!\control_unit|base_phase_step [4]),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~105_sumout ),
	.cout(\control_unit|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~105 .extended_lut = "off";
defparam \control_unit|Add0~105 .lut_mask = 64'h0000F0F00000AAAA;
defparam \control_unit|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N9
cyclonev_lcell_comb \control_unit|base_phase_step[4]~5 (
// Equation(s):
// \control_unit|base_phase_step[4]~5_combout  = ( !\control_unit|Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|base_phase_step[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|base_phase_step[4]~5 .extended_lut = "off";
defparam \control_unit|base_phase_step[4]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \control_unit|base_phase_step[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N10
dffeas \control_unit|base_phase_step[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|base_phase_step[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[4] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N36
cyclonev_lcell_comb \control_unit|Add0~109 (
// Equation(s):
// \control_unit|Add0~109_sumout  = SUM(( \control_unit|base_phase_step [5] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~106  ))
// \control_unit|Add0~110  = CARRY(( \control_unit|base_phase_step [5] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~106  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~109_sumout ),
	.cout(\control_unit|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~109 .extended_lut = "off";
defparam \control_unit|Add0~109 .lut_mask = 64'h0000333300000F0F;
defparam \control_unit|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N38
dffeas \control_unit|base_phase_step[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[5] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N39
cyclonev_lcell_comb \control_unit|Add0~113 (
// Equation(s):
// \control_unit|Add0~113_sumout  = SUM(( \control_unit|base_phase_step [6] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~110  ))
// \control_unit|Add0~114  = CARRY(( \control_unit|base_phase_step [6] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~110  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~113_sumout ),
	.cout(\control_unit|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~113 .extended_lut = "off";
defparam \control_unit|Add0~113 .lut_mask = 64'h0000333300000F0F;
defparam \control_unit|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N40
dffeas \control_unit|base_phase_step[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[6] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N42
cyclonev_lcell_comb \control_unit|Add0~97 (
// Equation(s):
// \control_unit|Add0~97_sumout  = SUM(( \control_unit|base_phase_step [7] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~114  ))
// \control_unit|Add0~98  = CARRY(( \control_unit|base_phase_step [7] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~114  ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button_freq_dec~input_o ),
	.datag(gnd),
	.cin(\control_unit|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~97_sumout ),
	.cout(\control_unit|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~97 .extended_lut = "off";
defparam \control_unit|Add0~97 .lut_mask = 64'h000000FF00003333;
defparam \control_unit|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N44
dffeas \control_unit|base_phase_step[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[7] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N45
cyclonev_lcell_comb \control_unit|Add0~41 (
// Equation(s):
// \control_unit|Add0~41_sumout  = SUM(( !\control_unit|base_phase_step [8] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~98  ))
// \control_unit|Add0~42  = CARRY(( !\control_unit|base_phase_step [8] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~98  ))

	.dataa(!\control_unit|base_phase_step [8]),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~41_sumout ),
	.cout(\control_unit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~41 .extended_lut = "off";
defparam \control_unit|Add0~41 .lut_mask = 64'h00000F0F0000AAAA;
defparam \control_unit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N0
cyclonev_lcell_comb \control_unit|base_phase_step[8]~1 (
// Equation(s):
// \control_unit|base_phase_step[8]~1_combout  = !\control_unit|Add0~41_sumout 

	.dataa(gnd),
	.datab(!\control_unit|Add0~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|base_phase_step[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|base_phase_step[8]~1 .extended_lut = "off";
defparam \control_unit|base_phase_step[8]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \control_unit|base_phase_step[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N1
dffeas \control_unit|base_phase_step[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|base_phase_step[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[8]~DUPLICATE .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N42
cyclonev_lcell_comb \control_unit|phase_step[8]~1 (
// Equation(s):
// \control_unit|phase_step[8]~1_combout  = ( \control_unit|base_phase_step[8]~DUPLICATE_q  & ( \control_unit|phase_step[8]~1_combout  & ( !\reset~input_o  ) ) ) # ( !\control_unit|base_phase_step[8]~DUPLICATE_q  & ( \control_unit|phase_step[8]~1_combout  ) 
// ) # ( !\control_unit|base_phase_step[8]~DUPLICATE_q  & ( !\control_unit|phase_step[8]~1_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[8]~DUPLICATE_q ),
	.dataf(!\control_unit|phase_step[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[8]~1 .extended_lut = "off";
defparam \control_unit|phase_step[8]~1 .lut_mask = 64'h33330000FFFFCCCC;
defparam \control_unit|phase_step[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N48
cyclonev_lcell_comb \control_unit|Add0~45 (
// Equation(s):
// \control_unit|Add0~45_sumout  = SUM(( !\control_unit|base_phase_step [9] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~42  ))
// \control_unit|Add0~46  = CARRY(( !\control_unit|base_phase_step [9] ) + ( !\button_freq_dec~input_o  ) + ( \control_unit|Add0~42  ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button_freq_dec~input_o ),
	.datag(gnd),
	.cin(\control_unit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~45_sumout ),
	.cout(\control_unit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~45 .extended_lut = "off";
defparam \control_unit|Add0~45 .lut_mask = 64'h000000FF0000CCCC;
defparam \control_unit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N6
cyclonev_lcell_comb \control_unit|base_phase_step[9]~2 (
// Equation(s):
// \control_unit|base_phase_step[9]~2_combout  = ( !\control_unit|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|base_phase_step[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|base_phase_step[9]~2 .extended_lut = "off";
defparam \control_unit|base_phase_step[9]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \control_unit|base_phase_step[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N8
dffeas \control_unit|base_phase_step[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|base_phase_step[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[9] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N51
cyclonev_lcell_comb \control_unit|Add0~49 (
// Equation(s):
// \control_unit|Add0~49_sumout  = SUM(( !\control_unit|base_phase_step [10] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~46  ))
// \control_unit|Add0~50  = CARRY(( !\control_unit|base_phase_step [10] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~46  ))

	.dataa(!\control_unit|base_phase_step [10]),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~49_sumout ),
	.cout(\control_unit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~49 .extended_lut = "off";
defparam \control_unit|Add0~49 .lut_mask = 64'h0000F0F00000AAAA;
defparam \control_unit|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N3
cyclonev_lcell_comb \control_unit|base_phase_step[10]~3 (
// Equation(s):
// \control_unit|base_phase_step[10]~3_combout  = ( !\control_unit|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|base_phase_step[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|base_phase_step[10]~3 .extended_lut = "off";
defparam \control_unit|base_phase_step[10]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \control_unit|base_phase_step[10]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N5
dffeas \control_unit|base_phase_step[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|base_phase_step[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[10] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N54
cyclonev_lcell_comb \control_unit|Add0~53 (
// Equation(s):
// \control_unit|Add0~53_sumout  = SUM(( \control_unit|base_phase_step [11] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~50  ))
// \control_unit|Add0~54  = CARRY(( \control_unit|base_phase_step [11] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~50  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~53_sumout ),
	.cout(\control_unit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~53 .extended_lut = "off";
defparam \control_unit|Add0~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N56
dffeas \control_unit|base_phase_step[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[11] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N57
cyclonev_lcell_comb \control_unit|Add0~57 (
// Equation(s):
// \control_unit|Add0~57_sumout  = SUM(( \control_unit|base_phase_step [12] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~54  ))
// \control_unit|Add0~58  = CARRY(( \control_unit|base_phase_step [12] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~54  ))

	.dataa(!\control_unit|base_phase_step [12]),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~57_sumout ),
	.cout(\control_unit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~57 .extended_lut = "off";
defparam \control_unit|Add0~57 .lut_mask = 64'h0000F0F000005555;
defparam \control_unit|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N58
dffeas \control_unit|base_phase_step[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[12] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N0
cyclonev_lcell_comb \control_unit|Add0~61 (
// Equation(s):
// \control_unit|Add0~61_sumout  = SUM(( \button_freq_dec~input_o  ) + ( !\control_unit|base_phase_step [13] ) + ( \control_unit|Add0~58  ))
// \control_unit|Add0~62  = CARRY(( \button_freq_dec~input_o  ) + ( !\control_unit|base_phase_step [13] ) + ( \control_unit|Add0~58  ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step [13]),
	.datac(gnd),
	.datad(!\button_freq_dec~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~61_sumout ),
	.cout(\control_unit|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~61 .extended_lut = "off";
defparam \control_unit|Add0~61 .lut_mask = 64'h00003333000000FF;
defparam \control_unit|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N12
cyclonev_lcell_comb \control_unit|base_phase_step[13]~4 (
// Equation(s):
// \control_unit|base_phase_step[13]~4_combout  = ( !\control_unit|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|base_phase_step[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|base_phase_step[13]~4 .extended_lut = "off";
defparam \control_unit|base_phase_step[13]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \control_unit|base_phase_step[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N14
dffeas \control_unit|base_phase_step[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|base_phase_step[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[13] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N5
dffeas \control_unit|base_phase_step[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[14] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N3
cyclonev_lcell_comb \control_unit|Add0~65 (
// Equation(s):
// \control_unit|Add0~65_sumout  = SUM(( \control_unit|base_phase_step [14] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~62  ))
// \control_unit|Add0~66  = CARRY(( \control_unit|base_phase_step [14] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~62  ))

	.dataa(!\control_unit|base_phase_step [14]),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~65_sumout ),
	.cout(\control_unit|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~65 .extended_lut = "off";
defparam \control_unit|Add0~65 .lut_mask = 64'h0000F0F000005555;
defparam \control_unit|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N4
dffeas \control_unit|base_phase_step[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[14]~DUPLICATE .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N6
cyclonev_lcell_comb \control_unit|Add0~69 (
// Equation(s):
// \control_unit|Add0~69_sumout  = SUM(( \control_unit|base_phase_step[15]~DUPLICATE_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~66  ))
// \control_unit|Add0~70  = CARRY(( \control_unit|base_phase_step[15]~DUPLICATE_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~66  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~69_sumout ),
	.cout(\control_unit|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~69 .extended_lut = "off";
defparam \control_unit|Add0~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N7
dffeas \control_unit|base_phase_step[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[15]~DUPLICATE .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N11
dffeas \control_unit|base_phase_step[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [16]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[16] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N9
cyclonev_lcell_comb \control_unit|Add0~73 (
// Equation(s):
// \control_unit|Add0~73_sumout  = SUM(( \control_unit|base_phase_step [16] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~70  ))
// \control_unit|Add0~74  = CARRY(( \control_unit|base_phase_step [16] ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~70  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~73_sumout ),
	.cout(\control_unit|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~73 .extended_lut = "off";
defparam \control_unit|Add0~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N10
dffeas \control_unit|base_phase_step[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[16]~DUPLICATE .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N12
cyclonev_lcell_comb \control_unit|Add0~77 (
// Equation(s):
// \control_unit|Add0~77_sumout  = SUM(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step [17] ) + ( \control_unit|Add0~74  ))
// \control_unit|Add0~78  = CARRY(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step [17] ) + ( \control_unit|Add0~74  ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step [17]),
	.datac(gnd),
	.datad(!\button_freq_dec~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~77_sumout ),
	.cout(\control_unit|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~77 .extended_lut = "off";
defparam \control_unit|Add0~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \control_unit|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N13
dffeas \control_unit|base_phase_step[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [17]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[17] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N17
dffeas \control_unit|base_phase_step[18]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N15
cyclonev_lcell_comb \control_unit|Add0~81 (
// Equation(s):
// \control_unit|Add0~81_sumout  = SUM(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[18]~_Duplicate_1_q  ) + ( \control_unit|Add0~78  ))
// \control_unit|Add0~82  = CARRY(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[18]~_Duplicate_1_q  ) + ( \control_unit|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[18]~_Duplicate_1_q ),
	.datad(!\button_freq_dec~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~81_sumout ),
	.cout(\control_unit|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~81 .extended_lut = "off";
defparam \control_unit|Add0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \control_unit|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N20
dffeas \control_unit|base_phase_step[19]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N18
cyclonev_lcell_comb \control_unit|Add0~85 (
// Equation(s):
// \control_unit|Add0~85_sumout  = SUM(( \control_unit|base_phase_step[19]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~82  ))
// \control_unit|Add0~86  = CARRY(( \control_unit|base_phase_step[19]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~82  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[19]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~85_sumout ),
	.cout(\control_unit|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~85 .extended_lut = "off";
defparam \control_unit|Add0~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N23
dffeas \control_unit|base_phase_step[20]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N21
cyclonev_lcell_comb \control_unit|Add0~89 (
// Equation(s):
// \control_unit|Add0~89_sumout  = SUM(( \control_unit|base_phase_step[20]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~86  ))
// \control_unit|Add0~90  = CARRY(( \control_unit|base_phase_step[20]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~86  ))

	.dataa(!\control_unit|base_phase_step[20]~_Duplicate_1_q ),
	.datab(!\button_freq_dec~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~89_sumout ),
	.cout(\control_unit|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~89 .extended_lut = "off";
defparam \control_unit|Add0~89 .lut_mask = 64'h0000CCCC00005555;
defparam \control_unit|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N26
dffeas \control_unit|base_phase_step[21]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N24
cyclonev_lcell_comb \control_unit|Add0~93 (
// Equation(s):
// \control_unit|Add0~93_sumout  = SUM(( \control_unit|base_phase_step[21]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~90  ))
// \control_unit|Add0~94  = CARRY(( \control_unit|base_phase_step[21]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~90  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[21]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~93_sumout ),
	.cout(\control_unit|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~93 .extended_lut = "off";
defparam \control_unit|Add0~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N29
dffeas \control_unit|base_phase_step[22]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N27
cyclonev_lcell_comb \control_unit|Add0~37 (
// Equation(s):
// \control_unit|Add0~37_sumout  = SUM(( \control_unit|base_phase_step[22]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~94  ))
// \control_unit|Add0~38  = CARRY(( \control_unit|base_phase_step[22]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~94  ))

	.dataa(!\control_unit|base_phase_step[22]~_Duplicate_1_q ),
	.datab(!\button_freq_dec~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~37_sumout ),
	.cout(\control_unit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~37 .extended_lut = "off";
defparam \control_unit|Add0~37 .lut_mask = 64'h0000CCCC00005555;
defparam \control_unit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N32
dffeas \control_unit|base_phase_step[23]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N30
cyclonev_lcell_comb \control_unit|Add0~33 (
// Equation(s):
// \control_unit|Add0~33_sumout  = SUM(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[23]~_Duplicate_1_q  ) + ( \control_unit|Add0~38  ))
// \control_unit|Add0~34  = CARRY(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[23]~_Duplicate_1_q  ) + ( \control_unit|Add0~38  ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\button_freq_dec~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~33_sumout ),
	.cout(\control_unit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~33 .extended_lut = "off";
defparam \control_unit|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \control_unit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N35
dffeas \control_unit|base_phase_step[24]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[24]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[24]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[24]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N33
cyclonev_lcell_comb \control_unit|Add0~29 (
// Equation(s):
// \control_unit|Add0~29_sumout  = SUM(( \control_unit|base_phase_step[24]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~34  ))
// \control_unit|Add0~30  = CARRY(( \control_unit|base_phase_step[24]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~34  ))

	.dataa(!\control_unit|base_phase_step[24]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\button_freq_dec~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~29_sumout ),
	.cout(\control_unit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~29 .extended_lut = "off";
defparam \control_unit|Add0~29 .lut_mask = 64'h0000F0F000005555;
defparam \control_unit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N38
dffeas \control_unit|base_phase_step[25]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[25]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[25]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[25]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N36
cyclonev_lcell_comb \control_unit|Add0~25 (
// Equation(s):
// \control_unit|Add0~25_sumout  = SUM(( \control_unit|base_phase_step[25]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~30  ))
// \control_unit|Add0~26  = CARRY(( \control_unit|base_phase_step[25]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~30  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[25]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~25_sumout ),
	.cout(\control_unit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~25 .extended_lut = "off";
defparam \control_unit|Add0~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N41
dffeas \control_unit|base_phase_step[26]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[26]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[26]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[26]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N39
cyclonev_lcell_comb \control_unit|Add0~5 (
// Equation(s):
// \control_unit|Add0~5_sumout  = SUM(( \control_unit|base_phase_step[26]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~26  ))
// \control_unit|Add0~6  = CARRY(( \control_unit|base_phase_step[26]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~26  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[26]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~5_sumout ),
	.cout(\control_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~5 .extended_lut = "off";
defparam \control_unit|Add0~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N44
dffeas \control_unit|base_phase_step[27]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[27]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[27]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[27]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N42
cyclonev_lcell_comb \control_unit|Add0~1 (
// Equation(s):
// \control_unit|Add0~1_sumout  = SUM(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[27]~_Duplicate_1_q  ) + ( \control_unit|Add0~6  ))
// \control_unit|Add0~2  = CARRY(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[27]~_Duplicate_1_q  ) + ( \control_unit|Add0~6  ))

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step[27]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\button_freq_dec~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~1_sumout ),
	.cout(\control_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~1 .extended_lut = "off";
defparam \control_unit|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \control_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N47
dffeas \control_unit|base_phase_step[28]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[28]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[28]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[28]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N45
cyclonev_lcell_comb \control_unit|Add0~21 (
// Equation(s):
// \control_unit|Add0~21_sumout  = SUM(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[28]~_Duplicate_1_q  ) + ( \control_unit|Add0~2  ))
// \control_unit|Add0~22  = CARRY(( \button_freq_dec~input_o  ) + ( \control_unit|base_phase_step[28]~_Duplicate_1_q  ) + ( \control_unit|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[28]~_Duplicate_1_q ),
	.datad(!\button_freq_dec~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~21_sumout ),
	.cout(\control_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~21 .extended_lut = "off";
defparam \control_unit|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \control_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N50
dffeas \control_unit|base_phase_step[29]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[29]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[29]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[29]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N48
cyclonev_lcell_comb \control_unit|Add0~17 (
// Equation(s):
// \control_unit|Add0~17_sumout  = SUM(( \control_unit|base_phase_step[29]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~22  ))
// \control_unit|Add0~18  = CARRY(( \control_unit|base_phase_step[29]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~22  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[29]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~17_sumout ),
	.cout(\control_unit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~17 .extended_lut = "off";
defparam \control_unit|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N53
dffeas \control_unit|base_phase_step[30]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[30]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[30]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[30]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N51
cyclonev_lcell_comb \control_unit|Add0~13 (
// Equation(s):
// \control_unit|Add0~13_sumout  = SUM(( \control_unit|base_phase_step[30]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~18  ))
// \control_unit|Add0~14  = CARRY(( \control_unit|base_phase_step[30]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~18  ))

	.dataa(!\control_unit|base_phase_step[30]~_Duplicate_1_q ),
	.datab(!\button_freq_dec~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~13_sumout ),
	.cout(\control_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~13 .extended_lut = "off";
defparam \control_unit|Add0~13 .lut_mask = 64'h0000CCCC00005555;
defparam \control_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N58
dffeas \control_unit|base_phase_step[31]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_unit|Add0~9_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[31]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[31]~_Duplicate_1 .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[31]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N54
cyclonev_lcell_comb \control_unit|Add0~9 (
// Equation(s):
// \control_unit|Add0~9_sumout  = SUM(( \control_unit|base_phase_step[31]~_Duplicate_1_q  ) + ( \button_freq_dec~input_o  ) + ( \control_unit|Add0~14  ))

	.dataa(gnd),
	.datab(!\button_freq_dec~input_o ),
	.datac(!\control_unit|base_phase_step[31]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control_unit|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Add0~9 .extended_lut = "off";
defparam \control_unit|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y26_N0
cyclonev_mac \control_unit|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\switches[3]~input_o ,\switches[2]~input_o ,\switches[1]~input_o ,\switches[0]~input_o }),
	.ay({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\control_unit|Add0~9_sumout ,\control_unit|Add0~9_sumout ,\control_unit|Add0~9_sumout ,\control_unit|Add0~9_sumout ,\control_unit|Add0~9_sumout ,\control_unit|Add0~13_sumout ,\control_unit|Add0~17_sumout ,\control_unit|Add0~21_sumout ,\control_unit|Add0~1_sumout ,
\control_unit|Add0~5_sumout ,\control_unit|Add0~25_sumout ,\control_unit|Add0~29_sumout ,\control_unit|Add0~33_sumout ,\control_unit|Add0~37_sumout ,\control_unit|Add0~93_sumout ,\control_unit|Add0~89_sumout ,\control_unit|Add0~85_sumout ,
\control_unit|Add0~81_sumout }),
	.by({\control_unit|base_phase_step [17],\control_unit|base_phase_step[16]~DUPLICATE_q ,\control_unit|base_phase_step[15]~DUPLICATE_q ,\control_unit|base_phase_step[14]~DUPLICATE_q ,!\control_unit|base_phase_step [13],\control_unit|base_phase_step [12],
\control_unit|base_phase_step [11],!\control_unit|base_phase_step [10],!\control_unit|base_phase_step [9],!\control_unit|base_phase_step[8]~DUPLICATE_q ,\control_unit|base_phase_step [7],\control_unit|base_phase_step [6],\control_unit|base_phase_step [5],!\control_unit|base_phase_step [4],
\control_unit|base_phase_step [3],gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\reset~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\control_unit|base_phase_step~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\control_unit|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \control_unit|Mult0~mac .accumulate_clock = "none";
defparam \control_unit|Mult0~mac .ax_clock = "none";
defparam \control_unit|Mult0~mac .ax_width = 4;
defparam \control_unit|Mult0~mac .ay_scan_in_clock = "none";
defparam \control_unit|Mult0~mac .ay_scan_in_width = 7;
defparam \control_unit|Mult0~mac .ay_use_scan_in = "false";
defparam \control_unit|Mult0~mac .az_clock = "none";
defparam \control_unit|Mult0~mac .bx_clock = "0";
defparam \control_unit|Mult0~mac .bx_width = 18;
defparam \control_unit|Mult0~mac .by_clock = "none";
defparam \control_unit|Mult0~mac .by_use_scan_in = "false";
defparam \control_unit|Mult0~mac .by_width = 18;
defparam \control_unit|Mult0~mac .bz_clock = "none";
defparam \control_unit|Mult0~mac .coef_a_0 = 0;
defparam \control_unit|Mult0~mac .coef_a_1 = 0;
defparam \control_unit|Mult0~mac .coef_a_2 = 0;
defparam \control_unit|Mult0~mac .coef_a_3 = 0;
defparam \control_unit|Mult0~mac .coef_a_4 = 0;
defparam \control_unit|Mult0~mac .coef_a_5 = 0;
defparam \control_unit|Mult0~mac .coef_a_6 = 0;
defparam \control_unit|Mult0~mac .coef_a_7 = 0;
defparam \control_unit|Mult0~mac .coef_b_0 = 0;
defparam \control_unit|Mult0~mac .coef_b_1 = 0;
defparam \control_unit|Mult0~mac .coef_b_2 = 0;
defparam \control_unit|Mult0~mac .coef_b_3 = 0;
defparam \control_unit|Mult0~mac .coef_b_4 = 0;
defparam \control_unit|Mult0~mac .coef_b_5 = 0;
defparam \control_unit|Mult0~mac .coef_b_6 = 0;
defparam \control_unit|Mult0~mac .coef_b_7 = 0;
defparam \control_unit|Mult0~mac .coef_sel_a_clock = "none";
defparam \control_unit|Mult0~mac .coef_sel_b_clock = "none";
defparam \control_unit|Mult0~mac .delay_scan_out_ay = "false";
defparam \control_unit|Mult0~mac .delay_scan_out_by = "false";
defparam \control_unit|Mult0~mac .enable_double_accum = "false";
defparam \control_unit|Mult0~mac .load_const_clock = "none";
defparam \control_unit|Mult0~mac .load_const_value = 0;
defparam \control_unit|Mult0~mac .mode_sub_location = 0;
defparam \control_unit|Mult0~mac .negate_clock = "none";
defparam \control_unit|Mult0~mac .operand_source_max = "input";
defparam \control_unit|Mult0~mac .operand_source_may = "input";
defparam \control_unit|Mult0~mac .operand_source_mbx = "input";
defparam \control_unit|Mult0~mac .operand_source_mby = "input";
defparam \control_unit|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \control_unit|Mult0~mac .output_clock = "none";
defparam \control_unit|Mult0~mac .preadder_subtract_a = "false";
defparam \control_unit|Mult0~mac .preadder_subtract_b = "false";
defparam \control_unit|Mult0~mac .result_a_width = 64;
defparam \control_unit|Mult0~mac .signed_max = "false";
defparam \control_unit|Mult0~mac .signed_may = "false";
defparam \control_unit|Mult0~mac .signed_mbx = "true";
defparam \control_unit|Mult0~mac .signed_mby = "false";
defparam \control_unit|Mult0~mac .sub_clock = "none";
defparam \control_unit|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N3
cyclonev_lcell_comb \control_unit|phase_step[8]~3 (
// Equation(s):
// \control_unit|phase_step[8]~3_combout  = ( \control_unit|Mult0~316  & ( !\control_unit|phase_step[8]~1_combout  ) ) # ( !\control_unit|Mult0~316  & ( \control_unit|phase_step[8]~1_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[8]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~316 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[8]~3 .extended_lut = "off";
defparam \control_unit|phase_step[8]~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N5
dffeas \control_unit|phase_step[8]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[8]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[8]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N0
cyclonev_lcell_comb \control_unit|phase_step[8]~2 (
// Equation(s):
// \control_unit|phase_step[8]~2_combout  = ( \reset~input_o  & ( !\control_unit|base_phase_step[8]~DUPLICATE_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[8]~1_combout  $ (!\control_unit|phase_step[8]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[8]~1_combout ),
	.datac(!\control_unit|phase_step[8]~_emulated_q ),
	.datad(!\control_unit|base_phase_step[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[8]~2 .extended_lut = "off";
defparam \control_unit|phase_step[8]~2 .lut_mask = 64'h3C3C3C3CFF00FF00;
defparam \control_unit|phase_step[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N26
dffeas \ecg_gen|phase_acc[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[8]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N51
cyclonev_lcell_comb \control_unit|phase_step[7]~97 (
// Equation(s):
// \control_unit|phase_step[7]~97_combout  = ( \control_unit|phase_step[7]~97_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step [7]) ) ) # ( !\control_unit|phase_step[7]~97_combout  & ( (\control_unit|base_phase_step [7] & \reset~input_o ) ) )

	.dataa(!\control_unit|base_phase_step [7]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[7]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[7]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[7]~97 .extended_lut = "off";
defparam \control_unit|phase_step[7]~97 .lut_mask = 64'h05050505F5F5F5F5;
defparam \control_unit|phase_step[7]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N42
cyclonev_lcell_comb \control_unit|phase_step[7]~99 (
// Equation(s):
// \control_unit|phase_step[7]~99_combout  = ( \control_unit|Mult0~315  & ( !\control_unit|phase_step[7]~97_combout  ) ) # ( !\control_unit|Mult0~315  & ( \control_unit|phase_step[7]~97_combout  ) )

	.dataa(!\control_unit|phase_step[7]~97_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~315 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[7]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[7]~99 .extended_lut = "off";
defparam \control_unit|phase_step[7]~99 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[7]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N44
dffeas \control_unit|phase_step[7]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[7]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[7]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N45
cyclonev_lcell_comb \control_unit|phase_step[7]~98 (
// Equation(s):
// \control_unit|phase_step[7]~98_combout  = ( \control_unit|base_phase_step [7] & ( (!\control_unit|phase_step[7]~97_combout  $ (!\control_unit|phase_step[7]~_emulated_q )) # (\reset~input_o ) ) ) # ( !\control_unit|base_phase_step [7] & ( (!\reset~input_o  
// & (!\control_unit|phase_step[7]~97_combout  $ (!\control_unit|phase_step[7]~_emulated_q ))) ) )

	.dataa(!\control_unit|phase_step[7]~97_combout ),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|phase_step[7]~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|base_phase_step [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[7]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[7]~98 .extended_lut = "off";
defparam \control_unit|phase_step[7]~98 .lut_mask = 64'h484848487B7B7B7B;
defparam \control_unit|phase_step[7]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N57
cyclonev_lcell_comb \control_unit|phase_step[6]~101 (
// Equation(s):
// \control_unit|phase_step[6]~101_combout  = ( \control_unit|phase_step[6]~101_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step [6]) ) ) # ( !\control_unit|phase_step[6]~101_combout  & ( (\control_unit|base_phase_step [6] & \reset~input_o ) 
// ) )

	.dataa(!\control_unit|base_phase_step [6]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[6]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[6]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[6]~101 .extended_lut = "off";
defparam \control_unit|phase_step[6]~101 .lut_mask = 64'h05050505F5F5F5F5;
defparam \control_unit|phase_step[6]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N18
cyclonev_lcell_comb \control_unit|phase_step[6]~103 (
// Equation(s):
// \control_unit|phase_step[6]~103_combout  = ( \control_unit|Mult0~314  & ( !\control_unit|phase_step[6]~101_combout  ) ) # ( !\control_unit|Mult0~314  & ( \control_unit|phase_step[6]~101_combout  ) )

	.dataa(!\control_unit|phase_step[6]~101_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~314 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[6]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[6]~103 .extended_lut = "off";
defparam \control_unit|phase_step[6]~103 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[6]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N19
dffeas \control_unit|phase_step[6]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[6]~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[6]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N21
cyclonev_lcell_comb \control_unit|phase_step[6]~102 (
// Equation(s):
// \control_unit|phase_step[6]~102_combout  = ( \control_unit|base_phase_step [6] & ( (!\control_unit|phase_step[6]~101_combout  $ (!\control_unit|phase_step[6]~_emulated_q )) # (\reset~input_o ) ) ) # ( !\control_unit|base_phase_step [6] & ( 
// (!\reset~input_o  & (!\control_unit|phase_step[6]~101_combout  $ (!\control_unit|phase_step[6]~_emulated_q ))) ) )

	.dataa(!\control_unit|phase_step[6]~101_combout ),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|phase_step[6]~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|base_phase_step [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[6]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[6]~102 .extended_lut = "off";
defparam \control_unit|phase_step[6]~102 .lut_mask = 64'h484848487B7B7B7B;
defparam \control_unit|phase_step[6]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N37
dffeas \control_unit|base_phase_step[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[5]~DUPLICATE .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N6
cyclonev_lcell_comb \control_unit|phase_step[5]~105 (
// Equation(s):
// \control_unit|phase_step[5]~105_combout  = ( \control_unit|phase_step[5]~105_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[5]~DUPLICATE_q ) ) ) # ( !\control_unit|phase_step[5]~105_combout  & ( (\reset~input_o  & 
// \control_unit|base_phase_step[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|base_phase_step[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[5]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[5]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[5]~105 .extended_lut = "off";
defparam \control_unit|phase_step[5]~105 .lut_mask = 64'h03030303CFCFCFCF;
defparam \control_unit|phase_step[5]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N57
cyclonev_lcell_comb \control_unit|phase_step[5]~107 (
// Equation(s):
// \control_unit|phase_step[5]~107_combout  = ( \control_unit|Mult0~313  & ( !\control_unit|phase_step[5]~105_combout  ) ) # ( !\control_unit|Mult0~313  & ( \control_unit|phase_step[5]~105_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[5]~105_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~313 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[5]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[5]~107 .extended_lut = "off";
defparam \control_unit|phase_step[5]~107 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[5]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N59
dffeas \control_unit|phase_step[5]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[5]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[5]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N54
cyclonev_lcell_comb \control_unit|phase_step[5]~106 (
// Equation(s):
// \control_unit|phase_step[5]~106_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[5]~DUPLICATE_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[5]~105_combout  $ (!\control_unit|phase_step[5]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[5]~105_combout ),
	.datac(!\control_unit|base_phase_step[5]~DUPLICATE_q ),
	.datad(!\control_unit|phase_step[5]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[5]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[5]~106 .extended_lut = "off";
defparam \control_unit|phase_step[5]~106 .lut_mask = 64'h33CC33CC0F0F0F0F;
defparam \control_unit|phase_step[5]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N15
cyclonev_lcell_comb \control_unit|phase_step[4]~109 (
// Equation(s):
// \control_unit|phase_step[4]~109_combout  = ( \control_unit|phase_step[4]~109_combout  & ( (!\reset~input_o ) # (!\control_unit|base_phase_step [4]) ) ) # ( !\control_unit|phase_step[4]~109_combout  & ( (\reset~input_o  & !\control_unit|base_phase_step 
// [4]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step [4]),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[4]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[4]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[4]~109 .extended_lut = "off";
defparam \control_unit|phase_step[4]~109 .lut_mask = 64'h55005500FFAAFFAA;
defparam \control_unit|phase_step[4]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N27
cyclonev_lcell_comb \control_unit|phase_step[4]~111 (
// Equation(s):
// \control_unit|phase_step[4]~111_combout  = ( \control_unit|Mult0~312  & ( !\control_unit|phase_step[4]~109_combout  ) ) # ( !\control_unit|Mult0~312  & ( \control_unit|phase_step[4]~109_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[4]~109_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~312 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[4]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[4]~111 .extended_lut = "off";
defparam \control_unit|phase_step[4]~111 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[4]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N29
dffeas \control_unit|phase_step[4]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[4]~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[4]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N24
cyclonev_lcell_comb \control_unit|phase_step[4]~110 (
// Equation(s):
// \control_unit|phase_step[4]~110_combout  = ( \reset~input_o  & ( !\control_unit|base_phase_step [4] ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[4]~109_combout  $ (!\control_unit|phase_step[4]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[4]~109_combout ),
	.datac(!\control_unit|phase_step[4]~_emulated_q ),
	.datad(!\control_unit|base_phase_step [4]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[4]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[4]~110 .extended_lut = "off";
defparam \control_unit|phase_step[4]~110 .lut_mask = 64'h3C3C3C3CFF00FF00;
defparam \control_unit|phase_step[4]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N33
cyclonev_lcell_comb \control_unit|phase_step[3]~113 (
// Equation(s):
// \control_unit|phase_step[3]~113_combout  = ( \control_unit|phase_step[3]~113_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step [3]) ) ) # ( !\control_unit|phase_step[3]~113_combout  & ( (\reset~input_o  & \control_unit|base_phase_step [3]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\control_unit|base_phase_step [3]),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[3]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[3]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[3]~113 .extended_lut = "off";
defparam \control_unit|phase_step[3]~113 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control_unit|phase_step[3]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N30
cyclonev_lcell_comb \control_unit|phase_step[3]~115 (
// Equation(s):
// \control_unit|phase_step[3]~115_combout  = ( \control_unit|Mult0~311  & ( !\control_unit|phase_step[3]~113_combout  ) ) # ( !\control_unit|Mult0~311  & ( \control_unit|phase_step[3]~113_combout  ) )

	.dataa(!\control_unit|phase_step[3]~113_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~311 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[3]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[3]~115 .extended_lut = "off";
defparam \control_unit|phase_step[3]~115 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[3]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N32
dffeas \control_unit|phase_step[3]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[3]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[3]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N9
cyclonev_lcell_comb \control_unit|phase_step[3]~114 (
// Equation(s):
// \control_unit|phase_step[3]~114_combout  = (!\reset~input_o  & (!\control_unit|phase_step[3]~113_combout  $ ((!\control_unit|phase_step[3]~_emulated_q )))) # (\reset~input_o  & (((\control_unit|base_phase_step [3]))))

	.dataa(!\control_unit|phase_step[3]~113_combout ),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|phase_step[3]~_emulated_q ),
	.datad(!\control_unit|base_phase_step [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[3]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[3]~114 .extended_lut = "off";
defparam \control_unit|phase_step[3]~114 .lut_mask = 64'h487B487B487B487B;
defparam \control_unit|phase_step[3]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N24
cyclonev_lcell_comb \control_unit|phase_step[2]~feeder (
// Equation(s):
// \control_unit|phase_step[2]~feeder_combout  = ( \control_unit|Mult0~310  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~310 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[2]~feeder .extended_lut = "off";
defparam \control_unit|phase_step[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control_unit|phase_step[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N25
dffeas \control_unit|phase_step[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[2] .is_wysiwyg = "true";
defparam \control_unit|phase_step[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N33
cyclonev_lcell_comb \control_unit|phase_step[1]~feeder (
// Equation(s):
// \control_unit|phase_step[1]~feeder_combout  = ( \control_unit|Mult0~309  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~309 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[1]~feeder .extended_lut = "off";
defparam \control_unit|phase_step[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control_unit|phase_step[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N34
dffeas \control_unit|phase_step[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[1] .is_wysiwyg = "true";
defparam \control_unit|phase_step[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y27_N20
dffeas \control_unit|phase_step[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_unit|Mult0~mac_resulta ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[0] .is_wysiwyg = "true";
defparam \control_unit|phase_step[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N0
cyclonev_lcell_comb \ecg_gen|Add0~125 (
// Equation(s):
// \ecg_gen|Add0~125_sumout  = SUM(( \ecg_gen|phase_acc [0] ) + ( \control_unit|phase_step [0] ) + ( !VCC ))
// \ecg_gen|Add0~126  = CARRY(( \ecg_gen|phase_acc [0] ) + ( \control_unit|phase_step [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step [0]),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~125_sumout ),
	.cout(\ecg_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~125 .extended_lut = "off";
defparam \ecg_gen|Add0~125 .lut_mask = 64'h0000CCCC000000FF;
defparam \ecg_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N2
dffeas \ecg_gen|phase_acc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[0] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N3
cyclonev_lcell_comb \ecg_gen|Add0~121 (
// Equation(s):
// \ecg_gen|Add0~121_sumout  = SUM(( \ecg_gen|phase_acc [1] ) + ( \control_unit|phase_step [1] ) + ( \ecg_gen|Add0~126  ))
// \ecg_gen|Add0~122  = CARRY(( \ecg_gen|phase_acc [1] ) + ( \control_unit|phase_step [1] ) + ( \ecg_gen|Add0~126  ))

	.dataa(!\control_unit|phase_step [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~121_sumout ),
	.cout(\ecg_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~121 .extended_lut = "off";
defparam \ecg_gen|Add0~121 .lut_mask = 64'h0000AAAA000000FF;
defparam \ecg_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N5
dffeas \ecg_gen|phase_acc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[1] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N6
cyclonev_lcell_comb \ecg_gen|Add0~117 (
// Equation(s):
// \ecg_gen|Add0~117_sumout  = SUM(( \ecg_gen|phase_acc [2] ) + ( \control_unit|phase_step [2] ) + ( \ecg_gen|Add0~122  ))
// \ecg_gen|Add0~118  = CARRY(( \ecg_gen|phase_acc [2] ) + ( \control_unit|phase_step [2] ) + ( \ecg_gen|Add0~122  ))

	.dataa(gnd),
	.datab(!\ecg_gen|phase_acc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step [2]),
	.datag(gnd),
	.cin(\ecg_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~117_sumout ),
	.cout(\ecg_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~117 .extended_lut = "off";
defparam \ecg_gen|Add0~117 .lut_mask = 64'h0000FF0000003333;
defparam \ecg_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N8
dffeas \ecg_gen|phase_acc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[2] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N9
cyclonev_lcell_comb \ecg_gen|Add0~113 (
// Equation(s):
// \ecg_gen|Add0~113_sumout  = SUM(( \control_unit|phase_step[3]~114_combout  ) + ( \ecg_gen|phase_acc [3] ) + ( \ecg_gen|Add0~118  ))
// \ecg_gen|Add0~114  = CARRY(( \control_unit|phase_step[3]~114_combout  ) + ( \ecg_gen|phase_acc [3] ) + ( \ecg_gen|Add0~118  ))

	.dataa(!\control_unit|phase_step[3]~114_combout ),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~113_sumout ),
	.cout(\ecg_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~113 .extended_lut = "off";
defparam \ecg_gen|Add0~113 .lut_mask = 64'h0000F0F000005555;
defparam \ecg_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N11
dffeas \ecg_gen|phase_acc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[3] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N12
cyclonev_lcell_comb \ecg_gen|Add0~109 (
// Equation(s):
// \ecg_gen|Add0~109_sumout  = SUM(( \control_unit|phase_step[4]~110_combout  ) + ( \ecg_gen|phase_acc [4] ) + ( \ecg_gen|Add0~114  ))
// \ecg_gen|Add0~110  = CARRY(( \control_unit|phase_step[4]~110_combout  ) + ( \ecg_gen|phase_acc [4] ) + ( \ecg_gen|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|phase_step[4]~110_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [4]),
	.datag(gnd),
	.cin(\ecg_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~109_sumout ),
	.cout(\ecg_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~109 .extended_lut = "off";
defparam \ecg_gen|Add0~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \ecg_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N14
dffeas \ecg_gen|phase_acc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[4] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N15
cyclonev_lcell_comb \ecg_gen|Add0~105 (
// Equation(s):
// \ecg_gen|Add0~105_sumout  = SUM(( \control_unit|phase_step[5]~106_combout  ) + ( \ecg_gen|phase_acc [5] ) + ( \ecg_gen|Add0~110  ))
// \ecg_gen|Add0~106  = CARRY(( \control_unit|phase_step[5]~106_combout  ) + ( \ecg_gen|phase_acc [5] ) + ( \ecg_gen|Add0~110  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[5]~106_combout ),
	.datac(!\ecg_gen|phase_acc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~105_sumout ),
	.cout(\ecg_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~105 .extended_lut = "off";
defparam \ecg_gen|Add0~105 .lut_mask = 64'h0000F0F000003333;
defparam \ecg_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N17
dffeas \ecg_gen|phase_acc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[5] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N18
cyclonev_lcell_comb \ecg_gen|Add0~101 (
// Equation(s):
// \ecg_gen|Add0~101_sumout  = SUM(( \control_unit|phase_step[6]~102_combout  ) + ( \ecg_gen|phase_acc [6] ) + ( \ecg_gen|Add0~106  ))
// \ecg_gen|Add0~102  = CARRY(( \control_unit|phase_step[6]~102_combout  ) + ( \ecg_gen|phase_acc [6] ) + ( \ecg_gen|Add0~106  ))

	.dataa(!\control_unit|phase_step[6]~102_combout ),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~101_sumout ),
	.cout(\ecg_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~101 .extended_lut = "off";
defparam \ecg_gen|Add0~101 .lut_mask = 64'h0000F0F000005555;
defparam \ecg_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N20
dffeas \ecg_gen|phase_acc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[6] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N21
cyclonev_lcell_comb \ecg_gen|Add0~97 (
// Equation(s):
// \ecg_gen|Add0~97_sumout  = SUM(( \ecg_gen|phase_acc [7] ) + ( \control_unit|phase_step[7]~98_combout  ) + ( \ecg_gen|Add0~102  ))
// \ecg_gen|Add0~98  = CARRY(( \ecg_gen|phase_acc [7] ) + ( \control_unit|phase_step[7]~98_combout  ) + ( \ecg_gen|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|phase_step[7]~98_combout ),
	.datad(!\ecg_gen|phase_acc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~97_sumout ),
	.cout(\ecg_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~97 .extended_lut = "off";
defparam \ecg_gen|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \ecg_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N23
dffeas \ecg_gen|phase_acc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[7] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N24
cyclonev_lcell_comb \ecg_gen|Add0~41 (
// Equation(s):
// \ecg_gen|Add0~41_sumout  = SUM(( \control_unit|phase_step[8]~2_combout  ) + ( \ecg_gen|phase_acc[8]~DUPLICATE_q  ) + ( \ecg_gen|Add0~98  ))
// \ecg_gen|Add0~42  = CARRY(( \control_unit|phase_step[8]~2_combout  ) + ( \ecg_gen|phase_acc[8]~DUPLICATE_q  ) + ( \ecg_gen|Add0~98  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[8]~2_combout ),
	.datac(!\ecg_gen|phase_acc[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~41_sumout ),
	.cout(\ecg_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~41 .extended_lut = "off";
defparam \ecg_gen|Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \ecg_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N25
dffeas \ecg_gen|phase_acc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[8] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N17
dffeas \sawtooth_gen|sawtooth_wave[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[0] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N57
cyclonev_lcell_comb \control_unit|phase_step[22]~5 (
// Equation(s):
// \control_unit|phase_step[22]~5_combout  = ( \control_unit|base_phase_step[22]~_Duplicate_1_q  & ( \control_unit|phase_step[22]~5_combout  ) ) # ( !\control_unit|base_phase_step[22]~_Duplicate_1_q  & ( \control_unit|phase_step[22]~5_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[22]~_Duplicate_1_q  & ( !\control_unit|phase_step[22]~5_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[22]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[22]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[22]~5 .extended_lut = "off";
defparam \control_unit|phase_step[22]~5 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control_unit|phase_step[22]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N9
cyclonev_lcell_comb \control_unit|phase_step[22]~7 (
// Equation(s):
// \control_unit|phase_step[22]~7_combout  = ( \control_unit|Mult0~330  & ( !\control_unit|phase_step[22]~5_combout  ) ) # ( !\control_unit|Mult0~330  & ( \control_unit|phase_step[22]~5_combout  ) )

	.dataa(!\control_unit|phase_step[22]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~330 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[22]~7 .extended_lut = "off";
defparam \control_unit|phase_step[22]~7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N10
dffeas \control_unit|phase_step[22]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[22]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[22]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[22]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[22]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N6
cyclonev_lcell_comb \control_unit|phase_step[22]~6 (
// Equation(s):
// \control_unit|phase_step[22]~6_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[22]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[22]~5_combout  $ (!\control_unit|phase_step[22]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[22]~5_combout ),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[22]~_Duplicate_1_q ),
	.datad(!\control_unit|phase_step[22]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[22]~6 .extended_lut = "off";
defparam \control_unit|phase_step[22]~6 .lut_mask = 64'h55AA55AA0F0F0F0F;
defparam \control_unit|phase_step[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N24
cyclonev_lcell_comb \control_unit|phase_step[21]~93 (
// Equation(s):
// \control_unit|phase_step[21]~93_combout  = ( \control_unit|base_phase_step[21]~_Duplicate_1_q  & ( \control_unit|phase_step[21]~93_combout  ) ) # ( !\control_unit|base_phase_step[21]~_Duplicate_1_q  & ( \control_unit|phase_step[21]~93_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[21]~_Duplicate_1_q  & ( !\control_unit|phase_step[21]~93_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[21]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[21]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[21]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[21]~93 .extended_lut = "off";
defparam \control_unit|phase_step[21]~93 .lut_mask = 64'h00003333CCCCFFFF;
defparam \control_unit|phase_step[21]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N21
cyclonev_lcell_comb \control_unit|phase_step[21]~95 (
// Equation(s):
// \control_unit|phase_step[21]~95_combout  = ( \control_unit|Mult0~329  & ( !\control_unit|phase_step[21]~93_combout  ) ) # ( !\control_unit|Mult0~329  & ( \control_unit|phase_step[21]~93_combout  ) )

	.dataa(!\control_unit|phase_step[21]~93_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~329 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[21]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[21]~95 .extended_lut = "off";
defparam \control_unit|phase_step[21]~95 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[21]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N23
dffeas \control_unit|phase_step[21]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[21]~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[21]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[21]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[21]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N18
cyclonev_lcell_comb \control_unit|phase_step[21]~94 (
// Equation(s):
// \control_unit|phase_step[21]~94_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[21]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[21]~93_combout  $ (!\control_unit|phase_step[21]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[21]~93_combout ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[21]~_emulated_q ),
	.datad(!\control_unit|base_phase_step[21]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[21]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[21]~94 .extended_lut = "off";
defparam \control_unit|phase_step[21]~94 .lut_mask = 64'h5A5A5A5A00FF00FF;
defparam \control_unit|phase_step[21]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N15
cyclonev_lcell_comb \control_unit|phase_step[20]~89 (
// Equation(s):
// \control_unit|phase_step[20]~89_combout  = ( \control_unit|base_phase_step[20]~_Duplicate_1_q  & ( \control_unit|phase_step[20]~89_combout  ) ) # ( !\control_unit|base_phase_step[20]~_Duplicate_1_q  & ( \control_unit|phase_step[20]~89_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[20]~_Duplicate_1_q  & ( !\control_unit|phase_step[20]~89_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[20]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[20]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[20]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[20]~89 .extended_lut = "off";
defparam \control_unit|phase_step[20]~89 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control_unit|phase_step[20]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N36
cyclonev_lcell_comb \control_unit|phase_step[20]~91 (
// Equation(s):
// \control_unit|phase_step[20]~91_combout  = ( \control_unit|Mult0~328  & ( !\control_unit|phase_step[20]~89_combout  ) ) # ( !\control_unit|Mult0~328  & ( \control_unit|phase_step[20]~89_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[20]~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~328 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[20]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[20]~91 .extended_lut = "off";
defparam \control_unit|phase_step[20]~91 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[20]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N37
dffeas \control_unit|phase_step[20]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[20]~91_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[20]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[20]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[20]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N39
cyclonev_lcell_comb \control_unit|phase_step[20]~90 (
// Equation(s):
// \control_unit|phase_step[20]~90_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[20]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[20]~89_combout  $ (!\control_unit|phase_step[20]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[20]~89_combout ),
	.datac(!\control_unit|phase_step[20]~_emulated_q ),
	.datad(!\control_unit|base_phase_step[20]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[20]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[20]~90 .extended_lut = "off";
defparam \control_unit|phase_step[20]~90 .lut_mask = 64'h3C3C3C3C00FF00FF;
defparam \control_unit|phase_step[20]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N6
cyclonev_lcell_comb \control_unit|phase_step[19]~85 (
// Equation(s):
// \control_unit|phase_step[19]~85_combout  = ( \control_unit|base_phase_step[19]~_Duplicate_1_q  & ( \control_unit|phase_step[19]~85_combout  ) ) # ( !\control_unit|base_phase_step[19]~_Duplicate_1_q  & ( \control_unit|phase_step[19]~85_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[19]~_Duplicate_1_q  & ( !\control_unit|phase_step[19]~85_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[19]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[19]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[19]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[19]~85 .extended_lut = "off";
defparam \control_unit|phase_step[19]~85 .lut_mask = 64'h00003333CCCCFFFF;
defparam \control_unit|phase_step[19]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N0
cyclonev_lcell_comb \control_unit|phase_step[19]~87 (
// Equation(s):
// \control_unit|phase_step[19]~87_combout  = !\control_unit|phase_step[19]~85_combout  $ (!\control_unit|Mult0~327 )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[19]~85_combout ),
	.datac(!\control_unit|Mult0~327 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[19]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[19]~87 .extended_lut = "off";
defparam \control_unit|phase_step[19]~87 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \control_unit|phase_step[19]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N2
dffeas \control_unit|phase_step[19]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[19]~87_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[19]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[19]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[19]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N3
cyclonev_lcell_comb \control_unit|phase_step[19]~86 (
// Equation(s):
// \control_unit|phase_step[19]~86_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[19]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[19]~_emulated_q  $ (!\control_unit|phase_step[19]~85_combout ) ) )

	.dataa(!\control_unit|phase_step[19]~_emulated_q ),
	.datab(!\control_unit|phase_step[19]~85_combout ),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step[19]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[19]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[19]~86 .extended_lut = "off";
defparam \control_unit|phase_step[19]~86 .lut_mask = 64'h6666666600FF00FF;
defparam \control_unit|phase_step[19]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N27
cyclonev_lcell_comb \control_unit|phase_step[18]~81 (
// Equation(s):
// \control_unit|phase_step[18]~81_combout  = ( \control_unit|phase_step[18]~81_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[18]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[18]~81_combout  & ( (\reset~input_o  & 
// \control_unit|base_phase_step[18]~_Duplicate_1_q ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step[18]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[18]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[18]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[18]~81 .extended_lut = "off";
defparam \control_unit|phase_step[18]~81 .lut_mask = 64'h00550055AAFFAAFF;
defparam \control_unit|phase_step[18]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N24
cyclonev_lcell_comb \control_unit|phase_step[18]~83 (
// Equation(s):
// \control_unit|phase_step[18]~83_combout  = ( \control_unit|Mult0~326  & ( !\control_unit|phase_step[18]~81_combout  ) ) # ( !\control_unit|Mult0~326  & ( \control_unit|phase_step[18]~81_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[18]~81_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~326 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[18]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[18]~83 .extended_lut = "off";
defparam \control_unit|phase_step[18]~83 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[18]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N26
dffeas \control_unit|phase_step[18]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[18]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[18]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[18]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[18]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N3
cyclonev_lcell_comb \control_unit|phase_step[18]~82 (
// Equation(s):
// \control_unit|phase_step[18]~82_combout  = ( \control_unit|phase_step[18]~_emulated_q  & ( (!\reset~input_o  & (!\control_unit|phase_step[18]~81_combout )) # (\reset~input_o  & ((\control_unit|base_phase_step[18]~_Duplicate_1_q ))) ) ) # ( 
// !\control_unit|phase_step[18]~_emulated_q  & ( (!\reset~input_o  & (\control_unit|phase_step[18]~81_combout )) # (\reset~input_o  & ((\control_unit|base_phase_step[18]~_Duplicate_1_q ))) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[18]~81_combout ),
	.datad(!\control_unit|base_phase_step[18]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[18]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[18]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[18]~82 .extended_lut = "off";
defparam \control_unit|phase_step[18]~82 .lut_mask = 64'h0A5F0A5FA0F5A0F5;
defparam \control_unit|phase_step[18]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N0
cyclonev_lcell_comb \control_unit|phase_step[17]~77 (
// Equation(s):
// \control_unit|phase_step[17]~77_combout  = (!\reset~input_o  & ((\control_unit|phase_step[17]~77_combout ))) # (\reset~input_o  & (\control_unit|base_phase_step [17]))

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step [17]),
	.datad(!\control_unit|phase_step[17]~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[17]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[17]~77 .extended_lut = "off";
defparam \control_unit|phase_step[17]~77 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \control_unit|phase_step[17]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N51
cyclonev_lcell_comb \control_unit|phase_step[17]~79 (
// Equation(s):
// \control_unit|phase_step[17]~79_combout  = ( \control_unit|Mult0~325  & ( !\control_unit|phase_step[17]~77_combout  ) ) # ( !\control_unit|Mult0~325  & ( \control_unit|phase_step[17]~77_combout  ) )

	.dataa(!\control_unit|phase_step[17]~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[17]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[17]~79 .extended_lut = "off";
defparam \control_unit|phase_step[17]~79 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[17]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N53
dffeas \control_unit|phase_step[17]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[17]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[17]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[17]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[17]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N48
cyclonev_lcell_comb \control_unit|phase_step[17]~78 (
// Equation(s):
// \control_unit|phase_step[17]~78_combout  = ( \control_unit|phase_step[17]~_emulated_q  & ( (!\reset~input_o  & (!\control_unit|phase_step[17]~77_combout )) # (\reset~input_o  & ((\control_unit|base_phase_step [17]))) ) ) # ( 
// !\control_unit|phase_step[17]~_emulated_q  & ( (!\reset~input_o  & (\control_unit|phase_step[17]~77_combout )) # (\reset~input_o  & ((\control_unit|base_phase_step [17]))) ) )

	.dataa(!\control_unit|phase_step[17]~77_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\control_unit|base_phase_step [17]),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[17]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[17]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[17]~78 .extended_lut = "off";
defparam \control_unit|phase_step[17]~78 .lut_mask = 64'h505F505FA0AFA0AF;
defparam \control_unit|phase_step[17]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N57
cyclonev_lcell_comb \control_unit|phase_step[16]~73 (
// Equation(s):
// \control_unit|phase_step[16]~73_combout  = ( \control_unit|phase_step[16]~73_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[16]~DUPLICATE_q ) ) ) # ( !\control_unit|phase_step[16]~73_combout  & ( (\reset~input_o  & 
// \control_unit|base_phase_step[16]~DUPLICATE_q ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[16]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[16]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[16]~73 .extended_lut = "off";
defparam \control_unit|phase_step[16]~73 .lut_mask = 64'h05050505AFAFAFAF;
defparam \control_unit|phase_step[16]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N42
cyclonev_lcell_comb \control_unit|phase_step[16]~75 (
// Equation(s):
// \control_unit|phase_step[16]~75_combout  = ( \control_unit|Mult0~324  & ( !\control_unit|phase_step[16]~73_combout  ) ) # ( !\control_unit|Mult0~324  & ( \control_unit|phase_step[16]~73_combout  ) )

	.dataa(!\control_unit|phase_step[16]~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~324 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[16]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[16]~75 .extended_lut = "off";
defparam \control_unit|phase_step[16]~75 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[16]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N44
dffeas \control_unit|phase_step[16]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[16]~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[16]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[16]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[16]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N45
cyclonev_lcell_comb \control_unit|phase_step[16]~74 (
// Equation(s):
// \control_unit|phase_step[16]~74_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[16]~DUPLICATE_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[16]~73_combout  $ (!\control_unit|phase_step[16]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[16]~73_combout ),
	.datab(!\control_unit|base_phase_step[16]~DUPLICATE_q ),
	.datac(!\control_unit|phase_step[16]~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[16]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[16]~74 .extended_lut = "off";
defparam \control_unit|phase_step[16]~74 .lut_mask = 64'h5A5A5A5A33333333;
defparam \control_unit|phase_step[16]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N8
dffeas \control_unit|base_phase_step[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|base_phase_step~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|base_phase_step [15]),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|base_phase_step[15] .is_wysiwyg = "true";
defparam \control_unit|base_phase_step[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N18
cyclonev_lcell_comb \control_unit|phase_step[15]~69 (
// Equation(s):
// \control_unit|phase_step[15]~69_combout  = ( \control_unit|phase_step[15]~69_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step [15]) ) ) # ( !\control_unit|phase_step[15]~69_combout  & ( (\control_unit|base_phase_step [15] & \reset~input_o 
// ) ) )

	.dataa(gnd),
	.datab(!\control_unit|base_phase_step [15]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[15]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[15]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[15]~69 .extended_lut = "off";
defparam \control_unit|phase_step[15]~69 .lut_mask = 64'h03030303F3F3F3F3;
defparam \control_unit|phase_step[15]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N39
cyclonev_lcell_comb \control_unit|phase_step[15]~71 (
// Equation(s):
// \control_unit|phase_step[15]~71_combout  = !\control_unit|phase_step[15]~69_combout  $ (!\control_unit|Mult0~323 )

	.dataa(!\control_unit|phase_step[15]~69_combout ),
	.datab(gnd),
	.datac(!\control_unit|Mult0~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[15]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[15]~71 .extended_lut = "off";
defparam \control_unit|phase_step[15]~71 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \control_unit|phase_step[15]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N40
dffeas \control_unit|phase_step[15]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[15]~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[15]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[15]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[15]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N36
cyclonev_lcell_comb \control_unit|phase_step[15]~70 (
// Equation(s):
// \control_unit|phase_step[15]~70_combout  = ( \control_unit|base_phase_step [15] & ( (!\control_unit|phase_step[15]~69_combout  $ (!\control_unit|phase_step[15]~_emulated_q )) # (\reset~input_o ) ) ) # ( !\control_unit|base_phase_step [15] & ( 
// (!\reset~input_o  & (!\control_unit|phase_step[15]~69_combout  $ (!\control_unit|phase_step[15]~_emulated_q ))) ) )

	.dataa(!\control_unit|phase_step[15]~69_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\control_unit|phase_step[15]~_emulated_q ),
	.datae(gnd),
	.dataf(!\control_unit|base_phase_step [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[15]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[15]~70 .extended_lut = "off";
defparam \control_unit|phase_step[15]~70 .lut_mask = 64'h50A050A05FAF5FAF;
defparam \control_unit|phase_step[15]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N42
cyclonev_lcell_comb \control_unit|phase_step[14]~65 (
// Equation(s):
// \control_unit|phase_step[14]~65_combout  = ( \control_unit|phase_step[14]~65_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[14]~DUPLICATE_q ) ) ) # ( !\control_unit|phase_step[14]~65_combout  & ( 
// (\control_unit|base_phase_step[14]~DUPLICATE_q  & \reset~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[14]~DUPLICATE_q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[14]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[14]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[14]~65 .extended_lut = "off";
defparam \control_unit|phase_step[14]~65 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control_unit|phase_step[14]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N45
cyclonev_lcell_comb \control_unit|phase_step[14]~67 (
// Equation(s):
// \control_unit|phase_step[14]~67_combout  = ( \control_unit|Mult0~322  & ( !\control_unit|phase_step[14]~65_combout  ) ) # ( !\control_unit|Mult0~322  & ( \control_unit|phase_step[14]~65_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[14]~65_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~322 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[14]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[14]~67 .extended_lut = "off";
defparam \control_unit|phase_step[14]~67 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[14]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N47
dffeas \control_unit|phase_step[14]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[14]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[14]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[14]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[14]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N33
cyclonev_lcell_comb \control_unit|phase_step[14]~66 (
// Equation(s):
// \control_unit|phase_step[14]~66_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[14]~DUPLICATE_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[14]~65_combout  $ (!\control_unit|phase_step[14]~_emulated_q ) ) )

	.dataa(!\control_unit|base_phase_step[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[14]~65_combout ),
	.datad(!\control_unit|phase_step[14]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[14]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[14]~66 .extended_lut = "off";
defparam \control_unit|phase_step[14]~66 .lut_mask = 64'h0FF00FF055555555;
defparam \control_unit|phase_step[14]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N39
cyclonev_lcell_comb \control_unit|phase_step[13]~61 (
// Equation(s):
// \control_unit|phase_step[13]~61_combout  = ( \control_unit|phase_step[13]~61_combout  & ( (!\reset~input_o ) # (!\control_unit|base_phase_step [13]) ) ) # ( !\control_unit|phase_step[13]~61_combout  & ( (\reset~input_o  & !\control_unit|base_phase_step 
// [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\control_unit|base_phase_step [13]),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[13]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[13]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[13]~61 .extended_lut = "off";
defparam \control_unit|phase_step[13]~61 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \control_unit|phase_step[13]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N30
cyclonev_lcell_comb \control_unit|phase_step[13]~63 (
// Equation(s):
// \control_unit|phase_step[13]~63_combout  = ( \control_unit|Mult0~321  & ( !\control_unit|phase_step[13]~61_combout  ) ) # ( !\control_unit|Mult0~321  & ( \control_unit|phase_step[13]~61_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[13]~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~321 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[13]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[13]~63 .extended_lut = "off";
defparam \control_unit|phase_step[13]~63 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[13]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N31
dffeas \control_unit|phase_step[13]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[13]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[13]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[13]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[13]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N36
cyclonev_lcell_comb \control_unit|phase_step[13]~62 (
// Equation(s):
// \control_unit|phase_step[13]~62_combout  = ( \reset~input_o  & ( !\control_unit|base_phase_step [13] ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[13]~61_combout  $ (!\control_unit|phase_step[13]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[13]~61_combout ),
	.datac(!\control_unit|phase_step[13]~_emulated_q ),
	.datad(!\control_unit|base_phase_step [13]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[13]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[13]~62 .extended_lut = "off";
defparam \control_unit|phase_step[13]~62 .lut_mask = 64'h3C3C3C3CFF00FF00;
defparam \control_unit|phase_step[13]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N18
cyclonev_lcell_comb \control_unit|phase_step[12]~57 (
// Equation(s):
// \control_unit|phase_step[12]~57_combout  = ( \control_unit|phase_step[12]~57_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step [12]) ) ) # ( !\control_unit|phase_step[12]~57_combout  & ( (\reset~input_o  & \control_unit|base_phase_step 
// [12]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step [12]),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[12]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[12]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[12]~57 .extended_lut = "off";
defparam \control_unit|phase_step[12]~57 .lut_mask = 64'h00330033CCFFCCFF;
defparam \control_unit|phase_step[12]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N21
cyclonev_lcell_comb \control_unit|phase_step[12]~59 (
// Equation(s):
// \control_unit|phase_step[12]~59_combout  = ( \control_unit|Mult0~320  & ( !\control_unit|phase_step[12]~57_combout  ) ) # ( !\control_unit|Mult0~320  & ( \control_unit|phase_step[12]~57_combout  ) )

	.dataa(!\control_unit|phase_step[12]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~320 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[12]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[12]~59 .extended_lut = "off";
defparam \control_unit|phase_step[12]~59 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[12]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N23
dffeas \control_unit|phase_step[12]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[12]~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[12]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[12]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[12]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N27
cyclonev_lcell_comb \control_unit|phase_step[12]~58 (
// Equation(s):
// \control_unit|phase_step[12]~58_combout  = (!\reset~input_o  & (!\control_unit|phase_step[12]~57_combout  $ (((!\control_unit|phase_step[12]~_emulated_q ))))) # (\reset~input_o  & (((\control_unit|base_phase_step [12]))))

	.dataa(!\control_unit|phase_step[12]~57_combout ),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|base_phase_step [12]),
	.datad(!\control_unit|phase_step[12]~_emulated_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[12]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[12]~58 .extended_lut = "off";
defparam \control_unit|phase_step[12]~58 .lut_mask = 64'h478B478B478B478B;
defparam \control_unit|phase_step[12]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N24
cyclonev_lcell_comb \control_unit|phase_step[11]~53 (
// Equation(s):
// \control_unit|phase_step[11]~53_combout  = ( \control_unit|phase_step[11]~53_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step [11]) ) ) # ( !\control_unit|phase_step[11]~53_combout  & ( (\reset~input_o  & \control_unit|base_phase_step 
// [11]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|base_phase_step [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[11]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[11]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[11]~53 .extended_lut = "off";
defparam \control_unit|phase_step[11]~53 .lut_mask = 64'h03030303CFCFCFCF;
defparam \control_unit|phase_step[11]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N15
cyclonev_lcell_comb \control_unit|phase_step[11]~55 (
// Equation(s):
// \control_unit|phase_step[11]~55_combout  = ( \control_unit|Mult0~319  & ( !\control_unit|phase_step[11]~53_combout  ) ) # ( !\control_unit|Mult0~319  & ( \control_unit|phase_step[11]~53_combout  ) )

	.dataa(!\control_unit|phase_step[11]~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~319 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[11]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[11]~55 .extended_lut = "off";
defparam \control_unit|phase_step[11]~55 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[11]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N17
dffeas \control_unit|phase_step[11]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[11]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[11]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[11]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[11]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N12
cyclonev_lcell_comb \control_unit|phase_step[11]~54 (
// Equation(s):
// \control_unit|phase_step[11]~54_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step [11] ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[11]~53_combout  $ (!\control_unit|phase_step[11]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[11]~53_combout ),
	.datab(!\control_unit|phase_step[11]~_emulated_q ),
	.datac(!\control_unit|base_phase_step [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[11]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[11]~54 .extended_lut = "off";
defparam \control_unit|phase_step[11]~54 .lut_mask = 64'h666666660F0F0F0F;
defparam \control_unit|phase_step[11]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N12
cyclonev_lcell_comb \control_unit|phase_step[10]~49 (
// Equation(s):
// \control_unit|phase_step[10]~49_combout  = ( \control_unit|phase_step[10]~49_combout  & ( (!\control_unit|base_phase_step [10]) # (!\reset~input_o ) ) ) # ( !\control_unit|phase_step[10]~49_combout  & ( (!\control_unit|base_phase_step [10] & 
// \reset~input_o ) ) )

	.dataa(!\control_unit|base_phase_step [10]),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[10]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[10]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[10]~49 .extended_lut = "off";
defparam \control_unit|phase_step[10]~49 .lut_mask = 64'h22222222EEEEEEEE;
defparam \control_unit|phase_step[10]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N33
cyclonev_lcell_comb \control_unit|phase_step[10]~51 (
// Equation(s):
// \control_unit|phase_step[10]~51_combout  = ( !\control_unit|phase_step[10]~49_combout  & ( \control_unit|Mult0~318  ) ) # ( \control_unit|phase_step[10]~49_combout  & ( !\control_unit|Mult0~318  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|phase_step[10]~49_combout ),
	.dataf(!\control_unit|Mult0~318 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[10]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[10]~51 .extended_lut = "off";
defparam \control_unit|phase_step[10]~51 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \control_unit|phase_step[10]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y26_N34
dffeas \control_unit|phase_step[10]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[10]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[10]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[10]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N15
cyclonev_lcell_comb \control_unit|phase_step[10]~50 (
// Equation(s):
// \control_unit|phase_step[10]~50_combout  = ( \control_unit|phase_step[10]~49_combout  & ( (!\reset~input_o  & ((!\control_unit|phase_step[10]~_emulated_q ))) # (\reset~input_o  & (!\control_unit|base_phase_step [10])) ) ) # ( 
// !\control_unit|phase_step[10]~49_combout  & ( (!\reset~input_o  & ((\control_unit|phase_step[10]~_emulated_q ))) # (\reset~input_o  & (!\control_unit|base_phase_step [10])) ) )

	.dataa(!\control_unit|base_phase_step [10]),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|phase_step[10]~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[10]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[10]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[10]~50 .extended_lut = "off";
defparam \control_unit|phase_step[10]~50 .lut_mask = 64'h2E2E2E2EE2E2E2E2;
defparam \control_unit|phase_step[10]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N51
cyclonev_lcell_comb \control_unit|phase_step[9]~45 (
// Equation(s):
// \control_unit|phase_step[9]~45_combout  = ( \control_unit|base_phase_step [9] & ( \control_unit|phase_step[9]~45_combout  & ( !\reset~input_o  ) ) ) # ( !\control_unit|base_phase_step [9] & ( \control_unit|phase_step[9]~45_combout  ) ) # ( 
// !\control_unit|base_phase_step [9] & ( !\control_unit|phase_step[9]~45_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step [9]),
	.dataf(!\control_unit|phase_step[9]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[9]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[9]~45 .extended_lut = "off";
defparam \control_unit|phase_step[9]~45 .lut_mask = 64'h0F0F0000FFFFF0F0;
defparam \control_unit|phase_step[9]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N36
cyclonev_lcell_comb \control_unit|phase_step[9]~47 (
// Equation(s):
// \control_unit|phase_step[9]~47_combout  = !\control_unit|phase_step[9]~45_combout  $ (!\control_unit|Mult0~317 )

	.dataa(!\control_unit|phase_step[9]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_unit|Mult0~317 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[9]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[9]~47 .extended_lut = "off";
defparam \control_unit|phase_step[9]~47 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \control_unit|phase_step[9]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N37
dffeas \control_unit|phase_step[9]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[9]~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[9]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[9]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[9]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N39
cyclonev_lcell_comb \control_unit|phase_step[9]~46 (
// Equation(s):
// \control_unit|phase_step[9]~46_combout  = ( \reset~input_o  & ( !\control_unit|base_phase_step [9] ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[9]~45_combout  $ (!\control_unit|phase_step[9]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[9]~45_combout ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[9]~_emulated_q ),
	.datad(!\control_unit|base_phase_step [9]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[9]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[9]~46 .extended_lut = "off";
defparam \control_unit|phase_step[9]~46 .lut_mask = 64'h5A5A5A5AFF00FF00;
defparam \control_unit|phase_step[9]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N27
cyclonev_lcell_comb \ecg_gen|Add0~45 (
// Equation(s):
// \ecg_gen|Add0~45_sumout  = SUM(( \ecg_gen|phase_acc [9] ) + ( \control_unit|phase_step[9]~46_combout  ) + ( \ecg_gen|Add0~42  ))
// \ecg_gen|Add0~46  = CARRY(( \ecg_gen|phase_acc [9] ) + ( \control_unit|phase_step[9]~46_combout  ) + ( \ecg_gen|Add0~42  ))

	.dataa(!\control_unit|phase_step[9]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~45_sumout ),
	.cout(\ecg_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~45 .extended_lut = "off";
defparam \ecg_gen|Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \ecg_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N29
dffeas \ecg_gen|phase_acc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[9] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N30
cyclonev_lcell_comb \ecg_gen|Add0~49 (
// Equation(s):
// \ecg_gen|Add0~49_sumout  = SUM(( \control_unit|phase_step[10]~50_combout  ) + ( \ecg_gen|phase_acc [10] ) + ( \ecg_gen|Add0~46  ))
// \ecg_gen|Add0~50  = CARRY(( \control_unit|phase_step[10]~50_combout  ) + ( \ecg_gen|phase_acc [10] ) + ( \ecg_gen|Add0~46  ))

	.dataa(!\control_unit|phase_step[10]~50_combout ),
	.datab(!\ecg_gen|phase_acc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~49_sumout ),
	.cout(\ecg_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~49 .extended_lut = "off";
defparam \ecg_gen|Add0~49 .lut_mask = 64'h0000CCCC00005555;
defparam \ecg_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N32
dffeas \ecg_gen|phase_acc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[10] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N33
cyclonev_lcell_comb \ecg_gen|Add0~53 (
// Equation(s):
// \ecg_gen|Add0~53_sumout  = SUM(( \control_unit|phase_step[11]~54_combout  ) + ( \ecg_gen|phase_acc [11] ) + ( \ecg_gen|Add0~50  ))
// \ecg_gen|Add0~54  = CARRY(( \control_unit|phase_step[11]~54_combout  ) + ( \ecg_gen|phase_acc [11] ) + ( \ecg_gen|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_unit|phase_step[11]~54_combout ),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [11]),
	.datag(gnd),
	.cin(\ecg_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~53_sumout ),
	.cout(\ecg_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~53 .extended_lut = "off";
defparam \ecg_gen|Add0~53 .lut_mask = 64'h0000FF00000000FF;
defparam \ecg_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N35
dffeas \ecg_gen|phase_acc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[11] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N36
cyclonev_lcell_comb \ecg_gen|Add0~57 (
// Equation(s):
// \ecg_gen|Add0~57_sumout  = SUM(( \ecg_gen|phase_acc[12]~DUPLICATE_q  ) + ( \control_unit|phase_step[12]~58_combout  ) + ( \ecg_gen|Add0~54  ))
// \ecg_gen|Add0~58  = CARRY(( \ecg_gen|phase_acc[12]~DUPLICATE_q  ) + ( \control_unit|phase_step[12]~58_combout  ) + ( \ecg_gen|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|phase_step[12]~58_combout ),
	.datad(!\ecg_gen|phase_acc[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~57_sumout ),
	.cout(\ecg_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~57 .extended_lut = "off";
defparam \ecg_gen|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \ecg_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N38
dffeas \ecg_gen|phase_acc[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[12]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N39
cyclonev_lcell_comb \ecg_gen|Add0~61 (
// Equation(s):
// \ecg_gen|Add0~61_sumout  = SUM(( \control_unit|phase_step[13]~62_combout  ) + ( \ecg_gen|phase_acc [13] ) + ( \ecg_gen|Add0~58  ))
// \ecg_gen|Add0~62  = CARRY(( \control_unit|phase_step[13]~62_combout  ) + ( \ecg_gen|phase_acc [13] ) + ( \ecg_gen|Add0~58  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[13]~62_combout ),
	.datac(!\ecg_gen|phase_acc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~61_sumout ),
	.cout(\ecg_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~61 .extended_lut = "off";
defparam \ecg_gen|Add0~61 .lut_mask = 64'h0000F0F000003333;
defparam \ecg_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N41
dffeas \ecg_gen|phase_acc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[13] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N42
cyclonev_lcell_comb \ecg_gen|Add0~65 (
// Equation(s):
// \ecg_gen|Add0~65_sumout  = SUM(( \control_unit|phase_step[14]~66_combout  ) + ( \ecg_gen|phase_acc[14]~DUPLICATE_q  ) + ( \ecg_gen|Add0~62  ))
// \ecg_gen|Add0~66  = CARRY(( \control_unit|phase_step[14]~66_combout  ) + ( \ecg_gen|phase_acc[14]~DUPLICATE_q  ) + ( \ecg_gen|Add0~62  ))

	.dataa(gnd),
	.datab(!\ecg_gen|phase_acc[14]~DUPLICATE_q ),
	.datac(!\control_unit|phase_step[14]~66_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~65_sumout ),
	.cout(\ecg_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~65 .extended_lut = "off";
defparam \ecg_gen|Add0~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \ecg_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N44
dffeas \ecg_gen|phase_acc[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[14]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N45
cyclonev_lcell_comb \ecg_gen|Add0~69 (
// Equation(s):
// \ecg_gen|Add0~69_sumout  = SUM(( \ecg_gen|phase_acc[15]~DUPLICATE_q  ) + ( \control_unit|phase_step[15]~70_combout  ) + ( \ecg_gen|Add0~66  ))
// \ecg_gen|Add0~70  = CARRY(( \ecg_gen|phase_acc[15]~DUPLICATE_q  ) + ( \control_unit|phase_step[15]~70_combout  ) + ( \ecg_gen|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|phase_step[15]~70_combout ),
	.datad(!\ecg_gen|phase_acc[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~69_sumout ),
	.cout(\ecg_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~69 .extended_lut = "off";
defparam \ecg_gen|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \ecg_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N47
dffeas \ecg_gen|phase_acc[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[15]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N48
cyclonev_lcell_comb \ecg_gen|Add0~73 (
// Equation(s):
// \ecg_gen|Add0~73_sumout  = SUM(( \control_unit|phase_step[16]~74_combout  ) + ( \ecg_gen|phase_acc [16] ) + ( \ecg_gen|Add0~70  ))
// \ecg_gen|Add0~74  = CARRY(( \control_unit|phase_step[16]~74_combout  ) + ( \ecg_gen|phase_acc [16] ) + ( \ecg_gen|Add0~70  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[16]~74_combout ),
	.datac(!\ecg_gen|phase_acc [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~73_sumout ),
	.cout(\ecg_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~73 .extended_lut = "off";
defparam \ecg_gen|Add0~73 .lut_mask = 64'h0000F0F000003333;
defparam \ecg_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N50
dffeas \ecg_gen|phase_acc[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[16] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N51
cyclonev_lcell_comb \ecg_gen|Add0~77 (
// Equation(s):
// \ecg_gen|Add0~77_sumout  = SUM(( \control_unit|phase_step[17]~78_combout  ) + ( \ecg_gen|phase_acc[17]~DUPLICATE_q  ) + ( \ecg_gen|Add0~74  ))
// \ecg_gen|Add0~78  = CARRY(( \control_unit|phase_step[17]~78_combout  ) + ( \ecg_gen|phase_acc[17]~DUPLICATE_q  ) + ( \ecg_gen|Add0~74  ))

	.dataa(!\ecg_gen|phase_acc[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[17]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~77_sumout ),
	.cout(\ecg_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~77 .extended_lut = "off";
defparam \ecg_gen|Add0~77 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ecg_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N53
dffeas \ecg_gen|phase_acc[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[17]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N54
cyclonev_lcell_comb \ecg_gen|Add0~81 (
// Equation(s):
// \ecg_gen|Add0~81_sumout  = SUM(( \ecg_gen|phase_acc [18] ) + ( \control_unit|phase_step[18]~82_combout  ) + ( \ecg_gen|Add0~78  ))
// \ecg_gen|Add0~82  = CARRY(( \ecg_gen|phase_acc [18] ) + ( \control_unit|phase_step[18]~82_combout  ) + ( \ecg_gen|Add0~78  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[18]~82_combout ),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~81_sumout ),
	.cout(\ecg_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~81 .extended_lut = "off";
defparam \ecg_gen|Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \ecg_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N56
dffeas \ecg_gen|phase_acc[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[18] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N57
cyclonev_lcell_comb \ecg_gen|Add0~85 (
// Equation(s):
// \ecg_gen|Add0~85_sumout  = SUM(( \ecg_gen|phase_acc [19] ) + ( \control_unit|phase_step[19]~86_combout  ) + ( \ecg_gen|Add0~82  ))
// \ecg_gen|Add0~86  = CARRY(( \ecg_gen|phase_acc [19] ) + ( \control_unit|phase_step[19]~86_combout  ) + ( \ecg_gen|Add0~82  ))

	.dataa(!\control_unit|phase_step[19]~86_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~85_sumout ),
	.cout(\ecg_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~85 .extended_lut = "off";
defparam \ecg_gen|Add0~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \ecg_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N59
dffeas \ecg_gen|phase_acc[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[19] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N0
cyclonev_lcell_comb \ecg_gen|Add0~89 (
// Equation(s):
// \ecg_gen|Add0~89_sumout  = SUM(( \ecg_gen|phase_acc [20] ) + ( \control_unit|phase_step[20]~90_combout  ) + ( \ecg_gen|Add0~86  ))
// \ecg_gen|Add0~90  = CARRY(( \ecg_gen|phase_acc [20] ) + ( \control_unit|phase_step[20]~90_combout  ) + ( \ecg_gen|Add0~86  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[20]~90_combout ),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~89_sumout ),
	.cout(\ecg_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~89 .extended_lut = "off";
defparam \ecg_gen|Add0~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \ecg_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N2
dffeas \ecg_gen|phase_acc[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[20] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N3
cyclonev_lcell_comb \ecg_gen|Add0~93 (
// Equation(s):
// \ecg_gen|Add0~93_sumout  = SUM(( \ecg_gen|phase_acc [21] ) + ( \control_unit|phase_step[21]~94_combout  ) + ( \ecg_gen|Add0~90  ))
// \ecg_gen|Add0~94  = CARRY(( \ecg_gen|phase_acc [21] ) + ( \control_unit|phase_step[21]~94_combout  ) + ( \ecg_gen|Add0~90  ))

	.dataa(!\control_unit|phase_step[21]~94_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~93_sumout ),
	.cout(\ecg_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~93 .extended_lut = "off";
defparam \ecg_gen|Add0~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \ecg_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N5
dffeas \ecg_gen|phase_acc[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[21] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N6
cyclonev_lcell_comb \ecg_gen|Add0~37 (
// Equation(s):
// \ecg_gen|Add0~37_sumout  = SUM(( \control_unit|phase_step[22]~6_combout  ) + ( \ecg_gen|phase_acc [22] ) + ( \ecg_gen|Add0~94  ))
// \ecg_gen|Add0~38  = CARRY(( \control_unit|phase_step[22]~6_combout  ) + ( \ecg_gen|phase_acc [22] ) + ( \ecg_gen|Add0~94  ))

	.dataa(!\ecg_gen|phase_acc [22]),
	.datab(gnd),
	.datac(!\control_unit|phase_step[22]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~37_sumout ),
	.cout(\ecg_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~37 .extended_lut = "off";
defparam \ecg_gen|Add0~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ecg_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N7
dffeas \ecg_gen|phase_acc[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[22] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N51
cyclonev_lcell_comb \control_unit|phase_step[23]~9 (
// Equation(s):
// \control_unit|phase_step[23]~9_combout  = ( \control_unit|base_phase_step[23]~_Duplicate_1_q  & ( \control_unit|phase_step[23]~9_combout  ) ) # ( !\control_unit|base_phase_step[23]~_Duplicate_1_q  & ( \control_unit|phase_step[23]~9_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[23]~_Duplicate_1_q  & ( !\control_unit|phase_step[23]~9_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[23]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[23]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[23]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[23]~9 .extended_lut = "off";
defparam \control_unit|phase_step[23]~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control_unit|phase_step[23]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N0
cyclonev_lcell_comb \control_unit|phase_step[23]~11 (
// Equation(s):
// \control_unit|phase_step[23]~11_combout  = ( \control_unit|Mult0~331  & ( !\control_unit|phase_step[23]~9_combout  ) ) # ( !\control_unit|Mult0~331  & ( \control_unit|phase_step[23]~9_combout  ) )

	.dataa(!\control_unit|phase_step[23]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[23]~11 .extended_lut = "off";
defparam \control_unit|phase_step[23]~11 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N2
dffeas \control_unit|phase_step[23]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[23]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[23]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[23]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[23]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N3
cyclonev_lcell_comb \control_unit|phase_step[23]~10 (
// Equation(s):
// \control_unit|phase_step[23]~10_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[23]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[23]~9_combout  $ (!\control_unit|phase_step[23]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[23]~9_combout ),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[23]~_Duplicate_1_q ),
	.datad(!\control_unit|phase_step[23]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[23]~10 .extended_lut = "off";
defparam \control_unit|phase_step[23]~10 .lut_mask = 64'h55AA55AA0F0F0F0F;
defparam \control_unit|phase_step[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N11
dffeas \ecg_gen|phase_acc[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[23] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N9
cyclonev_lcell_comb \ecg_gen|Add0~33 (
// Equation(s):
// \ecg_gen|Add0~33_sumout  = SUM(( \control_unit|phase_step[23]~10_combout  ) + ( \ecg_gen|phase_acc [23] ) + ( \ecg_gen|Add0~38  ))
// \ecg_gen|Add0~34  = CARRY(( \control_unit|phase_step[23]~10_combout  ) + ( \ecg_gen|phase_acc [23] ) + ( \ecg_gen|Add0~38  ))

	.dataa(gnd),
	.datab(!\control_unit|phase_step[23]~10_combout ),
	.datac(!\ecg_gen|phase_acc [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~33_sumout ),
	.cout(\ecg_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~33 .extended_lut = "off";
defparam \ecg_gen|Add0~33 .lut_mask = 64'h0000F0F000003333;
defparam \ecg_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N10
dffeas \ecg_gen|phase_acc[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[23]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N12
cyclonev_lcell_comb \control_unit|phase_step[24]~13 (
// Equation(s):
// \control_unit|phase_step[24]~13_combout  = ( \control_unit|base_phase_step[24]~_Duplicate_1_q  & ( \control_unit|phase_step[24]~13_combout  ) ) # ( !\control_unit|base_phase_step[24]~_Duplicate_1_q  & ( \control_unit|phase_step[24]~13_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[24]~_Duplicate_1_q  & ( !\control_unit|phase_step[24]~13_combout  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[24]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[24]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[24]~13 .extended_lut = "off";
defparam \control_unit|phase_step[24]~13 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control_unit|phase_step[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N30
cyclonev_lcell_comb \control_unit|phase_step[24]~15 (
// Equation(s):
// \control_unit|phase_step[24]~15_combout  = !\control_unit|phase_step[24]~13_combout  $ (!\control_unit|Mult0~332 )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[24]~13_combout ),
	.datac(!\control_unit|Mult0~332 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[24]~15 .extended_lut = "off";
defparam \control_unit|phase_step[24]~15 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \control_unit|phase_step[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N31
dffeas \control_unit|phase_step[24]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[24]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[24]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[24]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[24]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N33
cyclonev_lcell_comb \control_unit|phase_step[24]~14 (
// Equation(s):
// \control_unit|phase_step[24]~14_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[24]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[24]~13_combout  $ (!\control_unit|phase_step[24]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[24]~13_combout ),
	.datac(!\control_unit|base_phase_step[24]~_Duplicate_1_q ),
	.datad(!\control_unit|phase_step[24]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[24]~14 .extended_lut = "off";
defparam \control_unit|phase_step[24]~14 .lut_mask = 64'h33CC33CC0F0F0F0F;
defparam \control_unit|phase_step[24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N12
cyclonev_lcell_comb \ecg_gen|Add0~29 (
// Equation(s):
// \ecg_gen|Add0~29_sumout  = SUM(( \control_unit|phase_step[24]~14_combout  ) + ( \ecg_gen|phase_acc[24]~DUPLICATE_q  ) + ( \ecg_gen|Add0~34  ))
// \ecg_gen|Add0~30  = CARRY(( \control_unit|phase_step[24]~14_combout  ) + ( \ecg_gen|phase_acc[24]~DUPLICATE_q  ) + ( \ecg_gen|Add0~34  ))

	.dataa(gnd),
	.datab(!\ecg_gen|phase_acc[24]~DUPLICATE_q ),
	.datac(!\control_unit|phase_step[24]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~29_sumout ),
	.cout(\ecg_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~29 .extended_lut = "off";
defparam \ecg_gen|Add0~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \ecg_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N13
dffeas \ecg_gen|phase_acc[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[24]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N9
cyclonev_lcell_comb \control_unit|phase_step[25]~17 (
// Equation(s):
// \control_unit|phase_step[25]~17_combout  = ( \control_unit|base_phase_step[25]~_Duplicate_1_q  & ( \control_unit|phase_step[25]~17_combout  ) ) # ( !\control_unit|base_phase_step[25]~_Duplicate_1_q  & ( \control_unit|phase_step[25]~17_combout  & ( 
// !\reset~input_o  ) ) ) # ( \control_unit|base_phase_step[25]~_Duplicate_1_q  & ( !\control_unit|phase_step[25]~17_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|base_phase_step[25]~_Duplicate_1_q ),
	.dataf(!\control_unit|phase_step[25]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[25]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[25]~17 .extended_lut = "off";
defparam \control_unit|phase_step[25]~17 .lut_mask = 64'h00005555AAAAFFFF;
defparam \control_unit|phase_step[25]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N57
cyclonev_lcell_comb \control_unit|phase_step[25]~19 (
// Equation(s):
// \control_unit|phase_step[25]~19_combout  = ( \control_unit|Mult0~333  & ( !\control_unit|phase_step[25]~17_combout  ) ) # ( !\control_unit|Mult0~333  & ( \control_unit|phase_step[25]~17_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[25]~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~333 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[25]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[25]~19 .extended_lut = "off";
defparam \control_unit|phase_step[25]~19 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[25]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N59
dffeas \control_unit|phase_step[25]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[25]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[25]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[25]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[25]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N54
cyclonev_lcell_comb \control_unit|phase_step[25]~18 (
// Equation(s):
// \control_unit|phase_step[25]~18_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[25]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[25]~17_combout  $ (!\control_unit|phase_step[25]~_emulated_q ) ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[25]~17_combout ),
	.datac(!\control_unit|base_phase_step[25]~_Duplicate_1_q ),
	.datad(!\control_unit|phase_step[25]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[25]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[25]~18 .extended_lut = "off";
defparam \control_unit|phase_step[25]~18 .lut_mask = 64'h33CC33CC0F0F0F0F;
defparam \control_unit|phase_step[25]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N15
cyclonev_lcell_comb \ecg_gen|Add0~25 (
// Equation(s):
// \ecg_gen|Add0~25_sumout  = SUM(( \control_unit|phase_step[25]~18_combout  ) + ( \ecg_gen|phase_acc [25] ) + ( \ecg_gen|Add0~30  ))
// \ecg_gen|Add0~26  = CARRY(( \control_unit|phase_step[25]~18_combout  ) + ( \ecg_gen|phase_acc [25] ) + ( \ecg_gen|Add0~30  ))

	.dataa(!\control_unit|phase_step[25]~18_combout ),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~25_sumout ),
	.cout(\ecg_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~25 .extended_lut = "off";
defparam \ecg_gen|Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \ecg_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N17
dffeas \ecg_gen|phase_acc[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[25] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N42
cyclonev_lcell_comb \control_unit|phase_step[26]~21 (
// Equation(s):
// \control_unit|phase_step[26]~21_combout  = ( \control_unit|phase_step[26]~21_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[26]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[26]~21_combout  & ( 
// (\control_unit|base_phase_step[26]~_Duplicate_1_q  & \reset~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|base_phase_step[26]~_Duplicate_1_q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[26]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[26]~21 .extended_lut = "off";
defparam \control_unit|phase_step[26]~21 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control_unit|phase_step[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N45
cyclonev_lcell_comb \control_unit|phase_step[26]~23 (
// Equation(s):
// \control_unit|phase_step[26]~23_combout  = ( \control_unit|Mult0~334  & ( !\control_unit|phase_step[26]~21_combout  ) ) # ( !\control_unit|Mult0~334  & ( \control_unit|phase_step[26]~21_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[26]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[26]~23 .extended_lut = "off";
defparam \control_unit|phase_step[26]~23 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N47
dffeas \control_unit|phase_step[26]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[26]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[26]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[26]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[26]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N3
cyclonev_lcell_comb \control_unit|phase_step[26]~22 (
// Equation(s):
// \control_unit|phase_step[26]~22_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[26]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[26]~21_combout  $ (!\control_unit|phase_step[26]~_emulated_q ) ) )

	.dataa(!\control_unit|base_phase_step[26]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[26]~21_combout ),
	.datad(!\control_unit|phase_step[26]~_emulated_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[26]~22 .extended_lut = "off";
defparam \control_unit|phase_step[26]~22 .lut_mask = 64'h0FF00FF055555555;
defparam \control_unit|phase_step[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N20
dffeas \ecg_gen|phase_acc[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[26] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N18
cyclonev_lcell_comb \ecg_gen|Add0~5 (
// Equation(s):
// \ecg_gen|Add0~5_sumout  = SUM(( \control_unit|phase_step[26]~22_combout  ) + ( \ecg_gen|phase_acc [26] ) + ( \ecg_gen|Add0~26  ))
// \ecg_gen|Add0~6  = CARRY(( \control_unit|phase_step[26]~22_combout  ) + ( \ecg_gen|phase_acc [26] ) + ( \ecg_gen|Add0~26  ))

	.dataa(!\control_unit|phase_step[26]~22_combout ),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~5_sumout ),
	.cout(\ecg_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~5 .extended_lut = "off";
defparam \ecg_gen|Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \ecg_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N19
dffeas \ecg_gen|phase_acc[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[26]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N6
cyclonev_lcell_comb \control_unit|phase_step[27]~25 (
// Equation(s):
// \control_unit|phase_step[27]~25_combout  = ( \control_unit|phase_step[27]~25_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[27]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[27]~25_combout  & ( (\reset~input_o  & 
// \control_unit|base_phase_step[27]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step[27]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[27]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[27]~25 .extended_lut = "off";
defparam \control_unit|phase_step[27]~25 .lut_mask = 64'h00330033CCFFCCFF;
defparam \control_unit|phase_step[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N0
cyclonev_lcell_comb \control_unit|phase_step[27]~27 (
// Equation(s):
// \control_unit|phase_step[27]~27_combout  = ( \control_unit|Mult0~335  & ( !\control_unit|phase_step[27]~25_combout  ) ) # ( !\control_unit|Mult0~335  & ( \control_unit|phase_step[27]~25_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[27]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~335 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[27]~27 .extended_lut = "off";
defparam \control_unit|phase_step[27]~27 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N2
dffeas \control_unit|phase_step[27]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[27]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[27]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[27]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N9
cyclonev_lcell_comb \control_unit|phase_step[27]~26 (
// Equation(s):
// \control_unit|phase_step[27]~26_combout  = ( \control_unit|phase_step[27]~25_combout  & ( (!\reset~input_o  & (!\control_unit|phase_step[27]~_emulated_q )) # (\reset~input_o  & ((\control_unit|base_phase_step[27]~_Duplicate_1_q ))) ) ) # ( 
// !\control_unit|phase_step[27]~25_combout  & ( (!\reset~input_o  & (\control_unit|phase_step[27]~_emulated_q )) # (\reset~input_o  & ((\control_unit|base_phase_step[27]~_Duplicate_1_q ))) ) )

	.dataa(!\control_unit|phase_step[27]~_emulated_q ),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|base_phase_step[27]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[27]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[27]~26 .extended_lut = "off";
defparam \control_unit|phase_step[27]~26 .lut_mask = 64'h474747478B8B8B8B;
defparam \control_unit|phase_step[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N23
dffeas \ecg_gen|phase_acc[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[27] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N21
cyclonev_lcell_comb \ecg_gen|Add0~1 (
// Equation(s):
// \ecg_gen|Add0~1_sumout  = SUM(( \ecg_gen|phase_acc [27] ) + ( \control_unit|phase_step[27]~26_combout  ) + ( \ecg_gen|Add0~6  ))
// \ecg_gen|Add0~2  = CARRY(( \ecg_gen|phase_acc [27] ) + ( \control_unit|phase_step[27]~26_combout  ) + ( \ecg_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|phase_step[27]~26_combout ),
	.datad(!\ecg_gen|phase_acc [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~1_sumout ),
	.cout(\ecg_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~1 .extended_lut = "off";
defparam \ecg_gen|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \ecg_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N22
dffeas \ecg_gen|phase_acc[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[27]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y25_N26
dffeas \ecg_gen|phase_acc[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[28] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N15
cyclonev_lcell_comb \control_unit|phase_step[28]~29 (
// Equation(s):
// \control_unit|phase_step[28]~29_combout  = ( \control_unit|phase_step[28]~29_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[28]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[28]~29_combout  & ( 
// (\control_unit|base_phase_step[28]~_Duplicate_1_q  & \reset~input_o ) ) )

	.dataa(!\control_unit|base_phase_step[28]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[28]~29 .extended_lut = "off";
defparam \control_unit|phase_step[28]~29 .lut_mask = 64'h05050505F5F5F5F5;
defparam \control_unit|phase_step[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N12
cyclonev_lcell_comb \control_unit|phase_step[28]~31 (
// Equation(s):
// \control_unit|phase_step[28]~31_combout  = ( \control_unit|Mult0~336  & ( !\control_unit|phase_step[28]~29_combout  ) ) # ( !\control_unit|Mult0~336  & ( \control_unit|phase_step[28]~29_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[28]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~336 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[28]~31 .extended_lut = "off";
defparam \control_unit|phase_step[28]~31 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N13
dffeas \control_unit|phase_step[28]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[28]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[28]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[28]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[28]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N51
cyclonev_lcell_comb \control_unit|phase_step[28]~30 (
// Equation(s):
// \control_unit|phase_step[28]~30_combout  = ( \control_unit|phase_step[28]~29_combout  & ( (!\reset~input_o  & ((!\control_unit|phase_step[28]~_emulated_q ))) # (\reset~input_o  & (\control_unit|base_phase_step[28]~_Duplicate_1_q )) ) ) # ( 
// !\control_unit|phase_step[28]~29_combout  & ( (!\reset~input_o  & ((\control_unit|phase_step[28]~_emulated_q ))) # (\reset~input_o  & (\control_unit|base_phase_step[28]~_Duplicate_1_q )) ) )

	.dataa(!\control_unit|base_phase_step[28]~_Duplicate_1_q ),
	.datab(!\reset~input_o ),
	.datac(!\control_unit|phase_step[28]~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[28]~30 .extended_lut = "off";
defparam \control_unit|phase_step[28]~30 .lut_mask = 64'h1D1D1D1DD1D1D1D1;
defparam \control_unit|phase_step[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N24
cyclonev_lcell_comb \ecg_gen|Add0~21 (
// Equation(s):
// \ecg_gen|Add0~21_sumout  = SUM(( \control_unit|phase_step[28]~30_combout  ) + ( \ecg_gen|phase_acc [28] ) + ( \ecg_gen|Add0~2  ))
// \ecg_gen|Add0~22  = CARRY(( \control_unit|phase_step[28]~30_combout  ) + ( \ecg_gen|phase_acc [28] ) + ( \ecg_gen|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc [28]),
	.datad(!\control_unit|phase_step[28]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~21_sumout ),
	.cout(\ecg_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~21 .extended_lut = "off";
defparam \ecg_gen|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \ecg_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N25
dffeas \ecg_gen|phase_acc[28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[28]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N48
cyclonev_lcell_comb \control_unit|phase_step[29]~33 (
// Equation(s):
// \control_unit|phase_step[29]~33_combout  = ( \control_unit|phase_step[29]~33_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[29]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[29]~33_combout  & ( (\reset~input_o  & 
// \control_unit|base_phase_step[29]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step[29]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[29]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[29]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[29]~33 .extended_lut = "off";
defparam \control_unit|phase_step[29]~33 .lut_mask = 64'h00330033CCFFCCFF;
defparam \control_unit|phase_step[29]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N39
cyclonev_lcell_comb \control_unit|phase_step[29]~35 (
// Equation(s):
// \control_unit|phase_step[29]~35_combout  = !\control_unit|phase_step[29]~33_combout  $ (!\control_unit|Mult0~337 )

	.dataa(!\control_unit|phase_step[29]~33_combout ),
	.datab(gnd),
	.datac(!\control_unit|Mult0~337 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[29]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[29]~35 .extended_lut = "off";
defparam \control_unit|phase_step[29]~35 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \control_unit|phase_step[29]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N41
dffeas \control_unit|phase_step[29]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[29]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[29]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[29]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[29]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N36
cyclonev_lcell_comb \control_unit|phase_step[29]~34 (
// Equation(s):
// \control_unit|phase_step[29]~34_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[29]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[29]~33_combout  $ (!\control_unit|phase_step[29]~_emulated_q ) ) )

	.dataa(!\control_unit|phase_step[29]~33_combout ),
	.datab(!\control_unit|phase_step[29]~_emulated_q ),
	.datac(gnd),
	.datad(!\control_unit|base_phase_step[29]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[29]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[29]~34 .extended_lut = "off";
defparam \control_unit|phase_step[29]~34 .lut_mask = 64'h6666666600FF00FF;
defparam \control_unit|phase_step[29]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N27
cyclonev_lcell_comb \ecg_gen|Add0~17 (
// Equation(s):
// \ecg_gen|Add0~17_sumout  = SUM(( \ecg_gen|phase_acc [29] ) + ( \control_unit|phase_step[29]~34_combout  ) + ( \ecg_gen|Add0~22  ))
// \ecg_gen|Add0~18  = CARRY(( \ecg_gen|phase_acc [29] ) + ( \control_unit|phase_step[29]~34_combout  ) + ( \ecg_gen|Add0~22  ))

	.dataa(!\control_unit|phase_step[29]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ecg_gen|phase_acc [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~17_sumout ),
	.cout(\ecg_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~17 .extended_lut = "off";
defparam \ecg_gen|Add0~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \ecg_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N29
dffeas \ecg_gen|phase_acc[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[29] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N33
cyclonev_lcell_comb \control_unit|phase_step[30]~37 (
// Equation(s):
// \control_unit|phase_step[30]~37_combout  = ( \control_unit|phase_step[30]~37_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[30]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[30]~37_combout  & ( (\reset~input_o  & 
// \control_unit|base_phase_step[30]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\control_unit|base_phase_step[30]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[30]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[30]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[30]~37 .extended_lut = "off";
defparam \control_unit|phase_step[30]~37 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control_unit|phase_step[30]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N30
cyclonev_lcell_comb \control_unit|phase_step[30]~39 (
// Equation(s):
// \control_unit|phase_step[30]~39_combout  = ( \control_unit|Mult0~338  & ( !\control_unit|phase_step[30]~37_combout  ) ) # ( !\control_unit|Mult0~338  & ( \control_unit|phase_step[30]~37_combout  ) )

	.dataa(!\control_unit|phase_step[30]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~338 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[30]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[30]~39 .extended_lut = "off";
defparam \control_unit|phase_step[30]~39 .lut_mask = 64'h55555555AAAAAAAA;
defparam \control_unit|phase_step[30]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N32
dffeas \control_unit|phase_step[30]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[30]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[30]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[30]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[30]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N21
cyclonev_lcell_comb \control_unit|phase_step[30]~38 (
// Equation(s):
// \control_unit|phase_step[30]~38_combout  = ( \control_unit|phase_step[30]~37_combout  & ( (!\reset~input_o  & ((!\control_unit|phase_step[30]~_emulated_q ))) # (\reset~input_o  & (\control_unit|base_phase_step[30]~_Duplicate_1_q )) ) ) # ( 
// !\control_unit|phase_step[30]~37_combout  & ( (!\reset~input_o  & ((\control_unit|phase_step[30]~_emulated_q ))) # (\reset~input_o  & (\control_unit|base_phase_step[30]~_Duplicate_1_q )) ) )

	.dataa(!\control_unit|base_phase_step[30]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\control_unit|phase_step[30]~_emulated_q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[30]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[30]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[30]~38 .extended_lut = "off";
defparam \control_unit|phase_step[30]~38 .lut_mask = 64'h0F550F55F055F055;
defparam \control_unit|phase_step[30]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N30
cyclonev_lcell_comb \ecg_gen|Add0~13 (
// Equation(s):
// \ecg_gen|Add0~13_sumout  = SUM(( \control_unit|phase_step[30]~38_combout  ) + ( \ecg_gen|phase_acc [30] ) + ( \ecg_gen|Add0~18  ))
// \ecg_gen|Add0~14  = CARRY(( \control_unit|phase_step[30]~38_combout  ) + ( \ecg_gen|phase_acc [30] ) + ( \ecg_gen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|phase_step[30]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [30]),
	.datag(gnd),
	.cin(\ecg_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~13_sumout ),
	.cout(\ecg_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~13 .extended_lut = "off";
defparam \ecg_gen|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \ecg_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N31
dffeas \ecg_gen|phase_acc[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[30] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N27
cyclonev_lcell_comb \control_unit|phase_step[31]~41 (
// Equation(s):
// \control_unit|phase_step[31]~41_combout  = ( \control_unit|phase_step[31]~41_combout  & ( (!\reset~input_o ) # (\control_unit|base_phase_step[31]~_Duplicate_1_q ) ) ) # ( !\control_unit|phase_step[31]~41_combout  & ( 
// (\control_unit|base_phase_step[31]~_Duplicate_1_q  & \reset~input_o ) ) )

	.dataa(!\control_unit|base_phase_step[31]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|phase_step[31]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[31]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[31]~41 .extended_lut = "off";
defparam \control_unit|phase_step[31]~41 .lut_mask = 64'h05050505F5F5F5F5;
defparam \control_unit|phase_step[31]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N18
cyclonev_lcell_comb \control_unit|phase_step[31]~43 (
// Equation(s):
// \control_unit|phase_step[31]~43_combout  = ( \control_unit|Mult0~339  & ( !\control_unit|phase_step[31]~41_combout  ) ) # ( !\control_unit|Mult0~339  & ( \control_unit|phase_step[31]~41_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit|phase_step[31]~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Mult0~339 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[31]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[31]~43 .extended_lut = "off";
defparam \control_unit|phase_step[31]~43 .lut_mask = 64'h33333333CCCCCCCC;
defparam \control_unit|phase_step[31]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N20
dffeas \control_unit|phase_step[31]~_emulated (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_unit|phase_step[31]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|phase_step[31]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|phase_step[31]~_emulated .is_wysiwyg = "true";
defparam \control_unit|phase_step[31]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N24
cyclonev_lcell_comb \control_unit|phase_step[31]~42 (
// Equation(s):
// \control_unit|phase_step[31]~42_combout  = ( \reset~input_o  & ( \control_unit|base_phase_step[31]~_Duplicate_1_q  ) ) # ( !\reset~input_o  & ( !\control_unit|phase_step[31]~41_combout  $ (!\control_unit|phase_step[31]~_emulated_q ) ) )

	.dataa(!\control_unit|base_phase_step[31]~_Duplicate_1_q ),
	.datab(!\control_unit|phase_step[31]~41_combout ),
	.datac(!\control_unit|phase_step[31]~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|phase_step[31]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|phase_step[31]~42 .extended_lut = "off";
defparam \control_unit|phase_step[31]~42 .lut_mask = 64'h3C3C3C3C55555555;
defparam \control_unit|phase_step[31]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N33
cyclonev_lcell_comb \ecg_gen|Add0~9 (
// Equation(s):
// \ecg_gen|Add0~9_sumout  = SUM(( \control_unit|phase_step[31]~42_combout  ) + ( \ecg_gen|phase_acc [31] ) + ( \ecg_gen|Add0~14  ))

	.dataa(!\ecg_gen|phase_acc [31]),
	.datab(gnd),
	.datac(!\control_unit|phase_step[31]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ecg_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ecg_gen|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ecg_gen|Add0~9 .extended_lut = "off";
defparam \ecg_gen|Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ecg_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N35
dffeas \ecg_gen|phase_acc[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[31] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "DCA898DD9F4D8AF1B7A3D5292985E24A0B301BD0C52D08D1B1590EC0DBE0C5EB59E1DA554A20EFB8C7EF8969E8420FD0ABA1C52F3975C25B8B00CF93D2AE1809A35ACD21ABCAC0E98869AA4E0E20DBC2C82DC985E85A8FE073FAC32D88098D4288C00FAFD86E7879A6464E60DF88D92E488D89500CF0FF97DBACB8D5C24609D157F7DE2EC925B34F8C107B9BD72E797DAA5B0AB1EFD3D5E8E9B99D404D201BA6D2AF98B1FD598801DB92C06DF861B9540FB0A7EAD76E38B9BF4289005BF2CDAFB8D98E5B0D71EBBECFAE59BDB9544D40C798DA2B3825EE588FB0EF97CD2998E990544D611B9BD7E9B8E5E5468D407B86C22B1801814D0B619FD5CBEB6861E643";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "C831CBDDC92E789DE34B4E40E7ABC72AA91D8059CFA0A380C06C98DDE84E4D90CFC4CA2DC8E5FD5C0CD177CAC36AD80DC55ACDB06BCDD2AA497DFE590B21A78CDA6B2991FE57CA412BCDC6ADB9ADC540CAD037CAD76CD9C1FD4E4DC0A3C4CCED98E5E84DCC900780CA2FA99D8051CAA073ABCE6E48B5E349CE7093DDDCA8383DE6460B60BFD5D9EB68D181400B102386C7AD4869E54E49B17F9BD1AD6945904E8990D397CEEFB989EE424B31A398CC6D4945B95BCE50FBBEDEAD79B18E4D8FB0DBF2C5A90829BF4B8E3177EACA6FB941B9460DF00792DDA80999FD4B0F912BA6C1AD28059D5B88E15FD3DEEAB9B1AA57CE71739BC7AC18F9B3524EC1E3F7D569";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D861C24D4CB1BB97CFECF9018948CE419388CDEE6865A6478E7187AFC0E8C8298D408D8033FAC72FE9A9E8584DC083C2CDAE28E1AA4689800FCADAAD29ADA3408E112B93CCEB09B9C2574F3053A1CAAFD821E8568F807FB8CEEA2955DA5E0B505FE0CDAEC991B14D0D0053D0C1AB38A1E258492153A3DB6AF8D99F4DC891CBFF3B15569E4FAA33FFC43B2294C7F67CADB2BF600E3290E6AA2DBEB72EA07E31D2979A04A273CE8C2633D6661276B5B61ED03D3296B6061CBC32EEAC4B2517D7723BBCF0CFD01436D4671234A9B7CEA01C2F9027F676BD360F08643490677251B5352F6C3F3F57770238B1778E9C563E97A6EE55A7B1FEBC473C1136A61CB1B41E";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "2467399726562BA831DF00432097763E34BCB33F8C0B21D507C241B770CF6038251656CA61BE35EFA04C3750F71A25A3B63ED4742057B6C22FB534EF206C2A1636A250BCB07F9020281797FE25A370AEB4463D92B75670BF363E8C472A9456924EA3708E604323D4369679B130AF00583592D77A5DAAB28FDC092FD2871A78B7F5BFB0012E9776DE7BAC77AE94333093465E5EBDF64ED85E3751569E76A9705EAC1A2D90269661BBB11E04143453176E19BCF03F10112513A63E60BEB2CFD4623D52C7EA60A3F3AE5011311037CE19B6F31F4414205117BA61A9702ED81A2AD0569676A9F15F745E2D9647DE5EA5F34F08332957A6C67BADF77EE8013B15B77E";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "78B1B28EFC093DD286AA5DB7B2DF58583010A71279A9743E3C43261086364EA9345EA84728D637F270B572BFD8462B50A63625BFF79E8020391077CA50AA363EA06C3214E7522FAC37BE04742D56363A25B1B0FF744C3A15E7E261ACB65E50383610C77641BC350E1C0B38D337CA34A3F77E08433011D6822BA5772F98672254171A1CAA713FC0472BD1F67A55AEF7AFE85629D7871638B0377FF43F36D5275251B7306F4864309607D276BF702EF81C2A17C69A34B1346F6C143D10C7CE3BB737DE504B2AD2E7C21CA076BF283D2D16175A76A1366F3C2628D3C62604B9B29F1C7E2A1727EA2DAAB0EF280E3612B6DA7CBF74CE283B3C53F6A24FA9F55FB07F";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N15
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a0  & ( (!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o  & (\waveform_select[2]~input_o  & \sawtooth_gen|sawtooth_wave [0])) # (\waveform_select[1]~input_o  & 
// (!\waveform_select[2]~input_o )))) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a0  & ( (!\waveform_select[1]~input_o  & (!\waveform_select[0]~input_o  & (\waveform_select[2]~input_o  & \sawtooth_gen|sawtooth_wave [0]))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\waveform_select[0]~input_o ),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\sawtooth_gen|sawtooth_wave [0]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h0008000840484048;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N57
cyclonev_lcell_comb \noise_gen|lfsr[1]~1 (
// Equation(s):
// \noise_gen|lfsr[1]~1_combout  = !\noise_gen|lfsr [0]

	.dataa(!\noise_gen|lfsr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|lfsr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|lfsr[1]~1 .extended_lut = "off";
defparam \noise_gen|lfsr[1]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \noise_gen|lfsr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N14
dffeas \ecg_gen|phase_acc[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[24] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N42
cyclonev_lcell_comb \noise_gen|Equal0~1 (
// Equation(s):
// \noise_gen|Equal0~1_combout  = ( !\ecg_gen|phase_acc [25] & ( (!\ecg_gen|phase_acc [23] & (!\ecg_gen|phase_acc [22] & !\ecg_gen|phase_acc [24])) ) )

	.dataa(gnd),
	.datab(!\ecg_gen|phase_acc [23]),
	.datac(!\ecg_gen|phase_acc [22]),
	.datad(!\ecg_gen|phase_acc [24]),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|Equal0~1 .extended_lut = "off";
defparam \noise_gen|Equal0~1 .lut_mask = 64'hC000C00000000000;
defparam \noise_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N45
cyclonev_lcell_comb \noise_gen|Equal0~0 (
// Equation(s):
// \noise_gen|Equal0~0_combout  = ( !\ecg_gen|phase_acc [31] & ( (!\ecg_gen|phase_acc [30] & (!\ecg_gen|phase_acc[28]~DUPLICATE_q  & !\ecg_gen|phase_acc [29])) ) )

	.dataa(!\ecg_gen|phase_acc [30]),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc[28]~DUPLICATE_q ),
	.datad(!\ecg_gen|phase_acc [29]),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|Equal0~0 .extended_lut = "off";
defparam \noise_gen|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \noise_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N48
cyclonev_lcell_comb \noise_gen|Equal0~2 (
// Equation(s):
// \noise_gen|Equal0~2_combout  = ( \noise_gen|Equal0~0_combout  & ( ((!\noise_gen|Equal0~1_combout ) # (\ecg_gen|phase_acc [26])) # (\ecg_gen|phase_acc [27]) ) ) # ( !\noise_gen|Equal0~0_combout  )

	.dataa(!\ecg_gen|phase_acc [27]),
	.datab(!\noise_gen|Equal0~1_combout ),
	.datac(!\ecg_gen|phase_acc [26]),
	.datad(gnd),
	.datae(!\noise_gen|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|Equal0~2 .extended_lut = "off";
defparam \noise_gen|Equal0~2 .lut_mask = 64'hFFFFDFDFFFFFDFDF;
defparam \noise_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y27_N59
dffeas \noise_gen|lfsr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\noise_gen|lfsr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[1] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N56
dffeas \noise_gen|lfsr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [1]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[2] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N19
dffeas \noise_gen|lfsr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [2]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[3] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N5
dffeas \noise_gen|lfsr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [3]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[4] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N11
dffeas \noise_gen|lfsr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [4]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[5] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N56
dffeas \noise_gen|lfsr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [5]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[6] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N59
dffeas \noise_gen|lfsr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [6]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[7] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N47
dffeas \noise_gen|lfsr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [7]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[8] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N49
dffeas \noise_gen|lfsr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [8]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[9] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N52
dffeas \noise_gen|lfsr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [9]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[10] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N29
dffeas \noise_gen|lfsr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [10]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[11] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N7
dffeas \noise_gen|lfsr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [11]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[12] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N44
dffeas \noise_gen|lfsr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [12]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[13] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N51
cyclonev_lcell_comb \noise_gen|lfsr[14]~feeder (
// Equation(s):
// \noise_gen|lfsr[14]~feeder_combout  = \noise_gen|lfsr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\noise_gen|lfsr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|lfsr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|lfsr[14]~feeder .extended_lut = "off";
defparam \noise_gen|lfsr[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \noise_gen|lfsr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N53
dffeas \noise_gen|lfsr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\noise_gen|lfsr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[14] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N6
cyclonev_lcell_comb \noise_gen|lfsr[15]~feeder (
// Equation(s):
// \noise_gen|lfsr[15]~feeder_combout  = \noise_gen|lfsr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\noise_gen|lfsr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|lfsr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|lfsr[15]~feeder .extended_lut = "off";
defparam \noise_gen|lfsr[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \noise_gen|lfsr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N8
dffeas \noise_gen|lfsr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\noise_gen|lfsr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[15] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N34
dffeas \noise_gen|lfsr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [15]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[16] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N38
dffeas \noise_gen|lfsr[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [16]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[17] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N46
dffeas \noise_gen|lfsr[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [17]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[18] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N43
dffeas \noise_gen|lfsr[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [18]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[19] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N40
dffeas \noise_gen|lfsr[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [19]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[20] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N49
dffeas \noise_gen|lfsr[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [20]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[21] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N23
dffeas \noise_gen|lfsr[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [21]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[22] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N41
dffeas \noise_gen|lfsr[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\noise_gen|lfsr [22]),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[23] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N0
cyclonev_lcell_comb \noise_gen|feedback (
// Equation(s):
// \noise_gen|feedback~combout  = ( \noise_gen|lfsr [21] & ( !\noise_gen|lfsr [23] $ (!\noise_gen|lfsr [22] $ (\noise_gen|lfsr [16])) ) ) # ( !\noise_gen|lfsr [21] & ( !\noise_gen|lfsr [23] $ (!\noise_gen|lfsr [22] $ (!\noise_gen|lfsr [16])) ) )

	.dataa(gnd),
	.datab(!\noise_gen|lfsr [23]),
	.datac(!\noise_gen|lfsr [22]),
	.datad(!\noise_gen|lfsr [16]),
	.datae(gnd),
	.dataf(!\noise_gen|lfsr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\noise_gen|feedback~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \noise_gen|feedback .extended_lut = "off";
defparam \noise_gen|feedback .lut_mask = 64'hC33CC33C3CC33CC3;
defparam \noise_gen|feedback .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y27_N2
dffeas \noise_gen|lfsr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\noise_gen|feedback~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise_gen|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise_gen|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise_gen|lfsr[0] .is_wysiwyg = "true";
defparam \noise_gen|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \duty_cycle[0]~input (
	.i(duty_cycle[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[0]~input_o ));
// synopsys translate_off
defparam \duty_cycle[0]~input .bus_hold = "false";
defparam \duty_cycle[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \duty_cycle[7]~input (
	.i(duty_cycle[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[7]~input_o ));
// synopsys translate_off
defparam \duty_cycle[7]~input .bus_hold = "false";
defparam \duty_cycle[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \duty_cycle[6]~input (
	.i(duty_cycle[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[6]~input_o ));
// synopsys translate_off
defparam \duty_cycle[6]~input .bus_hold = "false";
defparam \duty_cycle[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \duty_cycle[4]~input (
	.i(duty_cycle[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[4]~input_o ));
// synopsys translate_off
defparam \duty_cycle[4]~input .bus_hold = "false";
defparam \duty_cycle[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \duty_cycle[3]~input (
	.i(duty_cycle[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[3]~input_o ));
// synopsys translate_off
defparam \duty_cycle[3]~input .bus_hold = "false";
defparam \duty_cycle[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \duty_cycle[1]~input (
	.i(duty_cycle[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[1]~input_o ));
// synopsys translate_off
defparam \duty_cycle[1]~input .bus_hold = "false";
defparam \duty_cycle[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \duty_cycle[2]~input (
	.i(duty_cycle[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[2]~input_o ));
// synopsys translate_off
defparam \duty_cycle[2]~input .bus_hold = "false";
defparam \duty_cycle[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N30
cyclonev_lcell_comb \square_gen|Selector33~1 (
// Equation(s):
// \square_gen|Selector33~1_combout  = ( !\duty_cycle[1]~input_o  & ( !\duty_cycle[2]~input_o  & ( (!\duty_cycle[4]~input_o  & !\duty_cycle[3]~input_o ) ) ) )

	.dataa(!\duty_cycle[4]~input_o ),
	.datab(gnd),
	.datac(!\duty_cycle[3]~input_o ),
	.datad(gnd),
	.datae(!\duty_cycle[1]~input_o ),
	.dataf(!\duty_cycle[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\square_gen|Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \square_gen|Selector33~1 .extended_lut = "off";
defparam \square_gen|Selector33~1 .lut_mask = 64'hA0A0000000000000;
defparam \square_gen|Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \duty_cycle[5]~input (
	.i(duty_cycle[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\duty_cycle[5]~input_o ));
// synopsys translate_off
defparam \duty_cycle[5]~input .bus_hold = "false";
defparam \duty_cycle[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N0
cyclonev_lcell_comb \square_gen|Selector33~2 (
// Equation(s):
// \square_gen|Selector33~2_combout  = ( \square_gen|Selector33~1_combout  & ( !\duty_cycle[5]~input_o  & ( (!\duty_cycle[7]~input_o  & !\duty_cycle[6]~input_o ) ) ) )

	.dataa(!\duty_cycle[7]~input_o ),
	.datab(gnd),
	.datac(!\duty_cycle[6]~input_o ),
	.datad(gnd),
	.datae(!\square_gen|Selector33~1_combout ),
	.dataf(!\duty_cycle[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\square_gen|Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \square_gen|Selector33~2 .extended_lut = "off";
defparam \square_gen|Selector33~2 .lut_mask = 64'h0000A0A000000000;
defparam \square_gen|Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N54
cyclonev_lcell_comb \square_gen|square_lut10~0 (
// Equation(s):
// \square_gen|square_lut10~0_combout  = ( !\ecg_gen|phase_acc [25] & ( (!\ecg_gen|phase_acc [26] & ((!\ecg_gen|phase_acc [23]) # (!\ecg_gen|phase_acc [24]))) ) )

	.dataa(gnd),
	.datab(!\ecg_gen|phase_acc [23]),
	.datac(!\ecg_gen|phase_acc [26]),
	.datad(!\ecg_gen|phase_acc [24]),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\square_gen|square_lut10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \square_gen|square_lut10~0 .extended_lut = "off";
defparam \square_gen|square_lut10~0 .lut_mask = 64'hF0C0F0C000000000;
defparam \square_gen|square_lut10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N57
cyclonev_lcell_comb \square_gen|Selector33~0 (
// Equation(s):
// \square_gen|Selector33~0_combout  = ( \ecg_gen|phase_acc [28] & ( (!\ecg_gen|phase_acc [29] & ((!\ecg_gen|phase_acc[27]~DUPLICATE_q ) # (\square_gen|square_lut10~0_combout ))) ) ) # ( !\ecg_gen|phase_acc [28] & ( !\ecg_gen|phase_acc [29] ) )

	.dataa(!\square_gen|square_lut10~0_combout ),
	.datab(gnd),
	.datac(!\ecg_gen|phase_acc[27]~DUPLICATE_q ),
	.datad(!\ecg_gen|phase_acc [29]),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\square_gen|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \square_gen|Selector33~0 .extended_lut = "off";
defparam \square_gen|Selector33~0 .lut_mask = 64'hFF00FF00F500F500;
defparam \square_gen|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N36
cyclonev_lcell_comb \square_gen|Selector33~3 (
// Equation(s):
// \square_gen|Selector33~3_combout  = ( \ecg_gen|phase_acc [30] & ( (!\square_gen|Selector33~2_combout  & !\ecg_gen|phase_acc [31]) ) ) # ( !\ecg_gen|phase_acc [30] & ( (!\ecg_gen|phase_acc [31] & (((!\square_gen|Selector33~2_combout ) # 
// (\square_gen|Selector33~0_combout )) # (\duty_cycle[0]~input_o ))) ) )

	.dataa(!\duty_cycle[0]~input_o ),
	.datab(!\square_gen|Selector33~2_combout ),
	.datac(!\ecg_gen|phase_acc [31]),
	.datad(!\square_gen|Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\ecg_gen|phase_acc [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\square_gen|Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \square_gen|Selector33~3 .extended_lut = "off";
defparam \square_gen|Selector33~3 .lut_mask = 64'hD0F0D0F0C0C0C0C0;
defparam \square_gen|Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N38
dffeas \square_gen|square_wave[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\square_gen|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\square_gen|square_wave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \square_gen|square_wave[0] .is_wysiwyg = "true";
defparam \square_gen|square_wave[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N9
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # 
// (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  & ((\waveform_select[0]~input_o ))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0  & ( 
// (!\waveform_select[1]~input_o  & (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0  & ( (\waveform_select[0]~input_o  & (!\waveform_select[2]~input_o  & ((\square_gen|square_wave [0]) # (\waveform_select[1]~input_o )))) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0  & ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0] & (\waveform_select[0]~input_o  & !\waveform_select[2]~input_o 
// ))) ) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\waveform_select[2]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h02000700A200A700;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N51
cyclonev_lcell_comb \final_wave~0 (
// Equation(s):
// \final_wave~0_combout  = ( \noise_gen|lfsr [0] & ( \Mux23~0_combout  ) ) # ( !\noise_gen|lfsr [0] & ( \Mux23~0_combout  & ( !\noise_enable~input_o  ) ) ) # ( \noise_gen|lfsr [0] & ( !\Mux23~0_combout  & ( \Mux23~1_combout  ) ) ) # ( !\noise_gen|lfsr [0] & 
// ( !\Mux23~0_combout  & ( !\noise_enable~input_o  $ (!\Mux23~1_combout ) ) ) )

	.dataa(!\noise_enable~input_o ),
	.datab(gnd),
	.datac(!\Mux23~1_combout ),
	.datad(gnd),
	.datae(!\noise_gen|lfsr [0]),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~0 .extended_lut = "off";
defparam \final_wave~0 .lut_mask = 64'h5A5A0F0FAAAAFFFF;
defparam \final_wave~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N6
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # 
// (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  & ((\waveform_select[0]~input_o ))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1  & ( (!\waveform_select[1]~input_o 
//  & (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\waveform_select[2]~input_o  & (\waveform_select[0]~input_o  & ((\square_gen|square_wave [0]) # (\waveform_select[1]~input_o )))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1  & 
// ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0] & (!\waveform_select[2]~input_o  & \waveform_select[0]~input_o ))) ) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h00200070A020A070;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y27_N14
dffeas \sawtooth_gen|sawtooth_wave[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[1] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N12
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \waveform_select[2]~input_o  & ( (!\waveform_select[1]~input_o  & (!\waveform_select[0]~input_o  & \sawtooth_gen|sawtooth_wave [1])) ) ) # ( !\waveform_select[2]~input_o  & ( (\waveform_select[1]~input_o  & 
// (!\waveform_select[0]~input_o  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a1 )) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\waveform_select[0]~input_o ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\sawtooth_gen|sawtooth_wave [1]),
	.datae(gnd),
	.dataf(!\waveform_select[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h0404040400880088;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N30
cyclonev_lcell_comb \final_wave~1 (
// Equation(s):
// \final_wave~1_combout  = ( \Mux22~1_combout  & ( (!\noise_gen|lfsr [1]) # (!\noise_enable~input_o ) ) ) # ( !\Mux22~1_combout  & ( !\Mux22~0_combout  $ (((!\noise_gen|lfsr [1]) # (!\noise_enable~input_o ))) ) )

	.dataa(gnd),
	.datab(!\noise_gen|lfsr [1]),
	.datac(!\noise_enable~input_o ),
	.datad(!\Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~1 .extended_lut = "off";
defparam \final_wave~1 .lut_mask = 64'h03FC03FCFCFCFCFC;
defparam \final_wave~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y27_N44
dffeas \sawtooth_gen|sawtooth_wave[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[2] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N42
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( !\waveform_select[0]~input_o  & ( (!\waveform_select[1]~input_o  & (\waveform_select[2]~input_o  & ((\sawtooth_gen|sawtooth_wave [2])))) # (\waveform_select[1]~input_o  & (!\waveform_select[2]~input_o  & 
// (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\waveform_select[2]~input_o ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\sawtooth_gen|sawtooth_wave [2]),
	.datae(gnd),
	.dataf(!\waveform_select[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h0426042600000000;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N36
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( !\waveform_select[2]~input_o  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a2  & ( (!\waveform_select[1]~input_o  & (((!\waveform_select[0]~input_o )) # (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a2  & \waveform_select[0]~input_o )))) ) ) ) # ( !\waveform_select[2]~input_o  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a2  & ( (\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o  
// & (\square_gen|square_wave [0])) # (\waveform_select[1]~input_o  & ((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a2 ))))) ) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(!\waveform_select[2]~input_o ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h00270000AA270000;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N54
cyclonev_lcell_comb \final_wave~2 (
// Equation(s):
// \final_wave~2_combout  = ( \Mux21~0_combout  & ( (!\noise_enable~input_o ) # (!\noise_gen|lfsr [2]) ) ) # ( !\Mux21~0_combout  & ( !\Mux21~1_combout  $ (((!\noise_enable~input_o ) # (!\noise_gen|lfsr [2]))) ) )

	.dataa(gnd),
	.datab(!\Mux21~1_combout ),
	.datac(!\noise_enable~input_o ),
	.datad(!\noise_gen|lfsr [2]),
	.datae(gnd),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~2 .extended_lut = "off";
defparam \final_wave~2 .lut_mask = 64'h333C333CFFF0FFF0;
defparam \final_wave~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y27_N47
dffeas \sawtooth_gen|sawtooth_wave[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[3] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 3;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "FD7F4FA3EAFBBF4FE314CA752DE730DE74FCAE90A5E9BAF6E8AB686BDA7685E4483A779C615931A1671A8795BD6E5D266902449444812957538500FF374EC2CCA3310982946516005194781385706B98F63D1E3781EFBB3FC36CCDB36C0F13DBF0DDD6A4A72E1BEEDAA2E86B467396E1F8DA1E95E65925896698C755F37D1CF7ED0D5F14E5E90E5FD4E41898244F02E8EF3F0F83642E1900A05C111FC4E057C3F9BF5FFBE8F4BB2FFB46DE322D3766DD77FC16FDBDAE0B42BFA9286B8E3C87E7494E3282A6A925B7671807C5E979DE27AD794352F5597B4DD705009F3F4EA39CED3EC9A32C0E150360701709C3E1AFA9FFFDFF47DEFDFA5F873CCBB2AD1F6FCC";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "B0BDC6FDA6ACFA7AF8BF688AE20799A5E9A21D9763A8F5D7601C96D1B17458D799545810B559314D95342CE6370EE274E0320D63E83C0741D0CC6911C3C12384F23BCF1FE9ECF9DE773CDEB56D2360C776ED72E6A2ED3ADAB1B5A8BB825499A0D946318D249801D76F5BA7759D7A1DE799074E1085F5784794F468FD3C48B2C8EF31CAA2B83C184251DC5E1445F1FFA9FAFBEE9F97E73B6F530ED2F1ADEF6DD9F6ADF69FB02F0ADEFBB5AAFA36799AE6299E699C600871B7725EA629B274DF467D3C58D064913F541605D8FD214FF3D4E6334A23E0461F832148681F87519BC3E57CEFFF91E5F8AF932ED6778DF36FCEB70C4698A1ACEBFE8EBEACEBF20D9EE4";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "F9D2739560C86989725E575D9E6D99F76D735450642D5A5ED61470A43D48D3BC9320CB62D86C1C0330F8010345116398E6BD7F3BF8F9785F6365C9718D1323CCF6CD76FFB02B8B76A9A82C4A4A0286A528E63D99628871A1731957C5F7639C465D765D9064B5684F51B45C902ACCF3E4B03E4D22A4141E0741B86A1A0741D7FF0080B05C140440A1FCEB358AD3F8C7218B03516F5A1645091752971425817A1BB7A588639EA6CE5E98A4F86A3A91A25996FDBB6B3B7ED6A6AC7AFF00C8B0BD335CCCF67D4B9AE9FFAE6B87EC7A0F946709C2E1A8760E44403C8B324C93F0EC240F22295A56D16411255D1714B98C671D8725E16A1996D676976738AA0C82E308";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "12EABEEA9A16F1A02B1BE767DBB07D1310DEF07C7BD1E6FF5F83EEE03B1FA83C064020040F0944D1E4B921CDC2C899228F83E97A425174BD4756D79471BB781836B1CD7B5956BA4898E77816168621D85286BAAD0AA6FCB0287AFF60C0B15C6312C1365CD3F1EABC9F8FE0F63C1E5056000200B8210205A058C3340D52E088330F421902595285857F4096F51DF8665A165DE2669BD70A289FE3692E468BA72866ABA7EF4AA6C6B06ACBD319C8F11D8B1FCBF29C17C3F8BE2F2F8EEC3C3EBC7B0BC430C00E12C62188C3214A92BC9F3889128D195D12C505464A57447DAB665F26B9C672DB67FE2890A3D86A6285E21866F8B1EEFA0AFFB86A8B9702C1B74D33";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "08CE355D43C3E5BDAE23A1EBBA0E0056050411606018C490A8F12D0E52109226095209604FD075017C4A5505A9866519D66196615F778E488BA159B64D8B203982BBA72F9B6EC7ABE97A277ADEB78C2B19CCB5CC1FB9FE7CDE978FE0782E643C1A8310006E1807506CD1278873EC90310873B9675E53140171415295EDEA611B062D8C6A9F3776768D6198A261926588728CABAF1BD2A5A1296B6F5AC2B72C436CDF349D278BE3FC4EE7F6FABAEE9C67194200C4070687A09C9A348E72CCDC3308B289004FD474695657D335B5FD795A5719BA669CF78A5E8CE6A83A089A63B9A281A26F1B2A97B0AE4BA36FD5330C1B47DFB2DD5BEBFFF8AE4794E5F8BE087F";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N45
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a3  & ( (!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o  & (\waveform_select[2]~input_o  & \sawtooth_gen|sawtooth_wave [3])) # (\waveform_select[1]~input_o  & 
// (!\waveform_select[2]~input_o )))) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a3  & ( (!\waveform_select[1]~input_o  & (\waveform_select[2]~input_o  & (!\waveform_select[0]~input_o  & \sawtooth_gen|sawtooth_wave [3]))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\waveform_select[2]~input_o ),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\sawtooth_gen|sawtooth_wave [3]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h0020002040604060;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N24
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # 
// (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  & ((\waveform_select[0]~input_o ))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3  & ( (!\waveform_select[2]~input_o 
//  & (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\waveform_select[2]~input_o  & (\waveform_select[0]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3  & 
// ( (!\waveform_select[2]~input_o  & (\square_gen|square_wave [0] & (!\waveform_select[1]~input_o  & \waveform_select[0]~input_o ))) ) ) )

	.dataa(!\waveform_select[2]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[1]~input_o ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h0020002AA020A02A;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N18
cyclonev_lcell_comb \final_wave~3 (
// Equation(s):
// \final_wave~3_combout  = ( \noise_gen|lfsr [3] & ( \noise_enable~input_o  & ( (!\Mux20~1_combout  & !\Mux20~0_combout ) ) ) ) # ( !\noise_gen|lfsr [3] & ( \noise_enable~input_o  & ( (\Mux20~0_combout ) # (\Mux20~1_combout ) ) ) ) # ( \noise_gen|lfsr [3] & 
// ( !\noise_enable~input_o  & ( (\Mux20~0_combout ) # (\Mux20~1_combout ) ) ) ) # ( !\noise_gen|lfsr [3] & ( !\noise_enable~input_o  & ( (\Mux20~0_combout ) # (\Mux20~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux20~1_combout ),
	.datac(!\Mux20~0_combout ),
	.datad(gnd),
	.datae(!\noise_gen|lfsr [3]),
	.dataf(!\noise_enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~3 .extended_lut = "off";
defparam \final_wave~3 .lut_mask = 64'h3F3F3F3F3F3FC0C0;
defparam \final_wave~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N27
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o ))) # 
// (\waveform_select[0]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0]))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4  & ( 
// (!\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4  & ( (!\waveform_select[2]~input_o  & (\waveform_select[0]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4  & ( (!\waveform_select[2]~input_o  & (\square_gen|square_wave [0] & (\waveform_select[0]~input_o  & !\waveform_select[1]~input_o 
// ))) ) ) )

	.dataa(!\waveform_select[2]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\waveform_select[1]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0200020AA200A20A;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N37
dffeas \ecg_gen|phase_acc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[12] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N5
dffeas \sawtooth_gen|sawtooth_wave[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[4] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N3
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a4  & ( (!\waveform_select[0]~input_o  & ((!\waveform_select[2]~input_o  & (\waveform_select[1]~input_o )) # (\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & 
// \sawtooth_gen|sawtooth_wave [4])))) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a4  & ( (!\waveform_select[0]~input_o  & (\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & \sawtooth_gen|sawtooth_wave [4]))) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[2]~input_o ),
	.datac(!\waveform_select[1]~input_o ),
	.datad(!\sawtooth_gen|sawtooth_wave [4]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h0020002008280828;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y27_N3
cyclonev_lcell_comb \final_wave~4 (
// Equation(s):
// \final_wave~4_combout  = ( \noise_enable~input_o  & ( !\noise_gen|lfsr [4] $ (((!\Mux19~0_combout  & !\Mux19~1_combout ))) ) ) # ( !\noise_enable~input_o  & ( (\Mux19~1_combout ) # (\Mux19~0_combout ) ) )

	.dataa(!\Mux19~0_combout ),
	.datab(gnd),
	.datac(!\Mux19~1_combout ),
	.datad(!\noise_gen|lfsr [4]),
	.datae(gnd),
	.dataf(!\noise_enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~4 .extended_lut = "off";
defparam \final_wave~4 .lut_mask = 64'h5F5F5F5F5FA05FA0;
defparam \final_wave~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N12
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o ))) # 
// (\waveform_select[0]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0]))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5  & ( (!\waveform_select[2]~input_o  
// & (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5  & ( (\waveform_select[0]~input_o 
//  & (!\waveform_select[2]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5  & ( 
// (\waveform_select[0]~input_o  & (\square_gen|square_wave [0] & (!\waveform_select[2]~input_o  & !\waveform_select[1]~input_o ))) ) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\waveform_select[1]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h10001050B000B050;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N20
dffeas \sawtooth_gen|sawtooth_wave[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[5] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N18
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a5  & ( (!\waveform_select[0]~input_o  & ((!\waveform_select[2]~input_o  & (\waveform_select[1]~input_o )) # (\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & 
// \sawtooth_gen|sawtooth_wave [5])))) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a5  & ( (\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & (!\waveform_select[0]~input_o  & \sawtooth_gen|sawtooth_wave [5]))) ) )

	.dataa(!\waveform_select[2]~input_o ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\sawtooth_gen|sawtooth_wave [5]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h0040004020602060;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N9
cyclonev_lcell_comb \final_wave~5 (
// Equation(s):
// \final_wave~5_combout  = ( \Mux18~1_combout  & ( (!\noise_enable~input_o ) # (!\noise_gen|lfsr [5]) ) ) # ( !\Mux18~1_combout  & ( !\Mux18~0_combout  $ (((!\noise_enable~input_o ) # (!\noise_gen|lfsr [5]))) ) )

	.dataa(gnd),
	.datab(!\Mux18~0_combout ),
	.datac(!\noise_enable~input_o ),
	.datad(!\noise_gen|lfsr [5]),
	.datae(gnd),
	.dataf(!\Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~5 .extended_lut = "off";
defparam \final_wave~5 .lut_mask = 64'h333C333CFFF0FFF0;
defparam \final_wave~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N43
dffeas \ecg_gen|phase_acc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[14] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N38
dffeas \sawtooth_gen|sawtooth_wave[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[6] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 6;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .mem_init4 = "7D1E979DDD751CD701C47EDF47A1EF785E6781E679DE6785E27BDF27CDFA73DD3795EE7FDD6795FC749E971DE6719E673DF1771C07D9E5755C8711F97E5FB71DCD755E07D1C3775F8759F7765C67D9A06518A6298D62590665AB61D9D6F59E6E1AC6458F619BE6F987641A16CD8C6B5956F5AC6699764D9D695B361D996E1A4639846DDB66C981631A3615A362DB66ADA2691A86F5936AD946F5A86699D6816B5F5575C159521465E94553D665ED5E51D755C56A5C144571785895050D42535555A5495D55D545505716C5FD5E501775A56F5E14D599435CD605816B5CD4F5B952509465195258D405A95854D5356132421344991C4612A4E91F409344AD294F";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "9114AD1342D0143D154A5164E9354A5354092640D314BD2E4FD084A91640D01405134BD144ED354C13E4592845504419034492B4213F4C5364F9094B91740CC130CD73B8C93F8F63C4FF320EB348C3318C4354E8358FE3C0F53ECD43BCD3304C130CD63A8C83FCEE3BCF130CE6308F53A4F53E8D63A4D533CC132CD33ACD13F8E93ACF4308DF3E8EA360DC398F4320B22609324C982A88028C9221886208922B88F2CCAB280A02CC832988D2E0AF2A4B72009E2FCAC270902449D2D4892A4952348220C90288B8270842C0AA2C4B521C9E2ECA623C852E886220992C0972F46B1805D168681F4541AC531F468190621AC7612C6311463130411C8761DC441386";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "41E05911C731945D14C571686C1F4551B44C1CC61140471F87E1184F1446C1E05E1F45D11C6B164501244D1284A150200D8060643705838074030D0200540D01C3B0E43901008054250D8000703103C260182601C290483C094160FC2E0941303C3A0CC320BC220842609C26080260842F0A0340EC040000D0501D09C290D3FF82E16862228AE328DE3B8120B83E1087A1987E198621987A1D8420D832058C22C86A118022986A038B6168E2198E6198C20E88E3F8261A8AA378EE0681A048E2328AA1F82E3C88A078A60889A398265F9AE759D6729DA6F99A549E26290A6191E539BA709E641906789BE5E9327394A6A90A53996689B26296A4C9E26691E5B9";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "C67B902499367E9CE5C9EA5C9D2499525D94E5790A6C9526B90A579966297E94A0AA8A3EA6ADEB9AF6BAAC299A12A1AE282A3A8DA3EBBA8E86A76AFAF2BDACAAAA5AB6A2AA2ABAAFA8E93A02A1AFE88A5A90A1EB2A66B4A329FA7E94A32B0A46ADAF6B9AE6ADA72BFA56A7AB2ACA9ECDBDECBB66E3B9ED5B16E0BF6CBB52D6B06EEB52ECBD2FEBC2E2B5AE9B16CAB5ACABF6D9BF2CEB42D1B02F7B56E9BF2FEBFAECB42EBB12CAB3EC1BA6D7BAAFBBE6FCBB6D4BDEC0B3AC9B06F6B46E8BF33ECF328C4736C0709C3B00CDF14CB73CCE73BCAB17CA701C3F0AC132BC432CCFB3ECF329C5737C0311C430ECF319CF70AC5B0AC1729C5B22CC33ECD32CC532EC07";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "16C530BCF720C1715C9F23C670BCDF4DD9F6CDB367D577FD736DDE779DF76DD4770D3354D7F5FD3374D6772D1F50D5B48DFF61D0353D8F6FDBB62D2B76D5B6ADCB7DDF36FD7746D8F7BD3F4DD3B42DE361D1359DC37ADF779DDF66D3F68D0B94E7FA2E9797E0BABE53ACE0B97E4F9DE5389ED39CEEB9CECFBEE3789E03BBEC79BE1FA6EE38CE6BA2EB3A8E9793E0BAAE4BB3E339EEBFB8E0781EE7B0EBB93E1FA1E0BA2EE394E9BAFEDBB2ED7B5EAFDFF27F9F9BC8FA7C7F8BFCF2FDFFABF2FE3C4F1BC6FEFF7FABDAF27FFF8FCEFC3D9FE7D9FE3D6FB7C3F6BE9F03D1F6BECFC3C5F33CDF43DDF7BD9F63D9F7FD9F7BD0F3FCBF13FBFDFF2FAFE2F63D6F2C3F";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N36
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a6  & ( (!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o  & (\waveform_select[2]~input_o  & \sawtooth_gen|sawtooth_wave [6])) # (\waveform_select[1]~input_o  & 
// (!\waveform_select[2]~input_o )))) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a6  & ( (!\waveform_select[0]~input_o  & (!\waveform_select[1]~input_o  & (\waveform_select[2]~input_o  & \sawtooth_gen|sawtooth_wave [6]))) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\sawtooth_gen|sawtooth_wave [6]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0008000820282028;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N30
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o ))) # 
// (\waveform_select[0]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0]))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6  & ( (!\waveform_select[2]~input_o  
// & (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6  & ( (\waveform_select[0]~input_o 
//  & (!\waveform_select[2]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6  & ( 
// (\waveform_select[0]~input_o  & (!\waveform_select[2]~input_o  & (\square_gen|square_wave [0] & !\waveform_select[1]~input_o ))) ) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[2]~input_o ),
	.datac(!\square_gen|square_wave [0]),
	.datad(!\waveform_select[1]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h040004448C008C44;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N54
cyclonev_lcell_comb \final_wave~6 (
// Equation(s):
// \final_wave~6_combout  = ( \Mux17~0_combout  & ( (!\noise_enable~input_o ) # (!\noise_gen|lfsr [6]) ) ) # ( !\Mux17~0_combout  & ( !\Mux17~1_combout  $ (((!\noise_enable~input_o ) # (!\noise_gen|lfsr [6]))) ) )

	.dataa(gnd),
	.datab(!\noise_enable~input_o ),
	.datac(!\Mux17~1_combout ),
	.datad(!\noise_gen|lfsr [6]),
	.datae(gnd),
	.dataf(!\Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~6 .extended_lut = "off";
defparam \final_wave~6 .lut_mask = 64'h0F3C0F3CFFCCFFCC;
defparam \final_wave~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N33
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o  & (!\waveform_select[1]~input_o )) # 
// (\waveform_select[0]~input_o  & ((\square_gen|square_wave [0]) # (\waveform_select[1]~input_o ))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7  & ( 
// (!\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7  & ( (\waveform_select[0]~input_o  & (!\waveform_select[2]~input_o  & ((\square_gen|square_wave [0]) # (\waveform_select[1]~input_o )))) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7  & ( (\waveform_select[0]~input_o  & (!\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & \square_gen|square_wave 
// [0]))) ) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[2]~input_o ),
	.datac(!\waveform_select[1]~input_o ),
	.datad(!\square_gen|square_wave [0]),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0040044480C084C4;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N46
dffeas \ecg_gen|phase_acc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[15] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N41
dffeas \sawtooth_gen|sawtooth_wave[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[7] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N39
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \waveform_select[2]~input_o  & ( (!\waveform_select[0]~input_o  & (!\waveform_select[1]~input_o  & \sawtooth_gen|sawtooth_wave [7])) ) ) # ( !\waveform_select[2]~input_o  & ( (!\waveform_select[0]~input_o  & 
// (\waveform_select[1]~input_o  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a7 )) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\sawtooth_gen|sawtooth_wave [7]),
	.datae(gnd),
	.dataf(!\waveform_select[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h0202020200880088;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N57
cyclonev_lcell_comb \final_wave~7 (
// Equation(s):
// \final_wave~7_combout  = (!\Mux16~0_combout  & (!\Mux16~1_combout  $ (((!\noise_enable~input_o ) # (!\noise_gen|lfsr [7]))))) # (\Mux16~0_combout  & ((!\noise_enable~input_o ) # ((!\noise_gen|lfsr [7]))))

	.dataa(!\Mux16~0_combout ),
	.datab(!\noise_enable~input_o ),
	.datac(!\Mux16~1_combout ),
	.datad(!\noise_gen|lfsr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~7 .extended_lut = "off";
defparam \final_wave~7 .lut_mask = 64'h5F6C5F6C5F6C5F6C;
defparam \final_wave~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N23
dffeas \sawtooth_gen|sawtooth_wave[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[8] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N21
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( !\waveform_select[0]~input_o  & ( (!\waveform_select[2]~input_o  & (\waveform_select[1]~input_o  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a8 ))) # (\waveform_select[2]~input_o  & (!\waveform_select[1]~input_o  & 
// ((\sawtooth_gen|sawtooth_wave [8])))) ) )

	.dataa(!\waveform_select[2]~input_o ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\sawtooth_gen|sawtooth_wave [8]),
	.datae(gnd),
	.dataf(!\waveform_select[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h0246024600000000;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N15
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8  & ( (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o  & ((!\waveform_select[1]~input_o ))) # 
// (\waveform_select[0]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0]))))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8  & ( (!\waveform_select[1]~input_o  
// & (!\waveform_select[2]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8  & ( (\waveform_select[0]~input_o 
//  & (!\waveform_select[2]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0])))) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8  & ( 
// (\waveform_select[0]~input_o  & (\square_gen|square_wave [0] & (!\waveform_select[1]~input_o  & !\waveform_select[2]~input_o ))) ) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[1]~input_o ),
	.datad(!\waveform_select[2]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h10001500B000B500;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N45
cyclonev_lcell_comb \final_wave~8 (
// Equation(s):
// \final_wave~8_combout  = ( \noise_gen|lfsr [8] & ( \Mux15~0_combout  & ( !\noise_enable~input_o  ) ) ) # ( !\noise_gen|lfsr [8] & ( \Mux15~0_combout  ) ) # ( \noise_gen|lfsr [8] & ( !\Mux15~0_combout  & ( !\Mux15~1_combout  $ (!\noise_enable~input_o ) ) ) 
// ) # ( !\noise_gen|lfsr [8] & ( !\Mux15~0_combout  & ( \Mux15~1_combout  ) ) )

	.dataa(!\Mux15~1_combout ),
	.datab(gnd),
	.datac(!\noise_enable~input_o ),
	.datad(gnd),
	.datae(!\noise_gen|lfsr [8]),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~8 .extended_lut = "off";
defparam \final_wave~8 .lut_mask = 64'h55555A5AFFFFF0F0;
defparam \final_wave~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N52
dffeas \ecg_gen|phase_acc[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[17] .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N2
dffeas \sawtooth_gen|sawtooth_wave[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[9] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N0
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \waveform_select[1]~input_o  & ( (!\waveform_select[0]~input_o  & (!\waveform_select[2]~input_o  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a9 )) ) ) # ( !\waveform_select[1]~input_o  & ( 
// (!\waveform_select[0]~input_o  & (\waveform_select[2]~input_o  & \sawtooth_gen|sawtooth_wave [9])) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[2]~input_o ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\sawtooth_gen|sawtooth_wave [9]),
	.datae(gnd),
	.dataf(!\waveform_select[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h0022002208080808;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N24
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9  & ( \waveform_select[0]~input_o  & ( (!\waveform_select[2]~input_o  & ((\waveform_select[1]~input_o ) # (\square_gen|square_wave [0]))) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9  & ( \waveform_select[0]~input_o  & ( (\square_gen|square_wave [0] & (!\waveform_select[2]~input_o  & !\waveform_select[1]~input_o )) ) ) ) # ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9  & ( 
// !\waveform_select[0]~input_o  & ( (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a9  & (!\waveform_select[2]~input_o  & !\waveform_select[1]~input_o )) ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9  & ( !\waveform_select[0]~input_o  & ( 
// (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a9  & (!\waveform_select[2]~input_o  & !\waveform_select[1]~input_o )) ) ) )

	.dataa(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\waveform_select[1]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\waveform_select[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h50005000300030F0;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N48
cyclonev_lcell_comb \final_wave~9 (
// Equation(s):
// \final_wave~9_combout  = ( \Mux14~0_combout  & ( (!\noise_enable~input_o ) # (!\noise_gen|lfsr [9]) ) ) # ( !\Mux14~0_combout  & ( !\Mux14~1_combout  $ (((!\noise_enable~input_o ) # (!\noise_gen|lfsr [9]))) ) )

	.dataa(gnd),
	.datab(!\noise_enable~input_o ),
	.datac(!\Mux14~1_combout ),
	.datad(!\noise_gen|lfsr [9]),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_wave~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_wave~9 .extended_lut = "off";
defparam \final_wave~9 .lut_mask = 64'h0F3C0F3CFFCCFFCC;
defparam \final_wave~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N39
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( !\waveform_select[0]~input_o  & ( !\waveform_select[2]~input_o  $ (!\waveform_select[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\waveform_select[1]~input_o ),
	.datae(gnd),
	.dataf(!\waveform_select[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h0FF00FF000000000;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .mem_init4 = "1BC5F1383E0B81E03C7F140410CC2405C091F460150490FC2506C031EC641B45810C3F0B02A064090287C1F86219C5D1504D118410F0390DC370DC290B0200D43C0D03E0E0441044017C5018C761EC02064220F047150621C401088351246E1D41C0D45E1E405088501C0100C4630183A17C050F063070451FC2A1941213C0C128090E0780E40A12C0D17C12194281F040050690F41219C4C044771703105C7C144460B0110187A17C5311C3B0BC220941806C1D07C20084220C842144601F80C0683710C6F02C261006A00C3C1940C0D06A0445602C401D0381EC3D1FC4000452088711001F1B44B060751443D064741BC490CC2D05C001E4711E8621A8621A";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "4711E00F0582D0CC4A144770382412C610603E1940C0C8690405803C46038460384603857040690CC0C1983106C761443D064751884E0F02905C160100300C0300C030101605C290F04E188750643D1447606C311980C0CC690405703846038460384603C58040690C80C1943E0606112C24038771444A0CC2D0580F1E0711A4621A8621E8711E40005C2D0CC491BC740643D144750604B1B41F1007108852004401FC3D1EC381D04002C560446A0D00C1943C00C6A1002602C6F10C370680C1F860144420C8220842007C1D06C18094220BC3B11C5317C7A018110B0461447C05C31170770444C19C120F469050401F0281941217C0D12C0A0E4780E0091280";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "C13C121942A1FC45070630F00517C3A018630C4101C050088051E45E0D41C1D46E12435088011C462150470F022064021EC7618C5017C40104440E03E0D03C0D4200B0290DC370DC390F0411184D1505D19C621F87C028090642A0B03F10C581B4641EC0306C250FC49150601F40905C240CC411407F03C1E0B83E1385F1BFFFE43A0EC7C1F47E1FC380EBFBEF33DBFA3F6E0B9FEAFB6F03DAF93FCE139BE4BA7EF3C0F4FD5F9BF6FD783E079DE63A2EAFB2EE7BEF0FC6F23C8F23D6F4FDFF2BC3F2FC1F1FBBEFBBFE83AFE7389E13FDF9BDDF0FB8EAF9DE3BFEF77CAEDB91E2BE3F2BA1E1BFAF77AFE3FEFF3B9CFE7C5E83FAF0F9CF8FBAE03D5E6BEDEC3F3E";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "D7F6F1F87F1BF5ED3F2E83EDE6BD7E0FBFFAF96F0BEDE63B3FBB88E8FCEFA383EBBB9F4FEEFE785E43ACEE3C4F43DDF6BE7F93E2F83DFF7BDDF37BDEBB9FE07F3F97C8EF390FD3D9EFF95FF3C3E6BF3F2F95FBBA9FD3BFE2FC7E13C2E03BFFFBADF778EEFFE0E4BB4F9F8AEBBC2F9B8BE43B6F33D2FA3FFE1B8EE179DE579DE5B8EE1FF0FA7D2F33B5EBB88FC7DBED39EF9FC1E6BF3F3796FBFA7FC3B9FC7B9FC7B9FC7A8FBF96F33F3E67CEF9389EBBC2F9B8AE77B1F0FD6FA3E9FEFFCFF3FCFF3FCFEFE9FA3D6F0FB1E778AF9BC2EBB89F93CEE67F3F3396FBFA8FC7B9FC7B9FC7B9FC3A7FBF96F37F3E6BC1F9F9EED3DBFC788EBBB5F33D2FA7F0E1F8EE5B";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "9DE579DE178EE1BFFFA3D2F33B6E438BF9BC2EBB8AF9FB4E4BE0EFF8EF77ADFFBBFE03C2E13C7E2FBFFD3A9FBB95F2FF3E6BC3FF395EFFD9FD390EF3C8F97F3E079FEBBBDF37DDF7BDFF83E2F93E7F6BDDF43C4EE3ACE4385FE7EEF4FB9EBB83FA3CEE8F88FBBB3E63EDF0B96FAFBFE0FD7E6BEDE83F2ED3F5F1B87F1FF6ED7F3EC3EDE6BD5E03BAF8F9CF0FFAE83C5FE79CF3BEFE3FAFF77FAE1BA1F2BE3E2B91EDBCAF77FEE3B9DEAFB8F0FDDF9BFDE1389E73AFE83BFEFBBBF1FC1F2FC3F2BDFF4FD6F23C8F23C6F0FBEEE7B2EAFA2E639DE0783FD7F6F9BD5F4FC0EF3A7E4B9BE13FCF93DAF03B6EAF9FE0BF6FA3DBF33BEEBF80FC3E1F47C1EC7A0E407F";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N30
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \waveform_select[0]~input_o  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10  & ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0])) # (\waveform_select[1]~input_o  & 
// ((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( !\waveform_select[0]~input_o  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10  & ( (!\waveform_select[1]~input_o ) # 
// (\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( \waveform_select[0]~input_o  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10  & ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0])) # 
// (\waveform_select[1]~input_o  & ((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( !\waveform_select[0]~input_o  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10  & ( (\waveform_select[1]~input_o  & 
// \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout ) ) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(gnd),
	.datad(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datae(!\waveform_select[0]~input_o ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h00552277AAFF2277;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N3
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \waveform_select[1]~input_o  & ( (!\waveform_select[0]~input_o ) # (\waveform_select[2]~input_o ) ) ) # ( !\waveform_select[1]~input_o  & ( (\waveform_select[2]~input_o  & \waveform_select[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\waveform_select[2]~input_o ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\waveform_select[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N55
dffeas \ecg_gen|phase_acc[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[18]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N11
dffeas \sawtooth_gen|sawtooth_wave[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[18]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[10] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N9
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \sawtooth_gen|sawtooth_wave [10] & ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10  & ( ((\Mux13~0_combout  & !\Mux15~3_combout )) # (\Mux15~2_combout ) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [10] & ( 
// \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10  & ( (!\Mux15~2_combout  & (\Mux13~0_combout  & !\Mux15~3_combout )) # (\Mux15~2_combout  & ((\Mux15~3_combout ))) ) ) ) # ( \sawtooth_gen|sawtooth_wave [10] & ( 
// !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10  & ( (!\Mux15~3_combout  & ((\Mux13~0_combout ) # (\Mux15~2_combout ))) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [10] & ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10  & ( 
// (!\Mux15~2_combout  & (\Mux13~0_combout  & !\Mux15~3_combout )) ) ) )

	.dataa(!\Mux15~2_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(!\Mux15~3_combout ),
	.datae(!\sawtooth_gen|sawtooth_wave [10]),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h0A005F000A555F55;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N58
dffeas \ecg_gen|phase_acc[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[19]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N44
dffeas \sawtooth_gen|sawtooth_wave[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[19]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[11] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N39
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \square_gen|square_wave [0] & ( (!\waveform_select[1]~input_o  & (((\waveform_select[0]~input_o )) # (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a11 ))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a11 )))) ) ) # ( !\square_gen|square_wave [0] & ( (!\waveform_select[1]~input_o  & (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a11  & ((!\waveform_select[0]~input_o )))) # 
// (\waveform_select[1]~input_o  & (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a11 )))) ) )

	.dataa(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\square_gen|square_wave [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h4703470347CF47CF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N42
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \Mux12~0_combout  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout ) # ((\sawtooth_gen|sawtooth_wave [11])))) # (\Mux15~3_combout  & (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a11 ))) ) ) # ( 
// !\Mux12~0_combout  & ( (\Mux15~2_combout  & ((!\Mux15~3_combout  & ((\sawtooth_gen|sawtooth_wave [11]))) # (\Mux15~3_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a11 )))) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\Mux15~2_combout ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\sawtooth_gen|sawtooth_wave [11]),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h0123012389AB89AB;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N1
dffeas \ecg_gen|phase_acc[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[20]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N47
dffeas \sawtooth_gen|sawtooth_wave[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[20]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[12] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N48
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a12  & ( ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a12 ))) # (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # 
// (\waveform_select[1]~input_o ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a12  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a12 ))) # (\waveform_select[0]~input_o  
// & (\square_gen|square_wave [0])))) ) )

	.dataa(!\square_gen|square_wave [0]),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0C440C443F773F77;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N45
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \Mux11~0_combout  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout ) # ((\sawtooth_gen|sawtooth_wave [12])))) # (\Mux15~3_combout  & (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a12 ))) ) ) # ( 
// !\Mux11~0_combout  & ( (\Mux15~2_combout  & ((!\Mux15~3_combout  & ((\sawtooth_gen|sawtooth_wave [12]))) # (\Mux15~3_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a12 )))) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\Mux15~2_combout ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\sawtooth_gen|sawtooth_wave [12]),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h0123012389AB89AB;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 13;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .mem_init4 = "9884D8C01B818699503786C069A4548FC22814699503F8880E9C45D8E02483C7397C428B8129F8629382A8587B99C4B8C01C8046E9483F890099D85B9002E84C789984B8C41F8146B9403F8940B9C4609383586C029A4508FC2E8547C98C4A8C82182470960488C01880070960408C01880071964428C81B80C749744E8D827820799884B8F02D858079A05A90C348740F9E061948448B41E82071988549142E860099E86C974468DC21848039D06695C408C42284C059D867940418C82384C0C9F46E97C4F900318881282C7B9B064954458F82E8981781C7F9BC6795C48900308A0188400F9FC779BC5F95C4E918368B42587414830049CC6B9885A9444990";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "0388DC368B82587414830038087A9C4699A06797C5E9584D9344490C3B8E8328C4298A0208801F87C1E858168540D8340C830048100380C0380C0380C0380C0380C0380C0380C0380C03810048300C8340D854168581E87C1F880208A0298C4328E83B90C449344D9585E97C679A0699C47A8080383014874258B8368DC38900499445A9886B9CC0483014874258B4369184E95C5F9BC779FC0F840188A0309004895C679BC7F81C178982E8F845954649B07B82C12888319004F97C6E9F40C84C238C841940679D80584C228C44095C669D003848218DC469746C9E8098602E91454988718201E8B444948619E00F8743490C5A9A0078582D8F04B988798202";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "78D84E9747480C1B8C84296471800188C04096070800188C04896070824218C84A98C7C8542E8FC509A40286C35938609C40B8943F9406B8141F8C44B9987884C2E9005B9D8098903F9486E8041C8C04B99C7B8582A938629F8128B84297C7383C248E05D9C40E8883F95069814228FC549A40686C37950698181B8C04D98BFF677B273FE47E7966AFC8793F965BAB703DD7EB966AFC0777F163BA271FDB7C38C683BD747ED6079D6C7D57A784663B473FE37FB916B7C076FF6627A46FFD17B387667B473BE07EB946BFC076BF463B9F6C7CA793FD65BAF703D17AB83673B5737DE7DB8F69FB773FE77FF8F69FBF73FE77FF8E69BBD737E47F38B68BB1727D87";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "DF86677B470FD27A7F865FA56F3CB78BF061F9E6B7BB74BE17DF8E677AB6EBD179FF66179368BB9723DE7B7FC62F996A3BF73BDD7B3FA627986BFBE737DC7B3F360B91683B06FFCE777ED7D38464F9B6ABBA707D1767E87E380643986A3B76FFCF75FE77BFF060388643A06A3B16E7C974BDA78BEB7CFFB63394677A56BBB66FFC7723C9747DA78BEB7CFFC7F78563B9665F98683A16A7B26CBBB6F3C4717CD73BD675FDF77FE0783E17A7E97ABF27CBF37CFFB7EFFC7F3FC7F3FC7F3FC7F3FC7F3FC7F3FC7F3FC7F3FC7EFFB7CFF37CBF27ABE97A7E1783E077FDF75FD673BCD717C46F3BB6CBB26A7A16839865F9663B857F7FC7CFEB78BDA747C9723C76FF";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "B66BBA567794633FB7CFEB78BDA74BC96E7B16A3A064388603F07BFE775FCF6FFB76A398643807E3E8767D1707BA6AB9B64F847D3ED777CE6FFB06839160BF37B3DC737BE6BF98627FA7B3DD73BBF6A39962FFC7B7DE723B968B93617F679FD16EBAB6778E7DFE174BBB6B79E61FF078BCB6F3A565FF87A7D270FB4677867DFD8727B168B8B7F3E4737BD69B8E7FFE773FBF69F8F7FFE773FB769F8F7DBDE737B5673837ABD1703AF65BFD793CA6C79F63BF476BC06BF947EBE073BB4667877B3D16FFA4627F676FC06B7917FBE373FB4663847A7D56C79D607ED747BD6838C7C3DB71FA263BF1777C06AF967EBDD703AB65BF9793C86AF967E7E473FB26747F";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N51
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a13  & ( ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a13 ))) # (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # 
// (\waveform_select[1]~input_o ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a13  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a13 ))) # (\waveform_select[0]~input_o  
// & (\square_gen|square_wave [0])))) ) )

	.dataa(!\square_gen|square_wave [0]),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h04C404C437F737F7;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y25_N4
dffeas \ecg_gen|phase_acc[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ecg_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ecg_gen|phase_acc[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ecg_gen|phase_acc[21]~DUPLICATE .is_wysiwyg = "true";
defparam \ecg_gen|phase_acc[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N56
dffeas \sawtooth_gen|sawtooth_wave[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[21]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[13] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N54
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a13  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout  & (\Mux10~0_combout )) # (\Mux15~2_combout  & ((\sawtooth_gen|sawtooth_wave [13]))))) # (\Mux15~3_combout  & 
// (\Mux15~2_combout )) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a13  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout  & (\Mux10~0_combout )) # (\Mux15~2_combout  & ((\sawtooth_gen|sawtooth_wave [13]))))) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\Mux15~2_combout ),
	.datac(!\Mux10~0_combout ),
	.datad(!\sawtooth_gen|sawtooth_wave [13]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h082A082A193B193B;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N30
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a14  & ( (!\waveform_select[1]~input_o  & (((!\waveform_select[0]~input_o )) # (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14~portadataout )))) ) ) # ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a14  & ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0] & (\waveform_select[0]~input_o ))) # 
// (\waveform_select[1]~input_o  & (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14~portadataout )))) ) )

	.dataa(!\square_gen|square_wave [0]),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h04370437C4F7C4F7;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N59
dffeas \sawtooth_gen|sawtooth_wave[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[14] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N57
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a14  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout  & (\Mux9~0_combout )) # (\Mux15~2_combout  & ((\sawtooth_gen|sawtooth_wave [14]))))) # (\Mux15~3_combout  & 
// (\Mux15~2_combout )) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a14  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout  & (\Mux9~0_combout )) # (\Mux15~2_combout  & ((\sawtooth_gen|sawtooth_wave [14]))))) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\Mux15~2_combout ),
	.datac(!\Mux9~0_combout ),
	.datad(!\sawtooth_gen|sawtooth_wave [14]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h082A082A193B193B;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N2
dffeas \sawtooth_gen|sawtooth_wave[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[23]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[15] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N33
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a15  & ( ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a15 ))) # (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # 
// (\waveform_select[1]~input_o ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a15  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a15 ))) # (\waveform_select[0]~input_o  
// & (\square_gen|square_wave [0])))) ) )

	.dataa(!\square_gen|square_wave [0]),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h0C440C443F773F77;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N0
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \Mux8~0_combout  & ( (!\Mux15~2_combout  & (((!\Mux15~3_combout )))) # (\Mux15~2_combout  & ((!\Mux15~3_combout  & ((\sawtooth_gen|sawtooth_wave [15]))) # (\Mux15~3_combout  & 
// (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a15 )))) ) ) # ( !\Mux8~0_combout  & ( (\Mux15~2_combout  & ((!\Mux15~3_combout  & ((\sawtooth_gen|sawtooth_wave [15]))) # (\Mux15~3_combout  & 
// (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a15 )))) ) )

	.dataa(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\Mux15~2_combout ),
	.datac(!\Mux15~3_combout ),
	.datad(!\sawtooth_gen|sawtooth_wave [15]),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h01310131C1F1C1F1;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 16;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .mem_init4 = "0FC7E1F8BD2F0F43CD324C9715A5A86BDEF7BA2689664992A3A6EDAB6B19C6350D5F97E5BD6F340D0304C12C83208C230901405785E1BF6FDFF7DA368DA759D6ADAB2ECBB32BCAF63D8FA2E8BE2F681A0645916499244D1341104414852188621C8722008024090280A02F8BE338CE378DE3B0EC3F0FC0300C0681A0A82A0E83A52148561585A1685E176A1A86A5A96A9AA4ED3B4F13C4F53D538CE33CCF300C0344D11485214C531506419465F9BE6F9FF7FE3F8FE7F9DEB7AC2F0BC330CC370DA3A8EA3E8FA4290A4691A4A1284E13852148561585A1685D9766198665A96A9AA6ADAB6B19C4751D4791E47D1F44110445114491244D132509425495258962";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "5C9722088224892288A22C8B2300C0340D0387E1FC7F1C0701C4711C8721CC731D0741D4751D86619C671A0681A4691A86A1AC6B1B06C1B46D1B86E1BC6F18060184611886218C6319064194651986619C671A0681A4691A86A1EC7B1F07C1F47D1F87E1FC7F1C0701C4711C87200C0301004214852188621C8722088224992689A26C9B2709C2751D4791E47D1F44110445114491244D1345194695A5699A669DA7661986659986A1A86E1B8721C8761D87A1EA7E9FA4290A4681A0A82A0F03C1304C1705C1B76DDFF7FE3F8FE7F9FABEAFAC6B1B06C1745D1785E17CDF340C0304C1308C250D334D1344D5354D9A669DA76A1A86A61986A1A86E1B8721CA76";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "8DA3A8EA3E8FC0300C0701C0B02E0F83E1384E17850180601C0702008224892288A22C8B4310C4351D4799E67D9F641A06862188A228CE33AD2B4B16C5B1AD6D5F57DA368DA7F9FEBFAE2F8B0701C0B42D0B83E2FCCF300D034561589725CD0361194695A56DA3691E4796268BA6F9BEA8AA6F1BCB32CCF74DF3BDEFBFEFFFFFF0381E0742D0F0BC32CDB368EA5A5794210845D97699B66D5C59125494E639CAF2A0681A4290CBF2FCFB3ED37CDF73DCF6FEBFA87A1E4090200825C97258A6295254D1344CD43509C2705D1741D097E5F9BA6E9B66DBB2ECBEEFBBEB7ADE779DE378DDFF7FDBF6FD7F5FD0741CC731C8721C4F13C0F03FCFF3F97E5F57D5F17C";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "5ADEB7A9EA7A5E97A1E895E5795A5695655B12C4B0EC3B0AC2AC731CC330CFF3FCBB2EEB7ADEB3ACEAF9BE6B9A064190600801C0701806214853D0F43CCF33C8F25C5715C1705BD6F5B96E5B5ED7B1EC7ADEB7A9EA7A5E97A26899E6799A56956559525494E63B8AE2B86E1B82E0BBEEFBBAEEBB6EDBB2ECDAF6BDAB6ADA769DA368DDF77DDB76DD775DD374DCFF3FCBF2FC781E0380E3F8FE3B8EE378DE338CE2F8BE2B8AE2799E6398E5F97E5B96E5795E5394E4F93E4B92E4791E4390E7F9FE7B9EE779DE739CE6F9BE6B9AE6799E6398E5F97E5B96E5795E1384E0F83E0B82E0781E0380E3F8FE3B8EE378DFF3FCFEFFBDEB7ADE779DE378DDF77DDB66D9";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "765D9364D8F63D8AE2B86E1B82E0BBEEFBBAEEBB6EDBB2ECBAE6B96A5A966599625899E6799A66795E5791E478DE3789E2785E1581605BD6F5B97E5F57D5F0FC3ECFB3E8FA3E4892200801C07018060541505394E4F93E8BA2E87A1E8320CBF3FCFB3ECF73DAF2CCB2ECBB2ACAB26599625895E57959E6795E5791E478DE3589725C5715C1703FCFF3F8FE3F4FD1F07C1EC7B1E87AFE7F9FE3F8FDFF7DDB76DD775DD374BCEF3BCAE2B8661982609BE5F979DE775DD731CC52D4B4E93A4E5292A0A825C9725806014051D074F8FE3F4BD2F47C1D0330CFF2FCBA9EA768DA32FC9EE6B96A5A925C96E1B869D974590641575590E434CD3308B20C42104010003F";
// synopsys translate_on

// Location: FF_X70_Y24_N17
dffeas \sawtooth_gen|sawtooth_wave[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[16] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N6
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a16  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # ((\square_gen|square_wave [0])))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a16 )))) ) ) # ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a16  & ( (!\waveform_select[1]~input_o  & (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  
// & (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a16 )))) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\square_gen|square_wave [0]),
	.datad(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N15
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \sawtooth_gen|sawtooth_wave [16] & ( \Mux7~0_combout  & ( (!\Mux15~3_combout ) # ((\Mux15~2_combout  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16 )) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [16] & ( \Mux7~0_combout  & 
// ( (!\Mux15~3_combout  & (!\Mux15~2_combout )) # (\Mux15~3_combout  & (\Mux15~2_combout  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16 )) ) ) ) # ( \sawtooth_gen|sawtooth_wave [16] & ( !\Mux7~0_combout  & ( (\Mux15~2_combout  & 
// ((!\Mux15~3_combout ) # (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16 ))) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [16] & ( !\Mux7~0_combout  & ( (\Mux15~3_combout  & (\Mux15~2_combout  & 
// \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16 )) ) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(gnd),
	.datac(!\Mux15~2_combout ),
	.datad(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\sawtooth_gen|sawtooth_wave [16]),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h00050A0FA0A5AAAF;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N9
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a17  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # ((\square_gen|square_wave [0])))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17~portadataout )))) ) ) # ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a17  & ( (!\waveform_select[1]~input_o  & (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # 
// (\waveform_select[1]~input_o  & (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17~portadataout )))) ) )

	.dataa(!\waveform_select[0]~input_o ),
	.datab(!\waveform_select[1]~input_o ),
	.datac(!\square_gen|square_wave [0]),
	.datad(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(gnd),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N23
dffeas \sawtooth_gen|sawtooth_wave[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[17] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N21
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a17  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout  & (\Mux6~0_combout )) # (\Mux15~2_combout  & ((\sawtooth_gen|sawtooth_wave [17]))))) # (\Mux15~3_combout  & 
// (\Mux15~2_combout )) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a17  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout  & (\Mux6~0_combout )) # (\Mux15~2_combout  & ((\sawtooth_gen|sawtooth_wave [17]))))) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\Mux15~2_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(!\sawtooth_gen|sawtooth_wave [17]),
	.datae(gnd),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h082A082A193B193B;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \sawtooth_gen|sawtooth_wave[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[26]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[18] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N15
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a18  & ( (!\waveform_select[1]~input_o  & (((!\waveform_select[0]~input_o )) # (\square_gen|square_wave [0]))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a18 )))) ) ) # ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a18  & ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0] & (\waveform_select[0]~input_o ))) # (\waveform_select[1]~input_o  
// & (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a18 )))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h02570257A2F7A2F7;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N21
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \sawtooth_gen|sawtooth_wave [18] & ( \Mux5~0_combout  & ( (!\Mux15~3_combout ) # ((\Mux15~2_combout  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18 )) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [18] & ( \Mux5~0_combout  & 
// ( (!\Mux15~2_combout  & ((!\Mux15~3_combout ))) # (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18  & \Mux15~3_combout )) ) ) ) # ( \sawtooth_gen|sawtooth_wave [18] & ( !\Mux5~0_combout  & ( (\Mux15~2_combout  & 
// ((!\Mux15~3_combout ) # (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18 ))) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [18] & ( !\Mux5~0_combout  & ( (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18  & 
// \Mux15~3_combout )) ) ) )

	.dataa(!\Mux15~2_combout ),
	.datab(gnd),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\Mux15~3_combout ),
	.datae(!\sawtooth_gen|sawtooth_wave [18]),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h00055505AA05FF05;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N20
dffeas \sawtooth_gen|sawtooth_wave[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[27]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[19] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N24
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19  & ( \square_gen|square_wave [0] & ( ((\waveform_select[1]~input_o ) # (\waveform_select[0]~input_o )) # (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19 ) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19  & ( \square_gen|square_wave [0] & ( (!\waveform_select[1]~input_o  & ((\waveform_select[0]~input_o ) # (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( 
// \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19  & ( !\square_gen|square_wave [0] & ( ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19  & !\waveform_select[0]~input_o )) # (\waveform_select[1]~input_o ) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19  & ( !\square_gen|square_wave [0] & ( (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19  & (!\waveform_select[0]~input_o  & !\waveform_select[1]~input_o )) ) ) )

	.dataa(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a19 ),
	.datab(gnd),
	.datac(!\waveform_select[0]~input_o ),
	.datad(!\waveform_select[1]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\square_gen|square_wave [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h500050FF5F005FFF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N18
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \Mux4~0_combout  & ( (!\Mux15~3_combout  & ((!\Mux15~2_combout ) # ((\sawtooth_gen|sawtooth_wave [19])))) # (\Mux15~3_combout  & (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a19 ))) ) ) # ( 
// !\Mux4~0_combout  & ( (\Mux15~2_combout  & ((!\Mux15~3_combout  & ((\sawtooth_gen|sawtooth_wave [19]))) # (\Mux15~3_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a19 )))) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\Mux15~2_combout ),
	.datac(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\sawtooth_gen|sawtooth_wave [19]),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h0123012389AB89AB;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .init_file = "db/waveform_generator.ram0_ecg_wave_gen_3d4c78c3.hdl.mif";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "ecg_wave_gen:ecg_gen|altsyncram:ecg_lut_rtl_0|altsyncram_hte1:auto_generated|ALTSYNCRAM";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 10;
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .mem_init4 = "0DC370DC370DC370DC370DC370DC370D8360D8360D8360D8360D8360D8360D8360D4350D4350D4B52D4B52D4B52D4B52D4B52D4A5294A4290A4290A4290A4290A4290A4290A4290A4290A4290A429124491244912449124491244912449124491244912449124491244911445114451144511445114451946519465194651946519465194651946519465194651946519465194651946519465194651946521485214852148521485214852148120481204812048120481204816058160581605816058160581685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1685A1705C1705C1705C1705C1705C1705C1705C1";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "705C1705C1705C1705C1705C1705C1705C1704C1304C1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1384E1004010040100401004010040100401004010040100401004010040100401004010040100401004010842108421084214852148521485214852148521485214852148521485214852148521485214852150541505415054150541505415054150541505415054150541505415054150541505415054150541585615856158561585615856158561584611846118461184611846119465194651946519465194652148521485214852148521485214852148521485214852148521485214852148521";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "4852148521485294A5294A5294A5294A5294A5294A92A4A92A4A92A4A92A4A92A4A92A4A92A4A92A4A92A4A92A4A9324C9324C9324C9324C9324C9324C9324C9324C9324C9324C9324C9725CD735CD735CD735CD735CD7B5ED7B5ED7B5ED7B6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB7EDFB7EDFB7EDFB7EDFB7EDFB7EDFB7F23C8F23C8F23C8F23C8F23C8F23C8F27C9F27C9F27C9F27C9F27C9F27C9F27C9F2BCAF2BCAF2B4AD2B4AD2B4AD2B4AD2B4AD2B5AD6B5BD6F5BD6F5BD6F5BD6F5BD6F5BD6F5BD6F5BD6F5BD6F5BD6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EDBB6EEBBAEEBBAEEBBAEEBBAEEBBAE6B9AE6B9AE6B9AE6B9";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9AE6B9ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7EDFB7EDFB7EDFB7EDFB7EDFB7E9FA7E9FA7E9FA7E9FA7E9FA7E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E97A5E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FA3E8FB3ECFB3EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EC7B1EFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEFFBFEF7BDEF7BDEF7BDEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB";
defparam \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "7ADEB7ADEB7ADEB7ADEB7ADEB7ADEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEAFABEA7A9EA7A9EA7A9EA7A9EA7A9EA7A9EA7B9EE7B9EE7B9EE7B9EE7B9EE6B9AE6B9AE6B9AE6B9AE6B9ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7ADEB7AD6B5AD6B5AD6B5AD6B5AD6B5AD6B56D5B56D5B56D5B56D5B56D5B56D5B56D5B56D5B56D5B56D5B56CDB36CDB36CDB36CDB36CDB36CDB36CDB36CDB36CDB36CDB36CDB368DA328CA328CA328CA328CA3284A1284A1284A1284912449124491244912449124491244912448120481204812048120481204812037";
// synopsys translate_on

// Location: FF_X70_Y27_N2
dffeas \sawtooth_gen|sawtooth_wave[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc[28]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[20] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N24
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \square_gen|square_wave [0] & ( (!\waveform_select[1]~input_o  & (((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a20 )) # (\waveform_select[0]~input_o ))) # (\waveform_select[1]~input_o  & 
// (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) # ( !\square_gen|square_wave [0] & ( (!\waveform_select[1]~input_o  & (!\waveform_select[0]~input_o  & (\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a20 ))) # 
// (\waveform_select[1]~input_o  & (((\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\waveform_select[0]~input_o ),
	.datac(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(gnd),
	.dataf(!\square_gen|square_wave [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N36
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \sawtooth_gen|sawtooth_wave [20] & ( \Mux3~0_combout  & ( (!\Mux15~3_combout ) # ((\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20  & \Mux15~2_combout )) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [20] & ( \Mux3~0_combout  & 
// ( (!\Mux15~3_combout  & ((!\Mux15~2_combout ))) # (\Mux15~3_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20  & \Mux15~2_combout )) ) ) ) # ( \sawtooth_gen|sawtooth_wave [20] & ( !\Mux3~0_combout  & ( (\Mux15~2_combout  & 
// ((!\Mux15~3_combout ) # (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20 ))) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [20] & ( !\Mux3~0_combout  & ( (\Mux15~3_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20  & 
// \Mux15~2_combout )) ) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a20 ),
	.datac(!\Mux15~2_combout ),
	.datad(gnd),
	.datae(!\sawtooth_gen|sawtooth_wave [20]),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h01010B0BA1A1ABAB;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N20
dffeas \sawtooth_gen|sawtooth_wave[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[21] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N12
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a21  & ( ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a21 ))) # (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # 
// (\waveform_select[1]~input_o ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a21  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a21 ))) # (\waveform_select[0]~input_o  
// & (\square_gen|square_wave [0])))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\waveform_select[0]~input_o ),
	.datae(gnd),
	.dataf(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0A220A225F775F77;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N42
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a21  & ( \Mux15~3_combout  & ( \Mux15~2_combout  ) ) ) # ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a21  & ( !\Mux15~3_combout  & ( (!\Mux15~2_combout  & 
// ((\Mux2~0_combout ))) # (\Mux15~2_combout  & (\sawtooth_gen|sawtooth_wave [21])) ) ) ) # ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a21  & ( !\Mux15~3_combout  & ( (!\Mux15~2_combout  & ((\Mux2~0_combout ))) # (\Mux15~2_combout  & 
// (\sawtooth_gen|sawtooth_wave [21])) ) ) )

	.dataa(!\sawtooth_gen|sawtooth_wave [21]),
	.datab(!\Mux2~0_combout ),
	.datac(!\Mux15~2_combout ),
	.datad(gnd),
	.datae(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h3535353500000F0F;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N56
dffeas \sawtooth_gen|sawtooth_wave[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[22] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N48
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22  & ( ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0])) # (\waveform_select[1]~input_o ) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22  & ( \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o ) # (\square_gen|square_wave [0]))) ) ) ) # ( 
// \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22  & ( ((\square_gen|square_wave [0] & \waveform_select[0]~input_o )) # (\waveform_select[1]~input_o ) ) ) ) # ( 
// !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22  & ( !\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22  & ( (!\waveform_select[1]~input_o  & (\square_gen|square_wave [0] & \waveform_select[0]~input_o )) ) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\square_gen|square_wave [0]),
	.datac(gnd),
	.datad(!\waveform_select[0]~input_o ),
	.datae(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h00225577AA22FF77;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N54
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \sawtooth_gen|sawtooth_wave [22] & ( \Mux1~0_combout  & ( (!\Mux15~3_combout ) # ((\Mux15~2_combout  & \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22 )) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [22] & ( \Mux1~0_combout  & 
// ( (!\Mux15~2_combout  & ((!\Mux15~3_combout ))) # (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22  & \Mux15~3_combout )) ) ) ) # ( \sawtooth_gen|sawtooth_wave [22] & ( !\Mux1~0_combout  & ( (\Mux15~2_combout  & 
// ((!\Mux15~3_combout ) # (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [22] & ( !\Mux1~0_combout  & ( (\Mux15~2_combout  & (\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22  & 
// \Mux15~3_combout )) ) ) )

	.dataa(!\Mux15~2_combout ),
	.datab(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\Mux15~3_combout ),
	.datad(gnd),
	.datae(!\sawtooth_gen|sawtooth_wave [22]),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h01015151A1A1F1F1;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\ecg_gen|phase_acc [31],\ecg_gen|phase_acc [30],\ecg_gen|phase_acc [29],\ecg_gen|phase_acc[28]~DUPLICATE_q ,\ecg_gen|phase_acc[27]~DUPLICATE_q ,\ecg_gen|phase_acc[26]~DUPLICATE_q ,\ecg_gen|phase_acc [25],\ecg_gen|phase_acc[24]~DUPLICATE_q ,\ecg_gen|phase_acc[23]~DUPLICATE_q ,
\ecg_gen|phase_acc [22]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .init_file = "db/waveform_generator.ram0_sine_wave_gen_630b7358.hdl.mif";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "sine_wave_gen:sine_gen|altsyncram:sin_lut_rtl_0|altsyncram_gue1:auto_generated|ALTSYNCRAM";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 10;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 10;
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "20080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "08020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N27
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a23  & ( ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\waveform_select[0]~input_o  & (\square_gen|square_wave [0]))) # 
// (\waveform_select[1]~input_o ) ) ) # ( !\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a23  & ( (!\waveform_select[1]~input_o  & ((!\waveform_select[0]~input_o  & ((\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\waveform_select[0]~input_o  & (\square_gen|square_wave [0])))) ) )

	.dataa(!\waveform_select[1]~input_o ),
	.datab(!\waveform_select[0]~input_o ),
	.datac(!\square_gen|square_wave [0]),
	.datad(!\sine_gen|sin_lut_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(gnd),
	.dataf(!\ecg_gen|ecg_lut_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \sawtooth_gen|sawtooth_wave[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ecg_gen|phase_acc [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sawtooth_gen|sawtooth_wave [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sawtooth_gen|sawtooth_wave[23] .is_wysiwyg = "true";
defparam \sawtooth_gen|sawtooth_wave[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N3
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \sawtooth_gen|sawtooth_wave [23] & ( \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23  & ( ((\Mux0~0_combout  & !\Mux15~3_combout )) # (\Mux15~2_combout ) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [23] & ( 
// \triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23  & ( (!\Mux15~2_combout  & (\Mux0~0_combout  & !\Mux15~3_combout )) # (\Mux15~2_combout  & ((\Mux15~3_combout ))) ) ) ) # ( \sawtooth_gen|sawtooth_wave [23] & ( 
// !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23  & ( (!\Mux15~3_combout  & ((\Mux0~0_combout ) # (\Mux15~2_combout ))) ) ) ) # ( !\sawtooth_gen|sawtooth_wave [23] & ( !\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23  & ( 
// (!\Mux15~2_combout  & (\Mux0~0_combout  & !\Mux15~3_combout )) ) ) )

	.dataa(!\Mux15~2_combout ),
	.datab(gnd),
	.datac(!\Mux0~0_combout ),
	.datad(!\Mux15~3_combout ),
	.datae(!\sawtooth_gen|sawtooth_wave [23]),
	.dataf(!\triangle_gen|triangle_lut_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h0A005F000A555F55;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N3
cyclonev_lcell_comb \codec_config|i2c_inst|Selector11~0 (
// Equation(s):
// \codec_config|i2c_inst|Selector11~0_combout  = ( \codec_config|i2c_inst|state.START~q  & ( !\codec_config|i2c_inst|state.STOP~q  ) ) # ( !\codec_config|i2c_inst|state.START~q  & ( (!\codec_config|i2c_inst|state.STOP~q  & \codec_config|i2c_inst|i2c_scl~q ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec_config|i2c_inst|state.STOP~q ),
	.datad(!\codec_config|i2c_inst|i2c_scl~q ),
	.datae(gnd),
	.dataf(!\codec_config|i2c_inst|state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec_config|i2c_inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec_config|i2c_inst|Selector11~0 .extended_lut = "off";
defparam \codec_config|i2c_inst|Selector11~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \codec_config|i2c_inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N4
dffeas \codec_config|i2c_inst|i2c_scl (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\codec_config|i2c_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_config|i2c_inst|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_config|i2c_inst|i2c_scl .is_wysiwyg = "true";
defparam \codec_config|i2c_inst|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \clk_gen|Add0~29 (
// Equation(s):
// \clk_gen|Add0~29_sumout  = SUM(( \clk_gen|counter_bclk [0] ) + ( VCC ) + ( !VCC ))
// \clk_gen|Add0~30  = CARRY(( \clk_gen|counter_bclk [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~29_sumout ),
	.cout(\clk_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~29 .extended_lut = "off";
defparam \clk_gen|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \clk_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N33
cyclonev_lcell_comb \clk_gen|Add0~25 (
// Equation(s):
// \clk_gen|Add0~25_sumout  = SUM(( \clk_gen|counter_bclk [1] ) + ( GND ) + ( \clk_gen|Add0~30  ))
// \clk_gen|Add0~26  = CARRY(( \clk_gen|counter_bclk [1] ) + ( GND ) + ( \clk_gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~25_sumout ),
	.cout(\clk_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~25 .extended_lut = "off";
defparam \clk_gen|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \clk_gen|Add0~21 (
// Equation(s):
// \clk_gen|Add0~21_sumout  = SUM(( \clk_gen|counter_bclk [2] ) + ( GND ) + ( \clk_gen|Add0~26  ))
// \clk_gen|Add0~22  = CARRY(( \clk_gen|counter_bclk [2] ) + ( GND ) + ( \clk_gen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~21_sumout ),
	.cout(\clk_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~21 .extended_lut = "off";
defparam \clk_gen|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N38
dffeas \clk_gen|counter_bclk[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[2] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \clk_gen|Add0~17 (
// Equation(s):
// \clk_gen|Add0~17_sumout  = SUM(( \clk_gen|counter_bclk [3] ) + ( GND ) + ( \clk_gen|Add0~22  ))
// \clk_gen|Add0~18  = CARRY(( \clk_gen|counter_bclk [3] ) + ( GND ) + ( \clk_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~17_sumout ),
	.cout(\clk_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~17 .extended_lut = "off";
defparam \clk_gen|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N41
dffeas \clk_gen|counter_bclk[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[3] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \clk_gen|Add0~13 (
// Equation(s):
// \clk_gen|Add0~13_sumout  = SUM(( \clk_gen|counter_bclk [4] ) + ( GND ) + ( \clk_gen|Add0~18  ))
// \clk_gen|Add0~14  = CARRY(( \clk_gen|counter_bclk [4] ) + ( GND ) + ( \clk_gen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~13_sumout ),
	.cout(\clk_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~13 .extended_lut = "off";
defparam \clk_gen|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N44
dffeas \clk_gen|counter_bclk[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[4] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \clk_gen|Add0~9 (
// Equation(s):
// \clk_gen|Add0~9_sumout  = SUM(( \clk_gen|counter_bclk [5] ) + ( GND ) + ( \clk_gen|Add0~14  ))
// \clk_gen|Add0~10  = CARRY(( \clk_gen|counter_bclk [5] ) + ( GND ) + ( \clk_gen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~9_sumout ),
	.cout(\clk_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~9 .extended_lut = "off";
defparam \clk_gen|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N46
dffeas \clk_gen|counter_bclk[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[5] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \clk_gen|Add0~5 (
// Equation(s):
// \clk_gen|Add0~5_sumout  = SUM(( \clk_gen|counter_bclk [6] ) + ( GND ) + ( \clk_gen|Add0~10  ))
// \clk_gen|Add0~6  = CARRY(( \clk_gen|counter_bclk [6] ) + ( GND ) + ( \clk_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~5_sumout ),
	.cout(\clk_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~5 .extended_lut = "off";
defparam \clk_gen|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N49
dffeas \clk_gen|counter_bclk[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[6] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \clk_gen|Add0~1 (
// Equation(s):
// \clk_gen|Add0~1_sumout  = SUM(( \clk_gen|counter_bclk [7] ) + ( GND ) + ( \clk_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_gen|counter_bclk [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add0~1 .extended_lut = "off";
defparam \clk_gen|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N53
dffeas \clk_gen|counter_bclk[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[7] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \clk_gen|LessThan0~1 (
// Equation(s):
// \clk_gen|LessThan0~1_combout  = ( \clk_gen|counter_bclk [7] ) # ( !\clk_gen|counter_bclk [7] & ( ((\clk_gen|counter_bclk [6]) # (\clk_gen|LessThan0~0_combout )) # (\clk_gen|counter_bclk [5]) ) )

	.dataa(gnd),
	.datab(!\clk_gen|counter_bclk [5]),
	.datac(!\clk_gen|LessThan0~0_combout ),
	.datad(!\clk_gen|counter_bclk [6]),
	.datae(gnd),
	.dataf(!\clk_gen|counter_bclk [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|LessThan0~1 .extended_lut = "off";
defparam \clk_gen|LessThan0~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \clk_gen|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N31
dffeas \clk_gen|counter_bclk[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[0] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N35
dffeas \clk_gen|counter_bclk[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[1] .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \clk_gen|LessThan0~0 (
// Equation(s):
// \clk_gen|LessThan0~0_combout  = ( \clk_gen|counter_bclk [2] & ( \clk_gen|counter_bclk [3] & ( \clk_gen|counter_bclk [4] ) ) ) # ( !\clk_gen|counter_bclk [2] & ( \clk_gen|counter_bclk [3] & ( \clk_gen|counter_bclk [4] ) ) ) # ( \clk_gen|counter_bclk [2] & 
// ( !\clk_gen|counter_bclk [3] & ( (\clk_gen|counter_bclk [4] & ((\clk_gen|counter_bclk [0]) # (\clk_gen|counter_bclk [1]))) ) ) )

	.dataa(!\clk_gen|counter_bclk [1]),
	.datab(!\clk_gen|counter_bclk [4]),
	.datac(!\clk_gen|counter_bclk [0]),
	.datad(gnd),
	.datae(!\clk_gen|counter_bclk [2]),
	.dataf(!\clk_gen|counter_bclk [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|LessThan0~0 .extended_lut = "off";
defparam \clk_gen|LessThan0~0 .lut_mask = 64'h0000131333333333;
defparam \clk_gen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N50
dffeas \clk_gen|counter_bclk[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_bclk[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_bclk[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_gen|counter_bclk[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \clk_gen|bclk~0 (
// Equation(s):
// \clk_gen|bclk~0_combout  = ( \clk_gen|counter_bclk[6]~DUPLICATE_q  & ( !\clk_gen|bclk~q  ) ) # ( !\clk_gen|counter_bclk[6]~DUPLICATE_q  & ( !\clk_gen|bclk~q  $ (((!\clk_gen|LessThan0~0_combout  & (!\clk_gen|counter_bclk [5] & !\clk_gen|counter_bclk 
// [7])))) ) )

	.dataa(!\clk_gen|LessThan0~0_combout ),
	.datab(!\clk_gen|counter_bclk [5]),
	.datac(!\clk_gen|counter_bclk [7]),
	.datad(!\clk_gen|bclk~q ),
	.datae(gnd),
	.dataf(!\clk_gen|counter_bclk[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|bclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|bclk~0 .extended_lut = "off";
defparam \clk_gen|bclk~0 .lut_mask = 64'h7F807F80FF00FF00;
defparam \clk_gen|bclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N2
dffeas \clk_gen|bclk (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|bclk~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|bclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|bclk .is_wysiwyg = "true";
defparam \clk_gen|bclk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N0
cyclonev_lcell_comb \clk_gen|Add1~13 (
// Equation(s):
// \clk_gen|Add1~13_sumout  = SUM(( \clk_gen|counter_lrclk [0] ) + ( VCC ) + ( !VCC ))
// \clk_gen|Add1~14  = CARRY(( \clk_gen|counter_lrclk [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~13_sumout ),
	.cout(\clk_gen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~13 .extended_lut = "off";
defparam \clk_gen|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \clk_gen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N31
dffeas \clk_gen|counter_lrclk[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[10]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N27
cyclonev_lcell_comb \clk_gen|Add1~29 (
// Equation(s):
// \clk_gen|Add1~29_sumout  = SUM(( \clk_gen|counter_lrclk [9] ) + ( GND ) + ( \clk_gen|Add1~34  ))
// \clk_gen|Add1~30  = CARRY(( \clk_gen|counter_lrclk [9] ) + ( GND ) + ( \clk_gen|Add1~34  ))

	.dataa(!\clk_gen|counter_lrclk [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~29_sumout ),
	.cout(\clk_gen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~29 .extended_lut = "off";
defparam \clk_gen|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_gen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N30
cyclonev_lcell_comb \clk_gen|Add1~1 (
// Equation(s):
// \clk_gen|Add1~1_sumout  = SUM(( \clk_gen|counter_lrclk[10]~DUPLICATE_q  ) + ( GND ) + ( \clk_gen|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~1 .extended_lut = "off";
defparam \clk_gen|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_gen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N32
dffeas \clk_gen|counter_lrclk[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[10] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N42
cyclonev_lcell_comb \clk_gen|LessThan1~0 (
// Equation(s):
// \clk_gen|LessThan1~0_combout  = ( \clk_gen|counter_lrclk [0] & ( \clk_gen|counter_lrclk [4] ) ) # ( !\clk_gen|counter_lrclk [0] & ( \clk_gen|counter_lrclk [4] & ( ((\clk_gen|counter_lrclk [3]) # (\clk_gen|counter_lrclk [1])) # (\clk_gen|counter_lrclk [2]) 
// ) ) )

	.dataa(!\clk_gen|counter_lrclk [2]),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [1]),
	.datad(!\clk_gen|counter_lrclk [3]),
	.datae(!\clk_gen|counter_lrclk [0]),
	.dataf(!\clk_gen|counter_lrclk [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|LessThan1~0 .extended_lut = "off";
defparam \clk_gen|LessThan1~0 .lut_mask = 64'h000000005FFFFFFF;
defparam \clk_gen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N51
cyclonev_lcell_comb \clk_gen|LessThan1~2 (
// Equation(s):
// \clk_gen|LessThan1~2_combout  = ( \clk_gen|counter_lrclk [6] & ( \clk_gen|counter_lrclk [10] ) ) # ( !\clk_gen|counter_lrclk [6] & ( (\clk_gen|counter_lrclk [10] & ((!\clk_gen|LessThan1~1_combout ) # (\clk_gen|LessThan1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\clk_gen|counter_lrclk [10]),
	.datac(!\clk_gen|LessThan1~0_combout ),
	.datad(!\clk_gen|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\clk_gen|counter_lrclk [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|LessThan1~2 .extended_lut = "off";
defparam \clk_gen|LessThan1~2 .lut_mask = 64'h3303330333333333;
defparam \clk_gen|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N2
dffeas \clk_gen|counter_lrclk[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[0] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N3
cyclonev_lcell_comb \clk_gen|Add1~17 (
// Equation(s):
// \clk_gen|Add1~17_sumout  = SUM(( \clk_gen|counter_lrclk [1] ) + ( GND ) + ( \clk_gen|Add1~14  ))
// \clk_gen|Add1~18  = CARRY(( \clk_gen|counter_lrclk [1] ) + ( GND ) + ( \clk_gen|Add1~14  ))

	.dataa(!\clk_gen|counter_lrclk [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~17_sumout ),
	.cout(\clk_gen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~17 .extended_lut = "off";
defparam \clk_gen|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_gen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N5
dffeas \clk_gen|counter_lrclk[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[1] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N6
cyclonev_lcell_comb \clk_gen|Add1~21 (
// Equation(s):
// \clk_gen|Add1~21_sumout  = SUM(( \clk_gen|counter_lrclk [2] ) + ( GND ) + ( \clk_gen|Add1~18  ))
// \clk_gen|Add1~22  = CARRY(( \clk_gen|counter_lrclk [2] ) + ( GND ) + ( \clk_gen|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~21_sumout ),
	.cout(\clk_gen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~21 .extended_lut = "off";
defparam \clk_gen|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_gen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N7
dffeas \clk_gen|counter_lrclk[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[2] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N9
cyclonev_lcell_comb \clk_gen|Add1~25 (
// Equation(s):
// \clk_gen|Add1~25_sumout  = SUM(( \clk_gen|counter_lrclk [3] ) + ( GND ) + ( \clk_gen|Add1~22  ))
// \clk_gen|Add1~26  = CARRY(( \clk_gen|counter_lrclk [3] ) + ( GND ) + ( \clk_gen|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~25_sumout ),
	.cout(\clk_gen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~25 .extended_lut = "off";
defparam \clk_gen|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_gen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N11
dffeas \clk_gen|counter_lrclk[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[3] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N12
cyclonev_lcell_comb \clk_gen|Add1~9 (
// Equation(s):
// \clk_gen|Add1~9_sumout  = SUM(( \clk_gen|counter_lrclk [4] ) + ( GND ) + ( \clk_gen|Add1~26  ))
// \clk_gen|Add1~10  = CARRY(( \clk_gen|counter_lrclk [4] ) + ( GND ) + ( \clk_gen|Add1~26  ))

	.dataa(gnd),
	.datab(!\clk_gen|counter_lrclk [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~9_sumout ),
	.cout(\clk_gen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~9 .extended_lut = "off";
defparam \clk_gen|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_gen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N14
dffeas \clk_gen|counter_lrclk[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[4] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N15
cyclonev_lcell_comb \clk_gen|Add1~41 (
// Equation(s):
// \clk_gen|Add1~41_sumout  = SUM(( \clk_gen|counter_lrclk [5] ) + ( GND ) + ( \clk_gen|Add1~10  ))
// \clk_gen|Add1~42  = CARRY(( \clk_gen|counter_lrclk [5] ) + ( GND ) + ( \clk_gen|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~41_sumout ),
	.cout(\clk_gen|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~41 .extended_lut = "off";
defparam \clk_gen|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_gen|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N17
dffeas \clk_gen|counter_lrclk[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[5] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N18
cyclonev_lcell_comb \clk_gen|Add1~5 (
// Equation(s):
// \clk_gen|Add1~5_sumout  = SUM(( \clk_gen|counter_lrclk [6] ) + ( GND ) + ( \clk_gen|Add1~42  ))
// \clk_gen|Add1~6  = CARRY(( \clk_gen|counter_lrclk [6] ) + ( GND ) + ( \clk_gen|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~5_sumout ),
	.cout(\clk_gen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~5 .extended_lut = "off";
defparam \clk_gen|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_gen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N20
dffeas \clk_gen|counter_lrclk[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[6] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N21
cyclonev_lcell_comb \clk_gen|Add1~37 (
// Equation(s):
// \clk_gen|Add1~37_sumout  = SUM(( \clk_gen|counter_lrclk [7] ) + ( GND ) + ( \clk_gen|Add1~6  ))
// \clk_gen|Add1~38  = CARRY(( \clk_gen|counter_lrclk [7] ) + ( GND ) + ( \clk_gen|Add1~6  ))

	.dataa(!\clk_gen|counter_lrclk [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~37_sumout ),
	.cout(\clk_gen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~37 .extended_lut = "off";
defparam \clk_gen|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_gen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N23
dffeas \clk_gen|counter_lrclk[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[7] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N24
cyclonev_lcell_comb \clk_gen|Add1~33 (
// Equation(s):
// \clk_gen|Add1~33_sumout  = SUM(( \clk_gen|counter_lrclk [8] ) + ( GND ) + ( \clk_gen|Add1~38  ))
// \clk_gen|Add1~34  = CARRY(( \clk_gen|counter_lrclk [8] ) + ( GND ) + ( \clk_gen|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_gen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_gen|Add1~33_sumout ),
	.cout(\clk_gen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_gen|Add1~33 .extended_lut = "off";
defparam \clk_gen|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_gen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N26
dffeas \clk_gen|counter_lrclk[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[8] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N29
dffeas \clk_gen|counter_lrclk[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\clk_gen|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|counter_lrclk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|counter_lrclk[9] .is_wysiwyg = "true";
defparam \clk_gen|counter_lrclk[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N48
cyclonev_lcell_comb \clk_gen|LessThan1~1 (
// Equation(s):
// \clk_gen|LessThan1~1_combout  = ( !\clk_gen|counter_lrclk [5] & ( (!\clk_gen|counter_lrclk [9] & (!\clk_gen|counter_lrclk [8] & !\clk_gen|counter_lrclk [7])) ) )

	.dataa(!\clk_gen|counter_lrclk [9]),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [8]),
	.datad(!\clk_gen|counter_lrclk [7]),
	.datae(gnd),
	.dataf(!\clk_gen|counter_lrclk [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|LessThan1~1 .extended_lut = "off";
defparam \clk_gen|LessThan1~1 .lut_mask = 64'hA000A00000000000;
defparam \clk_gen|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N36
cyclonev_lcell_comb \clk_gen|lrclk~0 (
// Equation(s):
// \clk_gen|lrclk~0_combout  = ( \clk_gen|lrclk~q  & ( \clk_gen|counter_lrclk[10]~DUPLICATE_q  & ( (\clk_gen|LessThan1~1_combout  & (!\clk_gen|counter_lrclk [6] & !\clk_gen|LessThan1~0_combout )) ) ) ) # ( !\clk_gen|lrclk~q  & ( 
// \clk_gen|counter_lrclk[10]~DUPLICATE_q  & ( (!\clk_gen|LessThan1~1_combout ) # ((\clk_gen|LessThan1~0_combout ) # (\clk_gen|counter_lrclk [6])) ) ) ) # ( \clk_gen|lrclk~q  & ( !\clk_gen|counter_lrclk[10]~DUPLICATE_q  ) )

	.dataa(!\clk_gen|LessThan1~1_combout ),
	.datab(gnd),
	.datac(!\clk_gen|counter_lrclk [6]),
	.datad(!\clk_gen|LessThan1~0_combout ),
	.datae(!\clk_gen|lrclk~q ),
	.dataf(!\clk_gen|counter_lrclk[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_gen|lrclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_gen|lrclk~0 .extended_lut = "off";
defparam \clk_gen|lrclk~0 .lut_mask = 64'h0000FFFFAFFF5000;
defparam \clk_gen|lrclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N38
dffeas \clk_gen|lrclk (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_gen|lrclk~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen|lrclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen|lrclk .is_wysiwyg = "true";
defparam \clk_gen|lrclk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
