---
layout: post
date: 2022-03-31
tags: [ooo,cpu,lsu,cache,dram,brief-into-ooo]
categories:
    - hardware
---

# æµ…è°ˆä¹±åºæ‰§è¡Œ CPUï¼ˆäºŒï¼šè®¿å­˜ï¼‰

æœ¬æ–‡çš„å†…å®¹å·²ç»æ•´åˆåˆ°[çŸ¥è¯†åº“](/kb/hardware/ooo_cpu.html)ä¸­ã€‚

## èƒŒæ™¯

ä¹‹å‰å†™è¿‡ä¸€ä¸ª[æµ…è°ˆä¹±åºæ‰§è¡Œ CPU](brief-into-ooo.md)ï¼Œéšç€å­¦ä¹ çš„æ·±å…¥ï¼Œå†…å®¹è¶Šæ¥è¶Šå¤šï¼Œé¡µé¢å¤ªé•¿ï¼Œå› æ­¤æŠŠåé¢çš„ä¸€éƒ¨åˆ†å†…å®¹ç‹¬ç«‹å‡ºæ¥ï¼Œå˜æˆäº†è¿™ç¯‡åšå®¢æ–‡ç« ã€‚

æœ¬æ–‡ä¸»è¦è®¨è®ºè®¿å­˜çš„éƒ¨åˆ†ã€‚

æœ¬ç³»åˆ—çš„æ‰€æœ‰æ–‡ç« ï¼š

- [æµ…è°ˆä¹±åºæ‰§è¡Œ CPUï¼ˆä¸€ï¼šä¹±åºï¼‰](./brief-into-ooo.md)
- [æµ…è°ˆä¹±åºæ‰§è¡Œ CPUï¼ˆäºŒï¼šè®¿å­˜ï¼‰](./brief-into-ooo-2.md)
- [æµ…è°ˆä¹±åºæ‰§è¡Œ CPUï¼ˆä¸‰ï¼šå‰ç«¯ï¼‰](./brief-into-ooo-3.md)

<!-- more -->

## å†…å­˜è®¿é—®

å†…å­˜è®¿é—®æ˜¯ä¸€ä¸ªæ¯”è¾ƒå¤æ‚çš„æ“ä½œï¼Œå®ƒæ¶‰åŠåˆ°ç¼“å­˜ã€é¡µè¡¨ã€å†…å­˜åºç­‰é—®é¢˜ã€‚åœ¨ä¹±åºæ‰§è¡Œä¸­ï¼Œè¦å°½é‡ä¼˜åŒ–å†…å­˜è®¿é—®å¯¹å…¶ä»–æŒ‡ä»¤çš„å»¶è¿Ÿçš„å½±å“ï¼ŒåŒæ—¶ä¹Ÿè¦ä¿è¯æ­£ç¡®æ€§ã€‚è¿™é‡Œå‚è€ƒçš„æ˜¯ [BOOM çš„ LSU è®¾è®¡](https://docs.boom-core.org/en/latest/sections/load-store-unit.html)ã€‚

é¦–å…ˆæ˜¯æ­£ç¡®æ€§ã€‚ä¸€èˆ¬æ¥è¯´å¯ä»¥è®¤ä¸ºï¼ŒLoad æ˜¯æ²¡æœ‰å‰¯ä½œç”¨çš„ï¼ˆå®é™…ä¸Šï¼ŒLoad ä¼šå¯¼è‡´ Cache åŠ è½½æ•°æ®ï¼Œè¿™ä¹Ÿå¼•å‘äº†ä»¥ Meltdown ä¸ºé¦–çš„ä¸€ç³»åˆ—æ¼æ´ï¼‰ï¼Œå› æ­¤å¯ä»¥å¾ˆæ¿€è¿›åœ°é¢„æµ‹æ‰§è¡Œ Loadã€‚ä½†æ˜¯ï¼ŒStore æ˜¯æœ‰å‰¯ä½œç”¨çš„ï¼Œå†™å‡ºå»çš„æ•°æ®å°±æ²¡æ³•è¿˜åŸäº†ã€‚å› æ­¤ï¼ŒStore æŒ‡ä»¤åªæœ‰åœ¨ ROB Head è¢« Commit çš„æ—¶å€™ï¼Œæ‰ä¼šå†™å…¥åˆ° Cache ä¸­ã€‚

å…¶æ¬¡æ˜¯æ€§èƒ½ï¼Œæˆ‘ä»¬å¸Œæœ› Load æŒ‡ä»¤å¯ä»¥å°½å¿«åœ°å®Œæˆï¼Œè¿™æ ·å¯ä»¥ä½¿å¾—åç»­çš„è®¡ç®—æŒ‡ä»¤å¯ä»¥å°½å¿«åœ°å¼€å§‹è¿›è¡Œã€‚å½“ Load æŒ‡ä»¤çš„åœ°å€å·²ç»è®¡ç®—å¥½çš„æ—¶å€™ï¼Œå°±å¯ä»¥å»å–æ•°æ®ï¼Œè¿™æ—¶å€™ï¼Œé¦–å…ˆè¦å» Store Queue é‡Œé¢æ‰¾ï¼Œå¦‚æœæœ‰ Store æŒ‡ä»¤è¦å†™å…¥çš„åœ°å€ç­‰äº Load çš„åœ°å€ï¼Œè¯´æ˜åé¢çš„ Load ä¾èµ–äºå‰é¢çš„ Storeï¼Œå¦‚æœ Store çš„æ•°æ®å·²ç»å‡†å¤‡å¥½äº†ï¼Œå°±å¯ä»¥ç›´æ¥æŠŠæ•°æ®è½¬å‘è¿‡æ¥ï¼Œå°±ä¸éœ€è¦ä» Cache ä¸­è·å–ï¼Œå¦‚æœæ•°æ®è¿˜æ²¡å‡†å¤‡å¥½ï¼Œå°±éœ€è¦ç­‰å¾…è¿™ä¸€æ¡ Store å®Œæˆï¼›å¦‚æœæ²¡æœ‰æ‰¾åˆ°åŒ¹é…çš„ Store æŒ‡ä»¤ï¼Œå†ä»å†…å­˜ä¸­å–ã€‚ä¸è¿‡ï¼Œæœ‰ä¸€ç§æƒ…å†µå°±æ˜¯ï¼Œå½“ Store æŒ‡ä»¤çš„åœ°å€è¿Ÿè¿Ÿæ²¡æœ‰è®¡ç®—å‡ºæ¥ï¼Œè€Œåé¢çš„ Load å·²ç»æå‰ä» Cache ä¸­è·å–æ•°æ®äº†ï¼Œè¿™æ—¶å€™å°±ä¼šå‡ºç°é”™è¯¯ï¼Œæ‰€ä»¥å½“ Store è®¡ç®—å‡ºåœ°å€çš„æ—¶å€™ï¼Œéœ€è¦æ£€æŸ¥åé¢çš„ Load æŒ‡ä»¤æ˜¯å¦å‡ºç°åœ°å€é‡åˆï¼Œå¦‚æœå‡ºç°äº†ï¼Œå°±è¦æŠŠè¿™æ¡ Load ä»¥åŠä¾èµ–è¿™æ¡ Load æŒ‡ä»¤çš„å…¶ä½™æŒ‡ä»¤é‡æ–°æ‰§è¡Œã€‚[POWER8 å¤„ç†å™¨å¾®æ¶æ„è®ºæ–‡](http://ieeexplore.ieee.org/abstract/document/7029183/)ä¸­å¯¹æ­¤ä¹Ÿæœ‰ç±»ä¼¼çš„è¡¨è¿°ï¼š

	The POWER8 IFU also implements mechanisms to mitigate performance
	degradation associated with pipeline hazards. A Store-Hit-Load (SHL) is
	an out-of-order pipeline hazard condition, where an older store executes
	after a younger overlapping load, thus signaling that the load received
	stale data. The POWER8 IFU has logic to detect when this condition
	exists and provide control to avoid the hazard by flushing the load
	instruction which received stale data (and any following instructions).
	When a load is flushed due to detection of a SHL, the fetch address of
	the load is saved and the load is marked on subsequent fetches allowing
	the downstream logic to prevent the hazard. When a marked load
	instruction is observed, the downstream logic introduces an explicit
	register dependency for the load to ensure that it is issued after the
	store operation.

ä¸‹é¢å†è¯¦ç»†è®¨è®ºä¸€ä¸‹ LSU çš„è®¾è®¡ã€‚

## Load Store Unit

LSU æ˜¯å¾ˆé‡è¦çš„ä¸€ä¸ªæ‰§è¡Œå•å…ƒï¼Œè´Ÿè´£ Load/Store/Atomic ç­‰æŒ‡ä»¤çš„å®ç°ã€‚æœ€ç®€å•çš„å®ç°æ–¹æ³•æ˜¯æŒ‰é¡ºåºæ‰§è¡Œï¼Œä½†ç”±äº pipeline ä¼šè¢«æ¸…ç©ºï¼ŒStore/Atomic/Uncached Load è¿™ç±»æœ‰å‰¯ä½œç”¨ï¼ˆå½“ç„¶äº†ï¼Œå¦‚æœè€ƒè™‘ Meltdown ç±»æ”»å‡»çš„è¯ï¼ŒCached Load ä¹Ÿæœ‰å‰¯ä½œç”¨ï¼Œè¿™é‡Œå°±å¿½ç•¥äº†ï¼‰ï¼Œéœ€è¦ç­‰åˆ° commit çš„æ—¶å€™å†æ‰§è¡Œã€‚è¿™æ · LSU å¾ˆå®¹æ˜“æˆä¸ºç“¶é¢ˆï¼Œç‰¹åˆ«æ˜¯åœ¨è®¿å­˜æŒ‡ä»¤æ¯”è¾ƒå¤šçš„æ—¶å€™ã€‚

ä¸ºäº†è§£å†³è¿™ä¸ªé—®é¢˜ï¼Œå¾ˆé‡è¦çš„æ˜¯è®©è¯»å†™ä¹Ÿä¹±åºèµ·æ¥ï¼Œå…·ä½“æ€ä¹ˆä¹±åºï¼Œå—åˆ°å®ç°çš„å½±å“å’Œ Memory Order/Program Order çš„è¦æ±‚ã€‚ä»æ€§èƒ½çš„è§’åº¦ä¸Šæ¥çœ‹ï¼Œæˆ‘ä»¬è‚¯å®šå¸Œæœ› Load å¯ä»¥å°½å¿«æ‰§è¡Œï¼Œå› ä¸ºå¯èƒ½æœ‰å¾ˆå¤šæŒ‡ä»¤åœ¨ç­‰å¾… Load çš„ç»“æœã€‚é‚£ä¹ˆï¼Œéœ€è¦æå‰æ‰§è¡Œ Loadï¼Œä½†æ˜¯æ€ä¹ˆä¿è¯æ­£ç¡®æ€§å‘¢ï¼Ÿåœ¨ Load æ›´æ—©çš„æ—¶å€™ï¼Œå¯èƒ½è¿˜æœ‰è‹¥å¹²ä¸ª Store æŒ‡ä»¤å°šæœªæ‰§è¡Œï¼Œä¸€ä¸ªæ€è·¯æ˜¯ç­‰å¾…æ‰€æœ‰çš„ Store æ‰§è¡Œå®Œæ¯•ï¼Œä½†æ˜¯è¿™æ ·æ€§èƒ½ä¸å¥½ï¼›å¦ä¸€ä¸ªæ€è·¯æ˜¯ç”¨åœ°å€æ¥æœç´¢ Store æŒ‡ä»¤ï¼Œçœ‹çœ‹æ˜¯å¦å‡ºç°å¯¹åŒä¸€ä¸ªåœ°å€çš„ Store å’Œ Loadï¼Œå¦‚æœæœ‰ï¼Œç›´æ¥è½¬å‘æ•°æ®ï¼Œå°±ä¸éœ€è¦ä» Cache è·å–äº†ï¼Œä¸è¿‡è¿™ç§æ–¹æ³•ç›¸å½“äºåšäº†ä¸€ä¸ªå…¨ç›¸è¿çš„ Bufferï¼Œé¢ç§¯å¤§ï¼Œå»¶è¿Ÿé«˜ï¼Œä¸å¥½æ‰©å±•ç­‰é—®é¢˜æ¥è¸µè€Œè‡³ã€‚

ä¸ºäº†è§£å†³ Store Queue éœ€è¦ç›¸è¿æœç´¢çš„é—®é¢˜ï¼Œ[A high-bandwidth load-store unit for single-and multi-threaded processors](https://repository.upenn.edu/cgi/viewcontent.cgi?article=1001&context=cis_reports) çš„è§£å†³æ€è·¯æ˜¯ï¼ŒæŠŠ Store æŒ‡ä»¤åˆ†ä¸ºä¸¤ç±»ï¼Œä¸€ç±»æ˜¯éœ€è¦è½¬å‘çš„ï¼Œä¸€ç±»æ˜¯ä¸éœ€è¦çš„ï¼Œé‚£ä¹ˆå¯ä»¥è®¾è®¡ä¸€ä¸ªå°çš„ç›¸è¿å­˜å‚¨å™¨ï¼Œåªä¿å­˜è¿™äº›éœ€è¦è½¬å‘çš„ Store æŒ‡ä»¤ï¼›åŒæ—¶è¿˜æœ‰ä¸€ä¸ªæ¯”è¾ƒå¤§çš„ï¼Œä¿å­˜æ‰€æœ‰ Store æŒ‡ä»¤çš„é˜Ÿåˆ—ï¼Œå› ä¸ºä¸éœ€è¦ç›¸è¿æœç´¢ï¼Œæ‰€ä»¥å¯ä»¥åšçš„æ¯”è¾ƒå¤§ã€‚

ä»”ç»†æƒ³æƒ³ï¼Œè¿™é‡Œè¿˜æœ‰ä¸€ä¸ªé—®é¢˜ï¼šLoad åœ¨æ‰§è¡Œå‰ï¼Œæ›´æ—©çš„ Store çš„åœ°å€å¯èƒ½è¿˜æ²¡æœ‰å°±ç»ªï¼Œè¿™æ—¶å€™å»æœç´¢ Store Queue å¾—åˆ°çš„ç»“æœå¯èƒ½æ˜¯é”™çš„ï¼Œè¿™æ—¶å€™è¦ä¹ˆç­‰å¾…æ‰€æœ‰çš„ Store åœ°å€éƒ½å°±ç»ªï¼Œè¦ä¹ˆå°±å…ˆæ‰§è¡Œï¼Œå†ç”¨ä¸€äº›æœºåˆ¶æ¥ä¿®å¤è¿™ä¸ªé—®é¢˜ï¼Œæ˜¾ç„¶åè€… IPC è¦æ›´å¥½ã€‚

ä¿®å¤ Load Store æŒ‡ä»¤ç›¸å…³æ€§é—®é¢˜ï¼Œä¸€ä¸ªæ–¹æ³•æ˜¯å½“ä¸€ä¸ª Store æäº¤çš„æ—¶å€™ï¼Œæ£€æŸ¥æ˜¯å¦æœ‰åœ°å€å†²çªçš„ Load æŒ‡ä»¤ï¼ˆé‚£ä¹ˆ Load Queue ä¹Ÿè¦åšæˆç›¸è¿æœç´¢çš„ï¼‰ï¼Œæ˜¯å¦è½¬å‘äº†é”™è¯¯çš„ Store æ•°æ®ï¼Œè¿™ä¹Ÿæ˜¯ [Boom LSU](https://docs.boom-core.org/en/latest/sections/load-store-unit.html#memory-ordering-failures) é‡‡ç”¨çš„æ–¹æ³•ã€‚å¦ä¸€ä¸ªåŠæ³•æ˜¯ Commit çš„æ—¶å€™ï¼ˆæˆ–è€…æŒ‰é¡ºåºï¼‰é‡æ–°æ‰§è¡Œ Load æŒ‡ä»¤ï¼Œå¦‚æœ Load ç»“æœå’Œä¹‹å‰ä¸åŒï¼Œè¦æŠŠåé¢ä¾èµ–çš„åˆ·æ–°æ‰ï¼Œè¿™ç§æ–¹å¼çš„ç¼ºç‚¹æ˜¯æ¯æ¡ Load æŒ‡ä»¤éƒ½è¦è‡³å°‘è®¿é—®ä¸¤æ¬¡ Cacheã€‚[Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization](https://repository.upenn.edu/cgi/viewcontent.cgi?article=1228&context=cis_papers) å±äºé‡æ–°æ‰§è¡Œ Load æŒ‡ä»¤çš„æ–¹æ³•ï¼Œé€šè¿‡ Bloom filter æ¥å‡å°‘ä¸€äº›æ²¡æœ‰å¿…è¦é‡å¤æ‰§è¡Œçš„ Loadã€‚è¿˜æœ‰ä¸€ç§åŠæ³•ï¼Œå°±æ˜¯é¢„æµ‹ Load æŒ‡ä»¤å’Œå“ªä¸€æ¡ Store æŒ‡ä»¤æœ‰ä¾èµ–å…³ç³»ï¼Œç„¶åç›´æ¥å»è®¿é—®é‚£ä¸€é¡¹ï¼Œå¦‚æœä¸åŒ¹é…ï¼Œå°±è®¤ä¸ºæ²¡æœ‰ä¾èµ–ã€‚[Scalable Store-Load Forwarding via Store Queue Index Prediction](https://ieeexplore.ieee.org/document/1540957) æŠŠ Load æŒ‡ä»¤åˆ†ä¸ºä¸‰ç±»ï¼Œä¸€ç±»æ˜¯ä¸ç¡®å®šä¾èµ–å“ªæ¡ Store æŒ‡ä»¤ï¼ˆDifficult Loadsï¼‰ï¼Œä¸€ç±»æ˜¯åŸºæœ¬ç¡®å®šä¾èµ–å“ªä¸€æ¡ Store æŒ‡ä»¤ï¼Œä¸€ç±»æ˜¯ä¸ä¾èµ– Store æŒ‡ä»¤ã€‚è¿™ä¸ªæœ‰ç‚¹åƒ Cache é‡Œé¢çš„ Way Prediction æœºåˆ¶ã€‚

åˆ†æå®Œäº†ä¸Šè¿°ä¸€äº›ä¼˜åŒ–æ–¹æ³•ï¼Œæˆ‘ä»¬ä¹Ÿæ¥çœ‹ä¸€äº› CPU è®¾è®¡é‡‡ç”¨äº†å“ªç§æ–¹æ¡ˆã€‚é¦–å…ˆæ¥åˆ†æä¸€ä¸‹ [IBM POWER8](https://ieeexplore.ieee.org/abstract/document/7029183) çš„ LSUï¼Œé¦–å…ˆï¼Œå¯ä»¥çœ‹åˆ°å®ƒè®¾è®¡äº†æ¯”è¾ƒå¤šé¡¹ç›®çš„ virtual STAG/LTAGï¼Œç„¶åå†è½¬æ¢æˆæ¯”è¾ƒå°‘é¡¹ç›®çš„ physical STAG/LTAGï¼Œè¿™æ · LSQ å¯ä»¥åšçš„æ¯”è¾ƒå°ï¼ŒåŸæ–‡ï¼š

	A virtual STAG/LTAG scheme is used to minimize dispatch holds due to
	running out of physical SRQ/LRQ entries. When a physical entry in the
	LRQ is freed up, a virtual LTAG will be converted to a real LTAG. When a
	physical entry in the SRQ is freed up, a virtual STAG will be converted
	to a real STAG. Virtual STAG/LTAGs are not issued to the LSU until they
	are subsequently marked as being real in the UniQueue. The ISU can
	assign up to 128 virtual LTAGs and 128 virtual STAGs to each thread.

è¿™ä¸ªæ€è·¯åœ¨ 2007 å¹´çš„è®ºæ–‡ [Late-Binding: Enabling Unordered Load-Store Queues](https://people.csail.mit.edu/emer/papers/2007.06.isca.late_binding.pdf) é‡Œä¹Ÿå¯ä»¥çœ‹åˆ°ï¼Œä¹Ÿè®¸ POWER8 å‚è€ƒäº†è¿™ç¯‡è®ºæ–‡çš„è®¾è®¡ã€‚å¯ä»¥çœ‹åˆ°ï¼ŒPOWER8 æ²¡æœ‰é‡‡ç”¨é‚£äº›å…é™¤ CAM çš„æ–¹æ¡ˆï¼š

	The SRQ is a 40-entry, real address based CAM structure. Similar to the
	SRQ, the LRQ is a 44-entry, real address based, CAM structure. The LRQ
	keeps track of out-of-order loads, watching for hazards. Hazards
	generally exist when a younger load instruction executes out-of-order
	before an older load or store instruction to the same address (in part
	or in whole). When such a hazard is detected, the LRQ initiates a flush
	of the younger load instruction and all its subsequent instructions from
	the thread, without impacting the instructions from other threads. The
	load is then re-fetched from the I-cache and re-executed, ensuring
	proper load/store ordering.

è€Œæ˜¯åœ¨ä¼ ç»Ÿçš„ä¸¤ä¸ª CAM è®¾è®¡çš„åŸºç¡€ä¸Šï¼Œåšäº†å‡å°‘ç‰©ç† LSQ é¡¹ç›®çš„ä¼˜åŒ–ã€‚æ¯”è¾ƒæœ‰æ„æ€çš„æ˜¯ï¼ŒPOWER7 å’Œ POWER8 çš„ L1 Cache éƒ½æ˜¯ 8 è·¯ç»„ç›¸è¿ï¼Œå¹¶ä¸”é‡‡ç”¨äº† set-prediction çš„æ–¹å¼ï¼ˆåº”è¯¥æ˜¯é€šå¸¸è¯´çš„ way-predictionï¼‰ã€‚

æ­¤å¤–è¿˜æœ‰ä¸€ä¸ªå®ç°ä¸Šçš„å°ç»†èŠ‚ï¼Œå°±æ˜¯åœ¨åˆ¤æ–­ Load å’Œ Store æŒ‡ä»¤æ˜¯å¦æœ‰ç›¸å…³æ€§çš„æ—¶å€™ï¼Œç”±äºåœ°å€ä½æ•°æ¯”è¾ƒå¤šï¼Œå®Œæ•´æ¯”è¾ƒçš„å»¶è¿Ÿæ¯”è¾ƒå¤§ï¼Œå¯ä»¥ç‰ºç‰²ç²¾åº¦çš„å‰æä¸‹ï¼Œé€‰å–åœ°å€çš„ä¸€éƒ¨åˆ†è¿›è¡Œæ¯”è¾ƒã€‚[POWER9 è®ºæ–‡](https://ieeexplore.ieee.org/document/8409955) æåˆ°äº†è¿™ä¸€ç‚¹ï¼š

	POWER8 and prior designs matched the effective address (EA) bits 48:63
	between the younger load and the older store queue entry. In POWER9,
	through a combination of outright matches for EA bits 32:63 and hashed
	EA matches for bits 0:31, false positive avoidance is greatly improved.
	This reduces the number of flushes, which are compulsory for false
	positives.

è¿™é‡Œåˆæ˜¯ä¸€ä¸ªç²¾ç¡®åº¦å’Œæ—¶åºä¸Šçš„ä¸€ä¸ª tradeoffã€‚

å…·ä½“åˆ° Load/Store Queue çš„å¤§å°ï¼Œå…¶å®éƒ½ä¸å¤§ï¼š

1. [Zen 2](https://ieeexplore.ieee.org/document/9000513) Store Queue 48
2. [Intel Skylake](https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)#Memory_subsystem) Store Buffer 56 Load Buffer 72
3. [POWER 8](https://ieeexplore.ieee.org/document/7029183?arnumber=7029183) Store Queue 40 Load Queue 44 (Virtual 128+128)
4. [Alpha 21264](http://ieeexplore.ieee.org/document/755465/) Store Queue 32 Load Queue 32

### Load Pipeline

ä¸‹é¢æ¥ä¸¾ä¾‹åˆ†æ LSU ä¸­ Load Pipeline æ¯ä¸€æ‹éœ€è¦åšäº›ä»€ä¹ˆã€‚

ä»¥[é¦™å±±é›æ –æ¹–](https://raw.githubusercontent.com/OpenXiangShan/XiangShan-doc/main/slides/20210625-RVWC-%E8%AE%BF%E5%AD%98%E6%B5%81%E6%B0%B4%E7%BA%BF%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0.pdf)å¾®æ¶æ„ä¸ºä¾‹ï¼Œå®ƒçš„ Load Pipeline åˆ†ä¸ºä¸‰çº§æµæ°´çº¿ï¼š

1. ç¬¬ä¸€çº§ï¼šè®¡ç®—è™šæ‹Ÿåœ°å€ï¼ˆåŸºåœ°å€ + ç«‹å³æ•°åç§»ï¼‰ï¼ŒæŠŠè™šæ‹Ÿåœ°å€é€è¿› DTLB å’Œ L1 DCacheï¼ˆå› ä¸º VIPTï¼Œè™šæ‹Ÿåœ°å€ä½œä¸º index è®¿é—® L1 DCacheï¼‰ï¼Œä» DTLB è¯»å–ç‰©ç†åœ°å€ï¼Œä» L1 DCache Tag Array è¯»å–å„è·¯çš„ Tag
2. ç¬¬äºŒçº§ï¼šä» DTLB å¾—åˆ°äº†ç‰©ç†åœ°å€ï¼Œæ ¹æ®ç‰©ç†åœ°å€è®¡ç®—å‡º Tagï¼Œå’Œ L1 DCache è¯»å‡ºçš„ Tag åšæ¯”è¾ƒï¼Œæ‰¾åˆ°åŒ¹é…çš„ Wayï¼Œä» L1 DCache çš„ Data Array è¯»å–å¯¹åº” Way çš„æ•°æ®ï¼›æŠŠç‰©ç†åœ°å€é€åˆ° Store Queueï¼ŒæŸ¥æ‰¾åŒ¹é…çš„ Store
3. ç¬¬ä¸‰çº§ï¼šæ ¹æ®ä» L1 DCache è¯»å–çš„æ•°æ®å’Œ Store to Load Forwarding å¾—åˆ°çš„æ•°æ®ï¼Œå¾—åˆ°æœ€ç»ˆçš„è¯»å–ç»“æœï¼Œå†™å›

ä»¥[é¦™å±±å—æ¹–](https://raw.githubusercontent.com/OpenXiangShan/XiangShan-doc/main/slides/20220825-RVSC-%E5%8D%97%E6%B9%96%E6%9E%B6%E6%9E%84%E8%AE%BF%E5%AD%98%E5%AD%90%E7%B3%BB%E7%BB%9F%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0.pdf)å¾®æ¶æ„ä¸ºä¾‹ï¼Œå®ƒçš„ Load Pipeline åˆ†ä¸ºå››çº§æµæ°´çº¿ï¼š

1. ç¬¬ä¸€çº§ï¼šè®¡ç®—è™šæ‹Ÿåœ°å€ï¼ˆåŸºåœ°å€ + ç«‹å³æ•°åç§»ï¼‰ï¼ŒæŠŠè™šæ‹Ÿåœ°å€é€è¿› DTLB å’Œ L1 DCacheï¼ˆå› ä¸º VIPTï¼Œè™šæ‹Ÿåœ°å€ä½œä¸º index è®¿é—® L1 DCacheï¼‰ï¼Œä» DTLB è¯»å–ç‰©ç†åœ°å€ï¼Œä» L1 DCache Tag Array è¯»å–å„è·¯çš„ Tag
2. ç¬¬äºŒçº§ï¼šä» DTLB å¾—åˆ°äº†ç‰©ç†åœ°å€ï¼Œæ ¹æ®ç‰©ç†åœ°å€è®¡ç®—å‡º Tagï¼Œå’Œ L1 DCache è¯»å‡ºçš„ Tag åšæ¯”è¾ƒï¼Œæ‰¾åˆ°åŒ¹é…çš„ Wayï¼Œä» L1 DCache çš„ Data Array è¯»å–å¯¹åº” Way çš„æ•°æ®ï¼›æŠŠç‰©ç†åœ°å€é€åˆ° Store Queueï¼ŒæŸ¥æ‰¾åŒ¹é…çš„ Store
3. ç¬¬ä¸‰çº§ï¼šç”±äº L1 DCache å®¹é‡è¾ƒå¤§ï¼Œéœ€è¦çš„å»¶è¿Ÿæ¯”è¾ƒé«˜ï¼Œåœ¨è¿™ä¸€çº§å®Œæˆæ•°æ®çš„è¯»å–å’Œ Store to Load Forwarding
4. ç¬¬å››çº§ï¼šæ ¹æ®ä» L1 DCache è¯»å–çš„æ•°æ®å’Œ Store to Load Forwarding å¾—åˆ°çš„æ•°æ®ï¼Œå¾—åˆ°æœ€ç»ˆçš„è¯»å–ç»“æœï¼Œå†™å›

å¯è§é¦™å±±å—æ¹–ç›¸æ¯”é›æ –æ¹–çš„ä¸»è¦åŒºåˆ«å°±æ˜¯ç•™ç»™ L1 DCache è¯»å–çš„æ—¶é—´æ›´é•¿äº†ï¼Œ4 å‘¨æœŸä¹Ÿæ˜¯ä¸€ä¸ªæ¯”è¾ƒå¸¸è§çš„ Load to use latencyã€‚

ä¸ºäº†å‡å°‘é¢å¤–çš„ 1 ä¸ªå‘¨æœŸå¯¹ pointer chasing åœºæ™¯çš„æ€§èƒ½å½±å“ï¼Œå—æ¹–æ¶æ„é’ˆå¯¹ pointer chasing åšäº†ä¼˜åŒ–ï¼špointer chasing åœºæ™¯ä¸‹ï¼Œè¯»å–çš„æ•°æ®ä¼šæˆä¸ºåç»­ load æŒ‡ä»¤çš„åœ°å€ã€‚ä¸ºäº†ä¼˜åŒ–å®ƒï¼Œå—æ¹–æ¶æ„åœ¨æµæ°´çº¿çš„ç¬¬å››çº§ä¸Šåšäº†å‰ä¼ ï¼Œç›´æ¥ä¼ é€’åˆ°ä¸‹ä¸€æ¡ load æŒ‡ä»¤çš„ç”±è™šæ‹Ÿåœ°å€è®¡ç®—å‡ºçš„ indexï¼Œè¿™æ ·çš„è¯å¯ä»¥åšåˆ° 3 cycle çš„ load to use latencyã€‚ä¸ºäº†ä¼˜åŒ–æ—¶åºï¼Œå‰ä¼ çš„æ—¶å€™ï¼Œå‡è®¾åŸºåœ°å€åŠ ä¸Š imm ä»¥åï¼Œä¸ä¼šå½±å“ indexï¼Œè¿™æ ·é¢„æµ‹çš„æ—¶å€™å°±ä¸ç”¨åŠ ä¸Š immï¼Œæ—¶åºä¸Šä¼šå¥½ä¸€äº›ï¼Œä¸è¿‡è¿™ä¹Ÿé™åˆ¶äº†ä¼˜åŒ–å¯ä»¥ç”Ÿæ•ˆçš„ imm èŒƒå›´ã€‚

æ³¨ï¼šPPT é‡Œç»˜åˆ¶çš„æ˜¯ç¬¬ä¸‰çº§å‰ä¼ ï¼Œä½†æ˜¯å¦‚æœæ˜¯è¿™æ ·çš„è¯ï¼Œå°±æ˜¯ 2 cycle çš„ load to use latency äº†ï¼Œå’Œæè¿°ä¸ç¬¦ã€‚

ç±»ä¼¼çš„ä¼˜åŒ–åœ¨å•†ç”¨å¤„ç†å™¨ä¸Šä¹Ÿå¯ä»¥çœ‹åˆ°ï¼Œæ­£å¸¸çš„ load to use latency æ˜¯ 4 å‘¨æœŸï¼Œload to load åˆ™å¯ä»¥ 3 å‘¨æœŸã€‚ä¾‹å¦‚è‹¹æœçš„ä¸“åˆ© [Reducing latency for pointer chasing loads](https://patents.google.com/patent/US9710268B2) æåˆ°äº†å®ƒçš„ LSU æµæ°´çº¿è®¾è®¡ä»¥åŠå‰ä¼ çš„åšæ³•ï¼š

![](brief-into-ooo-2-apple-lsu.png)

å’Œé¦™å±±å—æ¹–ç±»ä¼¼ï¼Œå®ƒçš„ Load Pipeline ä¹Ÿæ˜¯å››çº§æµæ°´çº¿ï¼ˆå¯¹åº”å›¾ä¸­ Stage 3-6ï¼‰ï¼ŒåŠŸèƒ½ä¹Ÿç±»ä¼¼ã€‚ä¸è¿‡å®ƒçš„ 3 å‘¨æœŸ load to load å‰ä¼ çš„å®ç°æ–¹æ³•åˆ™ä¸åŒã€‚

è¿™ä¸ªä¸“åˆ©çš„å‰ä¼ æ˜¯ä»ç¬¬ä¸‰çº§å‰ä¼ åˆ°è¯»å¯„å­˜å™¨çš„é˜¶æ®µï¼Œè¿™æ ·ä¹Ÿå¯ä»¥å®ç° 3 å‘¨æœŸçš„çš„ load to load latencyã€‚è¿™æ ·çš„å¥½å¤„æ˜¯ï¼ŒAGU é˜¶æ®µä¿ç•™ï¼Œè¿™å¯¹äº AGU é˜¶æ®µæ¯”è¾ƒå¤æ‚çš„ ARM æ¶æ„æ˜¯æ¯”è¾ƒå¥½çš„ï¼Œå› ä¸º ARM æ¶æ„ä¸‹ AGU é˜¶æ®µå¯èƒ½æ¶‰åŠåˆ°åŠ æ³•å’Œç§»ä½ï¼Œè€Œ RISCV åªæœ‰ç«‹å³æ•°åŠ æ³•ã€‚ä¸è¿‡è¿™æ ·ä¹Ÿè¦æ±‚ Load ä¸å‘½ä¸­ Store Queueï¼Œè€Œæ˜¯ä» L1 DCache è·å¾—ï¼Œå› ä¸º Store to Load Forwarding çš„åˆå¹¶æ“ä½œæ˜¯åœ¨ç¬¬å››çº§æµæ°´çº¿ï¼Œä¸ºäº†èƒ½åœ¨ç¬¬ä¸‰çº§æµæ°´çº¿å‰ä¼ ï¼Œåªèƒ½é¢„æµ‹å®ƒä¸å‘½ä¸­ Store Queueï¼Œæ•°æ®å®Œå…¨ä» L1 DCache ä¸­å–å¾—ã€‚

å›¾ä¸­æŠŠ AGU å’Œ DTLB Lookup å¹¶ç€ç”»å¯èƒ½æœ‰ä¸€äº›é—®é¢˜ï¼Œåº”è¯¥æ˜¯å…ˆç”± AGU è®¡ç®—å‡ºè™šæ‹Ÿåœ°å€ï¼Œå†èµ° DTLB Lookupã€‚

## Memory Dependence Predictor

åœ¨ Load æŒ‡ä»¤è¦æ‰§è¡Œæ—¶ï¼Œåœ¨å®ƒä¹‹å‰çš„ Store æŒ‡ä»¤å¯èƒ½è¿˜æ²¡æœ‰æ‰§è¡Œï¼Œæ­¤æ—¶å¦‚æœè¦æå‰æ‰§è¡Œ Loadï¼Œå¯èƒ½ä¼šè¯»å–åˆ°é”™è¯¯çš„æ•°æ®ã€‚ä½†æ˜¯å¦‚æœè¦ç­‰å¾… Load ä¹‹å‰çš„æ‰€æœ‰ Store æŒ‡ä»¤éƒ½å°±ç»ªå†æ‰§è¡Œ Loadï¼Œæ€§èƒ½ä¼šå—é™ã€‚å› æ­¤å¤„ç†å™¨å¯ä»¥è®¾è®¡ä¸€ä¸ª Memory Dependence Predictorï¼Œé¢„æµ‹ Load å’Œå“ªäº› Store ä¼šæœ‰æ•°æ®ä¾èµ–ï¼Œå¦‚æœæœ‰ä¾èµ–ï¼Œé‚£å°±è¦ç­‰å¾…ä¾èµ–çš„ Store å®Œæˆï¼Œå†å»æ‰§è¡Œ Loadï¼›å¦‚æœæ²¡æœ‰ä¾èµ–ï¼Œé‚£å°±å¯ä»¥å¤§èƒ†æå‰æ‰§è¡Œ Loadï¼Œå½“ç„¶äº†ï¼Œä¸ºäº†ä¿è¯æ­£ç¡®æ€§ï¼ŒStore æ‰§è¡Œçš„æ—¶å€™ï¼Œä¹Ÿè¦å»çœ‹æ˜¯å¦ç ´åäº†æå‰æ‰§è¡Œçš„ Loadã€‚æ€»ä¹‹ï¼ŒMemory Dependency Predictor çš„ç›®çš„æ˜¯ï¼Œæ‰¾åˆ°ä¸€ä¸ªå°½é‡æ—©çš„æ—¶é—´å»æ‰§è¡Œ Load æŒ‡ä»¤ï¼ŒåŒæ—¶é¿å…å›æ»šã€‚

[Alpha 21264](https://ieeexplore.ieee.org/document/755465) ä½¿ç”¨äº†ä¸€ç§ç®€å•çš„æ–¹æ³• Load Wait Table æ¥è§£å†³è¿™ä¸ªé—®é¢˜ï¼šå¯¹äºé‚£äº›å‡ºç°è¿‡é¡ºåºè¿ä¾‹çš„ Load æŒ‡ä»¤ï¼Œæ‰“ä¸Šä¸€ä¸ªæ ‡è®°ï¼Œé‚£ä¹ˆæœªæ¥è¿™ä¸ª Load éƒ½è¦ç­‰åˆ°åœ¨å®ƒä¹‹å‰çš„æ‰€æœ‰ Store æ‰§è¡Œæ‰èƒ½æ‰§è¡Œã€‚è¿™ä¸ªæ ‡è®°çš„æ–¹æ³•ä¹Ÿå¾ˆç®€å•ï¼Œç»´æŠ¤ Load æŒ‡ä»¤çš„ PC åˆ°å• bit çš„æ˜ å°„ã€‚é¦™å±±å¤„ç†å™¨æœ‰å¯¹åº”çš„[å®ç°](https://github.com/OpenXiangShan/XiangShan/blob/dd16cea72b92bcf8a87750b14458be82fda5cfff/src/main/scala/xiangshan/mem/mdp/WaitTable.scala#L27)ã€‚

å¦ä¸€ä¸ªå®ç°æ–¹æ³•å«åš [Store Set](https://dl.acm.org/doi/pdf/10.1145/279361.279378)ã€‚Store Set æ˜¯ç›¸å¯¹ Load è¯´çš„ï¼ŒæŒ‡çš„æ˜¯ä¸€ä¸ª Load ä¾èµ–è¿‡çš„æ‰€æœ‰çš„ Store çš„é›†åˆã€‚å¦‚æœä¸€ä¸ª Load çš„ Store Set å†…çš„æ‰€æœ‰çš„ Store éƒ½æ‰§è¡Œå®Œäº†ï¼Œé‚£ä¹ˆè¿™ä¸ª Load å°±å¯ä»¥æå‰æ‰§è¡Œäº†ï¼Œä¸ç”¨è€ƒè™‘åˆ«çš„ Store æŒ‡ä»¤ã€‚

å½“ç„¶äº†ï¼Œä¸€å¼€å§‹å¹¶ä¸çŸ¥é“ Load ä¾èµ–å“ªäº› Storeï¼Œæ‰€ä»¥ Store Set æ˜¯ç©ºçš„ï¼Œæ­¤æ—¶ Load å¯èƒ½ä¼šæå‰æ‰§è¡Œã€‚å½“å‘ç°æ‰§è¡Œé¡ºåºé”™è¯¯ï¼Œéœ€è¦å›æ»šæ—¶ï¼Œå°±æŠŠå¯¼è‡´å›æ»šçš„ Store æ·»åŠ åˆ°å¯¹åº” Load çš„ Store Set å½“ä¸­ã€‚

å…·ä½“åˆ°ç¡¬ä»¶å®ç°ä¸Šï¼Œæ€ä¹ˆå»ç»´æŠ¤ Store Set å°±æ˜¯ä¸€ä¸ªé—®é¢˜ï¼Œå› ä¸º Store Set å¯èƒ½ä¼šå¾ˆå¤§ï¼ŒåŒä¸€ä¸ª Store ä¹Ÿå¯èƒ½ä¼šå‡ºç°åœ¨å¾ˆå¤šä¸ª Load çš„ Store Set å½“ä¸­ã€‚ä¸Šè¿°è®ºæ–‡æå‡ºäº†ä¸€ç§ç¡¬ä»¶ä¸Šçš„ç®€åŒ–æ–¹å¼ï¼š

1. æ¯ä¸ª Store åªèƒ½å‡ºç°åœ¨ä¸€ä¸ª Store Set å½“ä¸­ï¼Œè¿™ä¸ª Store Set å¯ä»¥ç”±å¤šä¸ª Load å…±äº«ã€‚
2. æ‰§è¡Œ Load ä¹‹å‰ï¼Œä¸ºäº†ä¿è¯ Store Set ä¸­çš„ Store æŒ‡ä»¤éƒ½å®Œæˆæ‰§è¡Œï¼Œè¦æ±‚è¿™äº› Store æŒ‡ä»¤æŒ‰ç…§ä¸€å®šçš„é¡ºåºå®Œæˆï¼Œé‚£ä¹ˆ Load åªç”¨ç­‰å¾… Store Set å†…çš„æœ€åä¸€æ¡ Store æŒ‡ä»¤ï¼Œè€Œä¸ç”¨è€ƒè™‘ Store Set å†…æ‰€æœ‰ Store æŒ‡ä»¤å®Œæˆã€‚

å…·ä½“åˆ°ç¡¬ä»¶ä¸Šï¼Œæœ‰ä¸¤ä¸ªè¡¨æ¥ç»´æŠ¤è¿™äº›ä¿¡æ¯ï¼šé¦–å…ˆæ˜¯ Store Set Identifier Table (SSIT)ï¼Œè¿™ä¸ªè¡¨å®ç°äº† Load/Store æŒ‡ä»¤ PC åˆ° Store Set ID çš„æ˜ å°„ã€‚é€šè¿‡ SSITï¼Œå°±å¯ä»¥çŸ¥é“ Load çš„ Store Set æ˜¯å“ªä¸ª IDï¼Œå“ªäº› Store åœ¨è¿™ä¸ª Store Set å½“ä¸­ã€‚ç¬¬äºŒä¸ªè¡¨æ˜¯ Last Fetched Store Table (LFST)ï¼Œå®ƒè®°å½•äº†è¿™ä¸ª Store Set ä¸­æœ€æ™šè¢«å–æŒ‡çš„ Store æŒ‡ä»¤ã€‚

å‰é¢æåˆ°ï¼Œä¸ºäº†ç®€åŒ–ä¾èµ–çš„æ£€æŸ¥ï¼ŒåŒä¸€ä¸ª Store Set å†…çš„ Store æŒ‡ä»¤éœ€è¦æŒ‰ç…§é¡ºåºæ‰§è¡Œï¼Œé‚£ä¹ˆ Load åªéœ€è¦ä¾èµ– Store Set çš„æœ€åä¸€æ¡ Store æŒ‡ä»¤ã€‚è¿™ä¸ªå°±æ˜¯é€šè¿‡ LFST æ¥å®ç°çš„ï¼š

- æ¯ä¸ª Store é¦–å…ˆæ ¹æ® SSIT æ‰¾åˆ°è‡ªå·±çš„ Store Set IDï¼Œå†ç”¨ Store Set ID è®¿é—® LFSTï¼Œå¦‚æœé‡Œé¢å·²ç»æœ‰æ›´æ—©çš„ Storeï¼Œé‚£å°±è¦ä¾èµ–è¿™ä¸ªæ›´æ—©çš„ Storeï¼›åŒæ—¶ä¹Ÿä¼šæ›´æ–° LFSTï¼ŒæŠŠè‡ªå·±å†™è¿›å»ã€‚
- åŒç† Load ä¹Ÿä¼šæ ¹æ® SSIT æ‰¾åˆ° Store IDï¼Œç”¨ Store Set ID åé—® LFSTï¼Œå»ä¾èµ–æœ€æ™šçš„ Storeã€‚
- å¦‚æœ Store å·²ç»è¢«æ‰§è¡Œï¼ˆå‡†ç¡®åœ°è¯´ï¼ŒIssueï¼‰ï¼Œè‡ªç„¶åç»­çš„ Load ä¹Ÿä¸ç”¨ç­‰å¾…å®ƒäº†ï¼Œå¦‚æœ LFST è®°å½•çš„è¿˜æ˜¯è¿™æ¡ Storeï¼Œå®ƒå°±å¯ä»¥ä» LFST ä¸­æ¸…é™¤æ‰ã€‚

ä¸‹é¢å¼•ç”¨è®ºæ–‡ä¸­çš„ä¸€ä¸ªä¾‹å­ã€‚å‡å¦‚ä¸€å¼€å§‹ SSIT å’Œ LFST éƒ½æ˜¯ç©ºçš„ï¼Œæ­¤æ—¶æ‰€æœ‰çš„ Load æŒ‡ä»¤çš„ Store Set éƒ½æ˜¯ç©ºçš„ï¼Œé¢„æµ‹ä¸ºæå‰æ‰§è¡Œã€‚æ­¤æ—¶ä¸€æ¡ Load æŒ‡ä»¤å’Œä¸€æ¡ Store æŒ‡ä»¤å‡ºç°äº†æ‰§è¡Œé¡ºåºé”™è¯¯ï¼Œè¿™æ—¶å€™ç¡¬ä»¶ä¼šåˆ†é…ä¸€ä¸ª Store Set IDï¼Œå†™å…¥åˆ° SSIT ä¸­åˆ†åˆ«å¯¹åº” Load å’Œ Store çš„ä½ç½®ï¼Œè¿™æ ·å°±æŠŠ Load å’Œ Store å…³è”åˆ°äº†åŒä¸€ä¸ª Store Set å½“ä¸­ã€‚

æœªæ¥ Store å†æ¬¡è¢«å–æŒ‡æ—¶ï¼ŒStore é€šè¿‡ SSIT æ‰¾åˆ°è‡ªå·±çš„ Store Set IDï¼Œå†è¯»å– LFSTï¼Œå‘ç°åŒä¸€ä¸ª Store Set å†…æ²¡æœ‰æ›´æ—©çš„ Store æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸åˆ›å»ºé¢å¤–çš„ä¾èµ–ï¼Œåªæ˜¯æŠŠè‡ªå·±å†™å…¥åˆ° LFST å½“ä¸­ã€‚å½“ Load å†æ¬¡è¢«å–æŒ‡æ—¶ï¼Œé€šè¿‡ SSIT æ‰¾åˆ° Load çš„ Store Set IDï¼Œå†è¯»å– LFSTï¼Œå‘ç° LFST è®°å½•äº† Store æŒ‡ä»¤çš„ä¿¡æ¯ï¼Œé‚£ä¹ˆåœ¨è°ƒåº¦æ—¶ï¼Œè¿™ä¸ª Load å°±è¦ä¾èµ–è¿™ä¸ª Storeã€‚

å¦‚æœæ˜¯ä¸€æ¡ Load ä¾èµ–ä¸¤æ¡ Storeï¼Œé‚£ä¹ˆæŒ‰ç…§ä¸Šé¢çš„è§„å¾‹ï¼Œä¸‰æ¡æŒ‡ä»¤åœ¨ SSIT ä¸­éƒ½æ˜ å°„åˆ°åŒä¸€ä¸ª Store Set IDï¼Œç¬¬äºŒæ¡ Store ä¾èµ–ç¬¬ä¸€æ¡ Storeï¼ŒLoad ä¾èµ–ç¬¬äºŒæ¡ Storeã€‚

è¿™ä¸ªæœºåˆ¶è‡ªç„¶æ”¯æŒäº†å¤šä¸ª Load ä¾èµ–åŒä¸€ä¸ª Store Setï¼Œåªè¦ç»™å®ƒä»¬è®¾ç½®ç›¸åŒçš„ Store Set ID å³å¯ã€‚ä½†ç¼ºç‚¹æ˜¯ï¼Œæ¯æ¡ Store éƒ½åªèƒ½åœ¨ä¸€ä¸ª Store Set å½“ä¸­ï¼Œæœ‰æ—¶å€™ä¼šå‡ºç°è¿™ä¹ˆä¸€ç§æƒ…å†µï¼š

- Load A çš„ Store Set æ˜¯ Store X, Store Y
- Load B çš„ Store Set æ˜¯ Store Z

æ­¤æ—¶å‡ºç°äº† Load A å’Œ Store Z ä¹‹é—´çš„é¡ºåºé”™è¯¯ï¼Œä½†æ˜¯ Store Z å’Œ Load A å±äºä¸åŒçš„ Store Setã€‚ä¸ºäº†è§£å†³è¿™ä¸ªé—®é¢˜ï¼Œéœ€è¦å¼•å…¥ Store Set åˆå¹¶æœºåˆ¶ï¼šå¦‚æœä¸€æ¡ Store è¦åŒæ—¶å‡ºç°åœ¨ä¸¤ä¸ª Store Set å½“ä¸­ï¼Œé‚£å°±æŠŠè¿™ä¸¤ä¸ª Store Set åˆå¹¶æˆä¸€ä¸ªï¼šLoad Aã€Load B çš„ Store Set éƒ½æ˜¯ Store Xã€Store Y å’Œ Store Zã€‚ä»£ä»·æ˜¯å¯èƒ½å¼•å…¥äº†ä¸€äº›å‡çš„ä¾èµ–ã€‚

é¦™å±±å¤„ç†å™¨ä¹Ÿ[å®ç°](https://github.com/OpenXiangShan/XiangShan/blob/dd16cea72b92bcf8a87750b14458be82fda5cfff/src/main/scala/xiangshan/mem/mdp/StoreSet.scala)äº† Store Set ç®—æ³•çš„å˜ç§ï¼Œå…¶åŒºåˆ«å¯ä»¥å‚è€ƒé¦™å±±çš„[è®¿å­˜ä¾èµ–é¢„æµ‹](https://docs.xiangshan.cc/zh-cn/latest/memory/mdp/mdp/)æ–‡æ¡£ã€‚

## Store to Load Forwarding

å¯¹äºé‚£äº›ä¾èµ–ä¹‹å‰çš„ Store çš„ Load æŒ‡ä»¤ï¼Œå¦‚æœ Store è¿˜æ²¡æœ‰å†™è¿›ç¼“å­˜ï¼Œé‚£ä¹ˆ Load åœ¨æ‰§è¡Œçš„æ—¶å€™ï¼Œå°±éœ€è¦ä» Store è¦å†™å…¥çš„æ•°æ®é‡Œè·å–æ•°æ®ï¼Œè¿™å°±æ˜¯ Store to Load Forwardingã€‚ä½†å®é™…æƒ…å†µå¯èƒ½ä¼šæ¯”è¾ƒå¤æ‚ï¼Œä¾‹å¦‚ Load å’Œ Store åªæœ‰ä¸€éƒ¨åˆ†çš„é‡åˆï¼Œä¸é‡åˆçš„éƒ¨åˆ†è¦ä»ç¼“å­˜ä¸­è·å–ï¼›æˆ–è€… Load å’Œå¤šä¸ª Store é‡åˆï¼Œè¦ä»å¤šä¸ª Store åˆ†åˆ«å–æ•°æ®åˆå¹¶èµ·æ¥ï¼›æˆ–è€…å‰åæœ‰å¯¹åŒä¸€ä¸ªåœ°å€çš„ Storeï¼Œé‚£ä¹ˆè¦é€‰å–æœ€æ™šçš„é‚£ä¸€ä¸ªã€‚

é¦–å…ˆæ¥çœ‹çœ‹ Intel åœ¨ IntelÂ® 64 and IA-32 Architectures Optimization Reference Manual ä¸­å¯¹ Coreï¼ˆä¸æ˜¯ Core ç³»åˆ— CPUï¼‰å¾®æ¶æ„çš„è¡¨è¿°ï¼š

1. å°½é‡é€šè¿‡å¯„å­˜å™¨ä¼ é€’å‡½æ•°å‚æ•°ï¼Œè€Œä¸æ˜¯æ ˆï¼›è™½ç„¶é€šè¿‡æ ˆä¼ å‚æ•°ï¼Œæ¯”è¾ƒå®¹æ˜“äº«å—åˆ° Store to Load Forwarding çš„ä¼˜åŒ–ï¼Œä½†æµ®ç‚¹çš„è½¬å‘è¿˜æ˜¯æ¯”è¾ƒæ…¢ã€‚
2. è½¬å‘æ—¶ï¼ŒLoad çš„èµ·å§‹åœ°å€å’Œ Store ç›¸åŒã€‚Load çš„è¯»å–èŒƒå›´è¦åŒ…å«åœ¨ Store çš„å†™å…¥èŒƒå›´ä¹‹å†…ã€‚
3. å¦‚æœè¦ä» Store å†™å…¥èŒƒå›´çš„ä¸­é—´è€Œä¸æ˜¯å¼€å¤´è¯»å–æ•°æ®ï¼Œç›´æ¥ä»ä¸­é—´å¼€å§‹è¯»æ— æ³•äº«å— Store to Load Forwardingï¼Œæƒ³è¦æ›´å¥½çš„æ€§èƒ½ï¼Œéœ€è¦å…ˆä»å¤´å¼€å§‹è¯»ï¼Œæ»¡è¶³è½¬å‘æ¡ä»¶ï¼Œå†é€šè¿‡ä½è¿ç®—æå–å‡ºæƒ³è¦çš„éƒ¨åˆ†ã€‚

å½“ç„¶äº†ï¼Œè¿™æ˜¯å¾ˆè€çš„å¾®æ¶æ„äº†ã€‚

å†çœ‹çœ‹ ARM çš„å…¬ç‰ˆæ ¸ï¼Œä» ARM Cortex-X925 Core Software Optimization Guide ä¸­å¯ä»¥çœ‹åˆ°è¿™æ ·çš„æè¿°ï¼š

> Load start address should align with the start or middle address of the older store.

Load çš„èµ·å§‹åœ°å€ç­‰äº Store çš„èµ·å§‹åœ°å€æˆ–è€…æ­£å¥½åœ¨ä¸­é—´ã€‚

> Loads of size greater than 8 bytes can get the data forwarded from a maximum of 2 stores. If there are 2 stores, then each store should forward to either first or second half of the load.

å¤§äº 8 å­—èŠ‚çš„ Load æœ€å¤šå¯ä»¥ä»ä¸¤ä¸ª Store ä¸­è½¬å‘æ•°æ®ï¼Œæ­¤æ—¶æ¯ä¸ª Store åˆ†åˆ«è´¡çŒ®ä¸€åŠï¼Œä¾‹å¦‚ä¸¤ä¸ª Store åˆ†åˆ«å†™å…¥ 8 ä¸ªå­—èŠ‚ï¼Œç„¶å Load æŠŠ 16 ä¸ªå­—èŠ‚è¯»å‡ºæ¥ã€‚

> Loads of size less than or equal to 4 bytes can get their data forwarded from only 1 store

å°äºæˆ–ç­‰äº 4 å­—èŠ‚çš„ Load åªèƒ½ä»ä¸€ä¸ª Store ä¸­è·å–æ•°æ®ã€‚

å†çœ‹çœ‹æ›´æ—©çš„ ARM æ ¸å¿ƒï¼ŒARM Cortex-A78 Core Software Optimization Guide ä¸­çš„æè¿°ï¼š

> Load start address should align with the start or middle address of the older store. This does not apply to LDPs that load 2 32b registers or LDRDs
> Loads of size greater than 8 bytes can get the data forwarded from a maximum of 2 stores. If
there are 2 stores, then each store should forward to either first or second half of the load.
> Loads of size less than or equal to 8 bytes can get their data forwarded from only 1 store.

å› æ­¤ X925 ç›¸æ¯” A78 çš„ä¸»è¦åŒºåˆ«æ˜¯ï¼Œ8 bytes Load ä¹Ÿå¯ä»¥ä»å¤šä¸ª Store ä¸­è½¬å‘æ•°æ®äº†ã€‚

ä¸‹é¢æ˜¯åœ¨å‡ æ¬¾å¤„ç†å™¨ä¸Šå®æµ‹ Store to Load Forwarding åœ¨å„ç§è®¿å­˜æ¨¡å¼ä¸‹èƒ½å¦è½¬å‘ä»¥åŠè½¬å‘çš„æ¡ä»¶ï¼š

| uArch                                       | 1 ld + 1 st | 1 ld + 2 st | 1 ld + 4 st | 1 ld + 8 st |
|---------------------------------------------|-------------|-------------|-------------|-------------|
| [AMD Zen5](./amd_zen5.md)                   | Yes [1]     | No          | No          | No          |
| [ARM Neoverse V2](./arm_neoverse_v2.md)     | Yes [2]     | Yes [3]     | No          | No          |
| [Qualcomm Oryon](./qualcomm_oryon.md)       | Yes [4]     | Yes [5]     | No          | No          |
| [Apple Firestorm](./apple_m1.md)            | Yes         | Yes [6]     | Yes [6]     | Yes [6]     |
| [Intel Golden Cove](./intel_golden_cove.md) | Yes [7]     | No          | No          | No          |

- [1]: è¦æ±‚ st å®Œå…¨åŒ…å« ld
- [2]: è¦æ±‚ ld å’Œ st åœ°å€ç›¸åŒæˆ–å·®å‡ºåŠä¸ª st å®½åº¦
- [3]: è¦æ±‚ ld å’Œ st åœ°å€ç›¸åŒ
- [4]: è¦æ±‚ä¸è·¨è¶Š 64B è¾¹ç•Œ
- [5]: è¦æ±‚ ld å¯¹é½åˆ° 4B è¾¹ç•Œä¸”ä¸è·¨è¶Š 64B è¾¹ç•Œ
- [6]: è¦æ±‚ä¸è·¨è¶Š 64B è¾¹ç•Œ
- [7]: è¦æ±‚ st å®Œå…¨åŒ…å« ldï¼Œç‰¹åˆ«åœ°ï¼Œåœ¨ st å’Œ ld è®¿é—®ç›¸åŒåœ°å€æ—¶ï¼Œæ—  Forwarding æ€§èƒ½æŸå¤±

## Memory Renaming

Register Renaming æŠŠç‰©ç†å¯„å­˜å™¨é‡å‘½åä¸ºæ¶æ„å¯„å­˜å™¨ï¼Œé‚£ä¹ˆ [Memory Renaming: Fast, Early and Accurate Processing of Memory Communication](https://link.springer.com/article/10.1023/A:1018734923512) ç±»ä¼¼åœ°æŠŠå†…å­˜é‡å‘½åä¸ºå¯„å­˜å™¨ã€‚å…·ä½“åœ°ï¼Œå¦‚æœå‘ç°æŸä¸ª Load çš„æ•°æ®æ€»æ˜¯æ¥è‡ªäºæŸä¸ª Storeï¼ŒæŒ‰ç…§å…ˆå‰çš„åšæ³•ï¼Œè¦ç­‰ Store å…ˆæ‰§è¡Œï¼Œç„¶å Load ä» Store Queue ä¸­æ‹¿åˆ° Store çš„ç»“æœï¼Œæ›´è¿›ä¸€æ­¥ï¼Œä¸å¦‚ç›´æ¥æŠŠ Load çš„ç›®çš„å¯„å­˜å™¨å¤åˆ¶ä¸º Store çš„æºæ•°æ®å¯„å­˜å™¨ï¼Œç›¸å½“äºæŠŠå†…å­˜é‡å‘½åæˆäº†å¯„å­˜å™¨ï¼ŒLoad å˜æˆäº†ç®€å•çš„å¯„å­˜å™¨çš„ Moveã€‚

å…·ä½“åšæ³•æ˜¯ï¼Œåœ¨ Memory Dependency Predictor çš„åŸºç¡€ä¸Šï¼Œè¿˜æŠŠ Store å†™å…¥çš„æ•°æ®ä¿å­˜åˆ° Value File å½“ä¸­ã€‚å½“é¢„æµ‹ Load ä¼šä»æŸä¸ª Store å–æ•°æ®æ—¶ï¼Œå°±ä» Value File ä¸­å–å‡ºå¯¹åº”çš„æ•°æ®ï¼Œææ—©æ‰§è¡Œä¾èµ– Load ç»“æœçš„æŒ‡ä»¤ã€‚

è¿™ä¸ªä¼˜åŒ–åœ¨è‹¹æœçš„ä¸“åˆ©ä¸­è¢«ç§°ä¸º Zero cycle loadï¼š[Zero cycle load](https://patentimages.storage.googleapis.com/5a/65/51/67a1261bfaea1d/US9996348.pdf) å’Œ [Zero cycle load bypass](https://patentimages.storage.googleapis.com/a5/70/5d/34916db6fc4244/US20210173654A1.pdf):

> a destination operand of the load is renamed with a same
> physical register identifier used for a source operand of the
> store. Also, the data of the store is bypassed to the load.

## Load Address Prediction

Prefetch æ˜¯ä¸€ä¸ªå¸¸è§çš„ä¼˜åŒ–æ‰‹æ®µï¼Œæ ¹æ®è®¿å­˜æ¨¡å¼ï¼Œæå‰æŠŠæ•°æ®é¢„å–åˆ°ç¼“å­˜å½“ä¸­ã€‚ä¸è¿‡æœ€ç»ˆæ•°æ®è¿˜æ˜¯è¦é€šè¿‡è®¿å­˜æŒ‡ä»¤æŠŠæ•°æ®ä»ç¼“å­˜ä¸­è¯»å–åˆ°å¯„å­˜å™¨ä¸­ï¼Œé‚£ä¹ˆèƒ½å¦æ›´è¿›ä¸€æ­¥ï¼ŒæŠŠæ•°æ®é¢„å–åˆ°å¯„å­˜å™¨ä¸­å‘¢ï¼Ÿè¿™å®é™…ä¸Šå°±ç›¸å½“äºï¼Œæˆ‘éœ€è¦é¢„æµ‹ Load æŒ‡ä»¤è¦è¯»å–çš„åœ°å€ï¼Œè¿™æ ·æ‰èƒ½æå‰æŠŠæ•°æ®è¯»åˆ°å¯„å­˜å™¨å½“ä¸­ã€‚

åœ¨ 1993 å¹´çš„è®ºæ–‡ [A load-instruction unit for pipelined processors](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5389606) æå‡ºäº†ç±»ä¼¼çš„æƒ³æ³•ï¼šé¢„æµ‹ Load æŒ‡ä»¤çš„åœ°å€ï¼Œæå‰æŠŠæ•°æ®ä»ç¼“å­˜ä¸­è¯»å–ï¼Œå¦‚æœå‘½ä¸­äº†ï¼ŒæŠŠæ•°æ®å­˜åˆ° Load Queue ä¸­ï¼Œå½“ Load æŒ‡ä»¤è¢«æ‰§è¡Œï¼Œè®¡ç®—å‡ºå®é™…åœ°å€æ—¶ï¼Œå¦‚æœå®é™…åœ°å€å’Œé¢„æµ‹çš„åŒ¹é…ï¼Œå°±ç›´æ¥ä» Load Queue ä¸­å–æ•°æ®ï¼Œè€Œä¸ç”¨è¯»å–ç¼“å­˜ï¼Œå¯ä»¥èŠ‚çœä¸€ä¸ªå‘¨æœŸï¼›å¦‚æœç¼“å­˜ç¼ºå¤±äº†ï¼Œå°±ç›¸å½“äºè¿›è¡Œäº†ä¸€æ¬¡ç¼“å­˜çš„é¢„å–ã€‚ä¸ºäº†å®ç°åœ°å€çš„é¢„æµ‹ï¼Œéœ€è¦ç»´æŠ¤ä¸€ä¸ª Load Delta Tableï¼Œæ ¹æ® Load æŒ‡ä»¤çš„åœ°å€æ¥æŸ¥è¯¢ï¼ŒEntry è®°å½•äº†æœ€åä¸€æ¬¡è®¿é—®çš„åœ°å€ä»¥åŠæ¯æ¬¡è®¿å­˜åœ°å€çš„åç§» Deltaï¼Œå½“ Delta ä¸º 0 æ—¶ï¼Œå¯¹åº” Constant Addressï¼›å½“ Delta ä¸ç­‰äº 0 æ—¶ï¼Œå¯¹åº” Stride Addressã€‚è¿™ä¸ªè®¾è®¡æ¯”è¾ƒç®€å•å’Œä¿å®ˆï¼Œå› ä¸ºå®ƒè¦ç­‰åˆ° Load çš„åœ°å€å®é™…è®¡ç®—å‡ºæ¥æ‰èƒ½ Bypassã€‚

ä¸‹é¢æ¥åˆ†æä¸€ä¸ªæ¥è‡ªè‹¹æœå…¬å¸çš„ä¸“åˆ©ï¼š[Early load execution via constant address and stride prediction](https://patents.google.com/patent/US20210049015A1)ï¼Œå®ƒå®ç°çš„ä¼˜åŒ–æ˜¯ï¼Œå½“ä¸€æ¡ load æŒ‡ä»¤çš„åœ°å€æ˜¯å¯é¢„æµ‹çš„ï¼Œä¾‹å¦‚å®ƒæ€»æ˜¯è®¿é—®åŒä¸€ä¸ªåœ°å€ï¼ˆ`constant address`ï¼‰ï¼Œæˆ–è€…è®¿é—®çš„åœ°å€æŒ‰ç…§å›ºå®šçš„é—´éš”ï¼ˆ`constant stride`ï¼‰å˜åŒ–ï¼Œé‚£å°±æŒ‰ç…§è¿™ä¸ªè§„å¾‹å»é¢„æµ‹è¿™æ¡ load æŒ‡ä»¤è¦è®¿é—®çš„åœ°å€ï¼Œè€Œä¸ç”¨ç­‰åˆ°åœ°å€çœŸçš„è¢«è®¡ç®—å‡ºæ¥ï¼Œè¿™æ ·å°±å¯ä»¥æå‰æ‰§è¡Œè¿™æ¡ load æŒ‡ä»¤ã€‚

æ—¢ç„¶æ˜¯ä¸€ä¸ªé¢„æµ‹ç®—æ³•ï¼Œé¦–å…ˆå°±è¦çœ‹å®ƒæ˜¯æ€ä¹ˆé¢„æµ‹çš„ã€‚ä¸“åˆ©é‡Œæåˆ°äº†ä¸¤ä¸ªç”¨äºé¢„æµ‹çš„è¡¨ï¼š

1. Load Prediction Tableï¼Œç»™å®š PCï¼Œé¢„æµ‹ Load æŒ‡ä»¤è¦è®¿é—®çš„åœ°å€
2. Load Prediction Learning Tableï¼Œç”¨äºè·Ÿè¸ªå„ä¸ª PC ä¸‹çš„ Load æŒ‡ä»¤çš„è®¿å­˜æ¨¡å¼ä»¥åŠé¢„æµ‹æ­£ç¡®ç‡

ä¸€å¼€å§‹ï¼Œä¸¤ä¸ªè¡¨éƒ½æ˜¯ç©ºçš„ï¼Œéšç€ Load æŒ‡ä»¤çš„æ‰§è¡Œï¼Œé¦–å…ˆæ›´æ–°çš„æ˜¯ Load Prediction Learning Tableï¼Œå®ƒä¼šè·Ÿè¸ª Load æŒ‡ä»¤çš„æ‰§è¡Œå†å²ï¼Œè®­ç»ƒé¢„æµ‹å™¨ï¼Œè®¡ç®—é¢„æµ‹å™¨çš„å‡†ç¡®ç‡ã€‚

å½“ Load Prediction Learning Table å‘ç°èƒ½å¤Ÿä»¥è¾ƒé«˜çš„å‡†ç¡®ç‡é¢„æµ‹æŸæ¡ Load æŒ‡ä»¤æ—¶ï¼Œå°±ä¼šåœ¨ Load Prediction Table ä¸­åˆ†é…ä¸€ä¸ª entryï¼Œé‚£ä¹ˆä¹‹åå‰ç«¯ï¼ˆIFUï¼‰å†æ¬¡é‡åˆ°è¿™æ¡ Load æŒ‡ä»¤æ—¶ï¼Œé€šè¿‡æ£€æŸ¥ Load Prediction Tableï¼Œå°±å¯ä»¥é¢„æµ‹è¦è®¿é—®çš„åœ°å€ã€‚

å½“ Load Prediction Learning Table å‘ç°æŸæ¡ Load æŒ‡ä»¤çš„é¢„æµ‹é”™è¯¯æ¬¡æ•°å¤šäº†ï¼Œå°±ä¼šæŠŠå¯¹åº”çš„è¡¨é¡¹ä» Load Prediction Table å’Œ Load Prediction Learning Table ä¸­åˆ é™¤ï¼Œæ­¤æ—¶å°±ä¼šå›é€€åˆ°æ­£å¸¸çš„æ‰§è¡Œè¿‡ç¨‹ï¼ŒLoad æŒ‡ä»¤éœ€è¦ç­‰å¾…åœ°å€è®¡ç®—å®Œæˆæ‰å¯ä»¥æ‰§è¡Œã€‚

ä¸ºäº†é¿å…æµªè´¹åŠŸè€—ï¼Œå¦‚æœ Load æŒ‡ä»¤çš„åœ°å€å¾ˆå¿«å°±å¯ä»¥ç®—å‡ºæ¥ï¼Œé‚£ä¹ˆé¢„æµ‹ä¹Ÿå°±æ²¡æœ‰å¿…è¦äº†ï¼Œæ­¤æ—¶å³ä½¿åšäº†é¢„æµ‹ï¼Œä¹Ÿä¸ä¼šå¸¦æ¥å¾ˆé«˜çš„æ€§èƒ½æå‡ã€‚åˆ¤æ–­çš„ä¾æ®æ˜¯ï¼Œè®¡ç®—ä»é¢„æµ‹åœ°å€åˆ°è®¡ç®—å‡ºåœ°å€è€—è´¹çš„å‘¨æœŸæ•°ï¼Œå¦‚æœè¶…è¿‡ä¸€ä¸ªé˜ˆå€¼ï¼Œé‚£ä¹ˆä¼˜åŒ–å°±æœ‰æ•ˆæœï¼›å¦‚æœæ²¡æœ‰è¶…è¿‡é˜ˆå€¼ï¼Œé‚£å°±ä¸é¢„æµ‹ã€‚

é‚£ä¹ˆï¼Œå¦‚æœ Load çš„åœ°å€éœ€è¦æ¯”è¾ƒé•¿çš„æ—¶é—´å»è®¡ç®—ï¼Œä½†å®é™…ä¸Šåˆæ˜¯å¯ä»¥é¢„æµ‹çš„ï¼Œé‚£å°±å¯ä»¥é€šè¿‡ Load Address Prediction çš„æ–¹æ³•ï¼Œæ¥æå‡æ€§èƒ½ã€‚

## Way Prediction

ç»„ç›¸è¿ç»“æ„åœ¨å¤„ç†å™¨çš„å¾ˆå¤šåœ°æ–¹éƒ½æœ‰ï¼Œä¾‹å¦‚å„ç§ç¼“å­˜ï¼Œé‚£ä¹ˆåœ¨è®¿é—®ç»„ç›¸è¿ç»“æ„çš„ç¼“å­˜çš„æ—¶å€™ï¼Œé¦–å…ˆéœ€è¦ç”¨ Index å–å‡ºä¸€ä¸ª Setï¼Œå†è¿›è¡Œ Way çš„åŒ¹é…ã€‚ä½†ç¼“å­˜åœ¨ç¡¬ä»¶ä¸­é€šå¸¸æ˜¯ç”¨ SRAM å®ç°çš„ï¼Œè¯»å–æœ‰ä¸€ä¸ªå‘¨æœŸçš„å»¶è¿Ÿï¼Œå› æ­¤è¯»å–çš„è¿‡ç¨‹å¹¶æ²¡æœ‰è¿™ä¹ˆç®€å•ï¼Œä¸‹é¢åˆ†æå‡ ç§è¯»å–ç»„ç›¸è¿ç¼“å­˜çš„è®¾è®¡ï¼š

ç¬¬ä¸€ç§æœ€ç®€å•çš„åŠæ³•æ˜¯ï¼Œç¬¬ä¸€ä¸ªå‘¨æœŸæ ¹æ® Index æŠŠæ•´ä¸ª Set æ‰€æœ‰ Way çš„ Tag å’Œæ•°æ®éƒ½è¯»å‡ºæ¥ï¼Œç¬¬äºŒä¸ªå‘¨æœŸå°±å¯ä»¥æ‹¿åˆ°æ‰€æœ‰çš„ Tag å’Œæ•°æ®ï¼Œæ¯”è¾ƒ Tag åå¾—åˆ°ç»“æœã€‚è¿™ä¸ªæ–¹æ³•æ¯”è¾ƒç®€å•ï¼Œç¼ºç‚¹æ˜¯åŠŸè€—æ¯”è¾ƒå¤§ï¼Œå®é™…åªå‘½ä¸­æœ€å¤šä¸€ä¸ª Wayï¼Œå´è¦æŠŠæ‰€æœ‰çš„ Way å’Œ Tag å’Œæ•°æ®éƒ½è¯»å‡ºæ¥ã€‚

æ—¢ç„¶åªæœ‰ä¸€ä¸ª Way çš„æ•°æ®éœ€è¦ç”¨ï¼Œä¸€ä¸ªç›´æ¥çš„æƒ³æ³•æ˜¯æŠŠè¯»å–æ‹†æˆä¸¤æ­¥ï¼šç¬¬ä¸€ä¸ªå‘¨æœŸæ ¹æ® Index æŠŠæ•´ä¸ª Set æ‰€æœ‰ Way çš„ Tag éƒ½è¯»å‡ºæ¥ï¼Œåªè¯» Tag ä¸è¯»æ•°æ®ï¼Œæ¯”å¯¹ Tag åï¼Œç¬¬äºŒä¸ªå‘¨æœŸå†æŠŠ Tag æ­£ç¡®çš„é‚£ä¸€ä¸ª Way çš„æ•°æ®è¯»å‡ºæ¥ã€‚è¿™æ ·çœä¸‹äº†å¾ˆå¤šæ•°æ® SRAM çš„è¯»å–åŠŸè€—ï¼ŒTag çš„è¯»å–æ²¡æœ‰çœï¼ŒåŒæ—¶ä»˜å‡ºäº†å¤šäº†ä¸€ä¸ªå‘¨æœŸçš„ä»£ä»·ã€‚

æœ‰æ²¡æœ‰ä»€ä¹ˆåŠæ³•æ”¹è¿›å‘¢ï¼Ÿèƒ½å¦åªè¯»ä¸€ä¸ª Way çš„ Tag å’Œæ•°æ®ï¼Ÿè¿™å°±éœ€è¦å¼•å…¥ Way Predictionï¼Œè¿™åœ¨è®ºæ–‡ [Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption](https://ieeexplore.ieee.org/document/799456) ä¸­æå‡ºï¼Œå®ƒçš„æ€è·¯æ˜¯ï¼Œå¼•å…¥ä¸€ä¸ªé¢„æµ‹å™¨ï¼Œé¢„æµ‹è¿™æ¬¡è®¿é—®ä¼šå‘½ä¸­å“ªä¸ª Wayï¼Œç„¶åç¬¬ä¸€ä¸ªå‘¨æœŸåªè¯»è¿™ä¸€ä¸ª Way çš„ Tag å’Œæ•°æ®ï¼Œå¦‚æœ Tag å‘½ä¸­äº†ï¼Œæ•°æ®ä¹Ÿæœ‰äº†ï¼Œè¿™æ ·åŠŸè€—å’Œæ€§èƒ½éƒ½æ˜¯æ¯”è¾ƒå¥½çš„ã€‚ä¸è¿‡å¦‚æœé¢„æµ‹é”™äº†ï¼Œç¬¬äºŒä¸ªå‘¨æœŸå°±éœ€è¦æŠŠå…¶ä»–å‡ ä¸ª Way çš„ Tag å’Œæ•°æ®è¯»å‡ºæ¥ï¼Œå†æ¯”è¾ƒä¸€æ¬¡ï¼š

![](./brief-into-ooo-2-way-prediction.png)

ï¼ˆå›¾æº [Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption](https://ieeexplore.ieee.org/document/799456)ï¼‰

é€šè¿‡è¿™æ ·çš„æ–¹æ³•ï¼Œå¯ä»¥å¤§å¤§é™ä½ç¼“å­˜è¯»å–çš„åŠŸè€—ã€‚è¿™æ ·çš„è®¾è®¡åœ¨å•†ç”¨å¤„ç†å™¨ä¸­ä¹Ÿæœ‰ä½¿ç”¨ï¼Œè§ [Take A Way: Exploring the Security Implications of AMDâ€™s Cache Way Predictors](https://dl.acm.org/doi/10.1145/3320269.3384746)ã€‚

[Zen5 çš„æ–‡æ¡£](https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/software-optimization-guides/58455.zip)é‡Œæåˆ°äº†å®ƒæ€ä¹ˆåœ¨ L1 DCache ä¸Šåš Way Predictionï¼š

![](brief-into-ooo-2-amd-way-prediction.png)

ï¼ˆå›¾æº [Take A Way: Exploring the Security Implications of AMDâ€™s Cache Way Predictors](https://dl.acm.org/doi/10.1145/3320269.3384746)ï¼‰

1. å¯¹äº VIPT çš„ cache æ¥è¯´ï¼Œå®ƒçš„ tag æ¥è‡ªäºç‰©ç†åœ°å€ï¼Œæ„å‘³ç€å¦‚æœè¦åš way æ¯”å¯¹ï¼Œåˆ¤æ–­å“ªä¸€ä¸ª way å‘½ä¸­ï¼Œéœ€è¦ç­‰åˆ°è™šå®åœ°å€è½¬æ¢ï¼Œå¾—åˆ°ç‰©ç†åœ°å€ä»¥åï¼Œæ‰èƒ½çŸ¥é“å®é™…çš„ tagï¼Œæ‰èƒ½å»æ¯”å¯¹
2. Zen 5 ä¸ºäº†é¿å…ç­‰å¾…è™šå®åœ°å€è½¬æ¢ï¼ŒåŸºäºè™šæ‹Ÿåœ°å€è®¡ç®—å‡ºä¸€ä¸ª 8-bit çš„ microtag(utag)ï¼Œåœ¨ä¸€ä¸ªç±»ä¼¼ç¼“å­˜çš„ way predictor ç»“æ„é‡Œï¼Œä¿å­˜æ¯ä¸ª set çš„æ¯ä¸ª way çš„ utagï¼ŒåŒä¸€ä¸ª set å†…ä¸åŒ way çš„ utag äº’ä¸ç›¸åŒï¼Œway predictor çš„ way å’Œ data cache çš„ way ä¸€ä¸€å¯¹åº”
3. è®¿å­˜çš„æ—¶å€™ï¼Œè¯»å‡ºé‚£ä¸ª set çš„æ‰€æœ‰ way çš„ utagï¼ˆ12 è·¯ï¼Œæ¯è·¯ 8 bitï¼‰ï¼Œç”¨ utag è¿›è¡Œæ¯”å¯¹ï¼š
	1. å› ä¸º utag äº’ä¸ç›¸åŒï¼Œæ‰€ä»¥æœ€å¤šåªæœ‰ä¸€ä¸ª way å‘½ä¸­
	2. å¦‚æœæœ‰ä¸”ä»…æœ‰ä¸€ä¸ª way å‘½ä¸­ï¼Œä¸‹ä¸€ä¸ªå‘¨æœŸå°±å»è¯»å–å‡ºè¿™ä¸€ä¸ª way å¯¹åº”çš„æ•°æ®ä»¥åŠç”¨ç‰©ç†åœ°å€ç®—å‡ºæ¥çš„ tag
	3. å¦‚æœæ²¡æœ‰ way å‘½ä¸­ï¼Œåˆ™è®¤ä¸º miss
4. ç”±äº utag å®Œå…¨ç”¨çš„æ˜¯è™šæ‹Ÿåœ°å€ï¼Œå®ƒå¯èƒ½ä¼šå‡ºé”™ï¼Œåˆ†ä¸¤ç§æƒ…å†µï¼š
	1. æŠŠ miss çš„é¢„æµ‹ä¸º hitï¼Œæ¯”å¦‚å‡ºç°äº† hash å†²çªï¼Œæœ‰ä¸¤ä¸ª way çš„ tag ä¸åŒï¼Œä½†æ˜¯ utag ä¸€æ ·ï¼Œåªèƒ½é¢„æµ‹å…¶ä¸­ä¸€ä¸ª wayï¼Œè®¿é—®å¦ä¸€ä¸ªçš„æ—¶å€™å°±ä¼š miss
	2. æŠŠ hit çš„é¢„æµ‹ä¸º missï¼Œæ¯”å¦‚ä¸¤ä¸ªè™šæ‹Ÿé¡µæ˜ å°„åˆ°åŒä¸€ä¸ªç‰©ç†é¡µï¼Œç”¨ç‰©ç†åœ°å€ç®—å‡ºæ¥çš„ tag ç›¸åŒï¼Œä½†ç”¨è™šæ‹Ÿåœ°å€ç®—å‡ºæ¥çš„ utag ä¸åŒï¼Œè¿™ä¸¤ä¸ª utag å°±ä¼šæŠ¢åŒä¸€ä¸ª way çš„ä½ç½®ï¼ˆæ³¨ï¼šè¿™ä¸ªé—®é¢˜æ˜¯å¯ä»¥è§£å†³çš„ï¼Œæ¯”å¦‚ä¸è¦æ±‚ way predictor çš„ way ä¸ data cache çš„ way ä¸€ä¸€å¯¹åº”ï¼Œåœ¨ way predictor æ¯ä¸ª entry é‡Œé¢åŠ ä¸Šä¸€ä¸ª data cache çš„ way indexï¼Œä¸è¿‡è€ƒè™‘åˆ°æ¦‚ç‡å’Œå¼€é”€ï¼Œå¥½å¤„ä¸æ˜æ˜¾ï¼‰
5. ç­‰è™šå®åœ°å€è½¬æ¢å®Œæˆï¼Œå†ç”¨ç‰©ç†åœ°å€éªŒè¯è®¿é—®æ˜¯å¦æ­£ç¡®

é™¤äº† Way Predictionï¼Œå®é™…çš„ L1 DCache ä¸ºäº†æ¯ä¸ªå‘¨æœŸå¯ä»¥å¤„ç†å¤šæ¡ Load/Store æŒ‡ä»¤ï¼Œè¿˜ä¼šåˆ† Bankã€‚é‚£ä¹ˆæ¯æ¡è®¿å­˜æŒ‡ä»¤è¦è®¿é—®å“ªä¸ª Bankï¼Œä¹Ÿéœ€è¦é¢„æµ‹ï¼Œè¿™å’Œ Way Prediction æ˜¯ç±»ä¼¼çš„ï¼Œæ¯”å¦‚ Zen5 çš„æ–‡æ¡£æ˜¯è¿™ä¹ˆè¯´çš„ï¼š

    Address bits 5:3 and the size of an access along with its DC way determine
    which DC banks are needed for that access. DC way is determined using the
    linear-address-based utag/way-predictor.

è®ºæ–‡ [Take A Way: Exploring the Security Implications of AMDâ€™s Cache Way Predictors](https://dl.acm.org/doi/10.1145/3320269.3384746) æ˜¯è¿™ä¹ˆé€†å‘ AMD çš„ utag/way predictor çš„ï¼š

1. ç”±äºæ˜¯ VIPTï¼Œæ‰€ä»¥ cache çš„ index ä½æ˜¯ VA[11:6]ï¼Œå› æ­¤å¯ä»¥æ„é€ å‡ºä¸åŒçš„è™šæ‹Ÿåœ°å€ï¼Œè®©å®ƒå¯¹åº”åŒä¸€ä¸ª setï¼ˆ`We pick two random virtual addresses that map to the same cache set.`ï¼‰
2. å¦‚æœä¸¤ä¸ªè™šæ‹Ÿåœ°å€æ˜ å°„åˆ°äº†ä¸åŒçš„ç‰©ç†åœ°å€ï¼Œä½†æ˜¯ç”¨è¿™ä¸¤ä¸ªè™šæ‹Ÿåœ°å€ç®—å‡ºæ¥çš„ utag ç›¸åŒï¼Œé‚£ä¹ˆ way predictor ä¼šæŠŠå®ƒä»¬é¢„æµ‹åˆ°åŒä¸€ä¸ª way ä¸Šï¼Œä½†å®ƒä»¬å®é™…ä¸Šå¯¹åº”äº†ä¸åŒçš„ç‰©ç†åœ°å€ï¼Œè¿™å°±å¯¼è‡´å†²çªï¼Œæ€§èƒ½ä¼šä¸‹é™ï¼ˆ`If the two addresses have the same ğœ‡Tag, repeatedly accessing them one after the other results in conflicts`ï¼‰ï¼›ä¸æ–­å¯»æ‰¾æ€§èƒ½ä¸‹é™çš„æƒ…å†µï¼Œå‘ç°æœ€å¤šå¯ä»¥å¾—åˆ° 256 ç»„åœ°å€ï¼Œç»„å†… utag ç›¸åŒï¼Œç»„é—´ utag ä¸åŒï¼Œè¿™æš—ç¤ºäº† utag æ¥æºäºç”¨è™šæ‹Ÿåœ°å€ hash å‡ºæ¥çš„ 8 ä¸ª bit ä¿¡æ¯
3. ä¹Ÿå¯ä»¥åè¿‡æ¥æµ‹ï¼Œå¦‚æœä¸¤ä¸ªè™šæ‹Ÿåœ°å€æ˜ å°„åˆ°ç›¸åŒçš„ç‰©ç†åœ°å€ï¼Œä½†æ˜¯ utag ä¸åŒï¼Œé‚£ä¹ˆ way predictor æŠŠå®ƒä»¬æ˜ å°„åˆ°ä¸åŒçš„ way ä¸Šï¼Œç»“æœä¼šæœ‰ä¸¤ä¸ªä¸åŒ way çš„ç”¨ç‰©ç†åœ°å€ç®—å‡ºæ¥çš„ tag ç›¸åŒï¼ŒåŒä¸€ä¸ªæ•°æ®å­˜ä¸¤ä»½ï¼Œè¿™ä¹Ÿæ˜¯ä¸å…è®¸çš„
4. æ ¹æ®è¿™ 256 ç»„åœ°å€ï¼Œæ‰¾åˆ° AMD Zen/Zen+/Zen2 çš„ uTag å“ˆå¸Œå‡½æ•°ï¼š
	1. uTag[7] = VA[19] xor VA[24]
	2. uTag[6] = VA[18] xor VA[23]
	3. uTag[5] = VA[17] xor VA[22]
	4. uTag[4] = VA[16] xor VA[21]
	5. uTag[3] = VA[15] xor VA[20]
	6. uTag[2] = VA[14] xor VA[25]
	7. uTag[1] = VA[13] xor VA[26]
	8. uTag[0] = VA[12] xor VA[27]
5. ç±»ä¼¼åœ°ï¼Œæ‰¾åˆ°æ›´æ—©çš„ AMD Bulldozer/Piledriver/Streamroller çš„ uTag å“ˆå¸Œå‡½æ•°ï¼š
	1. uTag[7] = VA[19] xor VA[27]
	2. uTag[6] = VA[18] xor VA[26]
	3. uTag[5] = VA[17] xor VA[25]
	4. uTag[4] = VA[16] xor VA[24]
	5. uTag[3] = VA[15] xor VA[23]
	6. uTag[2] = VA[14] xor VA[22]
	7. uTag[1] = VA[13] xor VA[21]
	8. uTag[0] = VA[12] xor VA[20]

## Load Value Prediction

[Value Locality and Load Value Prediction](https://dl.acm.org/doi/pdf/10.1145/248209.237173) æå‡ºäº† Load Value Predictionï¼Œå°±æ˜¯å¯¹ Load å¾—åˆ°çš„å€¼è¿›è¡Œé¢„æµ‹ã€‚å®ƒè®¾è®¡äº†ä¸€ä¸ª Load Value Prediction Tableï¼Œæ ¹æ® Load æŒ‡ä»¤çš„åœ°å€æ¥ç´¢å¼•ï¼Œå¾—åˆ°é¢„æµ‹çš„è¯»å–çš„å€¼ã€‚ç„¶åè®¾è®¡ä¸€ä¸ª Load Classification Table æ¥è®°å½•é¢„æµ‹å‡†ç¡®ä¸å¦çš„å†å²ï¼Œè®°å½•äº† saturating counterï¼Œä»¥æ­¤æ¥åˆ¤æ–­æ˜¯å¦è¦è¿›è¡Œé¢„æµ‹ã€‚é¢„æµ‹æ—¶ï¼Œå¯ä»¥æå‰æŠŠç»“æœå†™å…¥åˆ°ç›®çš„å¯„å­˜å™¨å†…ï¼Œä½†è¿˜è¦éªŒè¯é¢„æµ‹çš„æ­£ç¡®æ€§ã€‚éªŒè¯çš„æ–¹å¼æœ‰ä¸¤ç§ï¼šç¬¬ä¸€æ˜¯ä¾ç„¶å®Œæˆæ­£å¸¸çš„è®¿å­˜ï¼ŒæŠŠè¯»å‡ºæ¥çš„æ•°æ®å’Œé¢„æµ‹çš„æ•°æ®åšæ¯”è¾ƒï¼›ç¬¬äºŒæ˜¯é’ˆå¯¹é¢„æµ‹æ­£ç¡®ç‡å¾ˆé«˜çš„ Loadï¼Œä»ä¸€ä¸ªå°çš„ Constant Verification Unit ç¡®è®¤è¿™ä¸ªå€¼æ²¡æœ‰å˜è¿‡ã€‚

å¦‚æœè¦æ‹¿åˆ†æ”¯é¢„æµ‹æ¥ç±»æ¯”ï¼ŒBTB è®°å½•åˆ†æ”¯çš„ç›®çš„åœ°å€ï¼Œå¯¹åº”è¿™é‡Œçš„ Load Value Prediction Tableï¼Œè®°å½• Load æŒ‡ä»¤å¾—åˆ°çš„å€¼ï¼›BHT è®°å½•åˆ†æ”¯çš„è·³è½¬æ–¹å‘ï¼Œå¯¹åº”è¿™é‡Œçš„ Load Classification Tableï¼Œåˆ¤æ–­ Load çš„å¯é¢„æµ‹æ€§ã€‚

Constant Verification Unit ç±»ä¼¼ä¸€ä¸ªå°çš„é’ˆå¯¹ Load Value Prediction çš„ L0 Cacheï¼Œåªè®°å½•é‚£äº›é¢„æµ‹æ­£ç¡®ç‡å¾ˆé«˜çš„ Load çš„åœ°å€ - å€¼æ˜ å°„å…³ç³»ï¼Œå¯ä»¥åœ¨åœ°å€è®¡ç®—å‡ºæ¥åæŸ¥è¯¢ï¼Œåˆ¤æ–­è®¿å­˜æ˜¯å¦æ­£ç¡®é¢„æµ‹ï¼Œå¦‚æœæ­£ç¡®ï¼Œå°±ä¸ç”¨è®¿é—®ç¼“å­˜äº†ã€‚

å¯è§è¿™ä¸ªä¼˜åŒ–ä¸»è¦è§£å†³çš„æ˜¯æ‰“ç ´äº† Load æŒ‡ä»¤å¸¦æ¥çš„ä¾èµ–ï¼Œä½†ç¼“å­˜å¸¦å®½è¿˜æ˜¯è¦è€—è´¹çš„ï¼ˆConstant Verification Unit å¯ä»¥èŠ‚çœä¸€äº›ï¼‰ã€‚

## Stable Load

è®ºæ–‡ [Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution](https://arxiv.org/pdf/2406.18786) æŒ‡å‡ºï¼Œå¾ˆå¤š Load æŒ‡ä»¤æ€»æ˜¯ä»ç›¸åŒçš„åœ°å€å–å‡ºç›¸åŒçš„å€¼ï¼Œå¯¹äºè¿™ç§ Load æŒ‡ä»¤ï¼ˆç§°ä¸º Stable Loadï¼‰ï¼Œå¯ä»¥é€šè¿‡ç¡¬ä»¶çš„æ‰©å±•æ¥ä¼˜åŒ–ï¼Œæå‡æ€§èƒ½ã€‚å®ƒæ˜¯è¿™ä¹ˆåšçš„ï¼š

1. æ£€æµ‹è¿™æ ·çš„ Stable Loadï¼šLoad æ‰§è¡Œçš„æ—¶å€™ï¼Œåˆ¤æ–­è¿™æ¬¡çš„ Load åœ°å€å’Œæ•°æ®ï¼Œä¸åŒä¸€ä¸ª PC çš„ä¸Šä¸€æ¬¡ Load æ˜¯å¦ç›¸åŒï¼Œå¦‚æœç›¸åŒï¼Œå°±å¢åŠ ç½®ä¿¡åº¦
2. å¦‚æœä¸€æ®µæ—¶é—´å†…åœ°å€å’Œæ•°æ®éƒ½ä¸å˜ï¼ˆé€šè¿‡ç½®ä¿¡åº¦åˆ¤æ–­ï¼‰ï¼Œè®¤ä¸ºè¿™æ˜¯ä¸€ä¸ªå¯ä»¥æ¶ˆé™¤çš„ Stable Load
3. æ¶ˆé™¤çš„æ–¹æ³•æ˜¯ï¼Œç›´æ¥æŠŠ Load çš„æ•°æ®å¤åˆ¶ç»™ç›®çš„å¯„å­˜å™¨ï¼Œè·³è¿‡äº†åœ°å€è®¡ç®—ï¼Œä¹Ÿä¸ç”¨è®¿å­˜
4. åœ¨ Register Monitor Table ä¸­è®°å½• Stable Load ä½¿ç”¨çš„æºå¯„å­˜å™¨ï¼Œå¦‚æœè¿™äº›å¯„å­˜å™¨è¢«ä¿®æ”¹äº†ï¼Œé‚£ä¹ˆå¤§æ¦‚ç‡åœ°å€ä¼šå‘ç”Ÿå˜åŒ–ï¼Œä¸å†æ¶ˆé™¤è¿™æ¡ Stable Load
5. åœ¨ Address Monitor Table ä¸­è®°å½• Stable Load è®¿é—®çš„åœ°å€ï¼Œå¦‚æœå¯¹è¿™ä¸ªåœ°å€æœ‰å†™å…¥æ“ä½œï¼Œæˆ–è€…è¢«å…¶ä»–æ ¸å¿ƒè®¿é—®ï¼Œé‚£ä¹ˆå¤§æ¦‚ç‡æ•°æ®ä¼šå‘ç”Ÿå˜åŒ–ï¼Œä¸å†æ¶ˆé™¤è¿™æ¡ Stable Load

è¿™ç¯‡è®ºæ–‡å¯ä»¥è®¤ä¸ºæ˜¯ Load Value Prediction çš„å˜ä½“ï¼šç¼©å° Load æŒ‡ä»¤ä¼˜åŒ–çš„èŒƒå›´ï¼Œåªè€ƒè™‘æ•°æ® Constant ä¸”æºåœ°å€å¯„å­˜å™¨ä¸å˜çš„ Loadï¼Œæ­¤æ—¶ä¸å†éœ€è¦å»è¯»ç¼“å­˜æ¥éªŒè¯æ­£ç¡®æ€§ï¼ŒåŒæ—¶ä¹Ÿçœå»äº†åœ°å€çš„é‡å¤è®¡ç®—ï¼ˆLoad Value Prediction ä¸­ï¼Œå› ä¸ºæ²¡æœ‰è·Ÿè¸ªå¯„å­˜å™¨çš„å˜åŒ–ï¼Œæ‰€ä»¥é¢„æµ‹æ—¶ï¼Œè¿˜æ˜¯éœ€è¦é‡æ–°è®¡ç®—åœ°å€ï¼Œå»æŸ¥è¯¢ç¼“å­˜æˆ–è€… Constant Verification Unitï¼‰ã€‚

## æ•°æ®é¢„å–

æ•°æ®é¢„å–çš„ç›®çš„æ˜¯é¢„æµ‹ç¨‹åºçš„è®¿å­˜æ¨¡å¼ï¼Œæå‰æŠŠæ•°æ®å‡†å¤‡åˆ°ç¼“å­˜å½“ä¸­ï¼Œæå‡ç¼“å­˜çš„å‘½ä¸­ç‡ã€‚ä»¥ AMD Zen 5 ä¸ºä¾‹ï¼Œå®ƒå®ç°äº†è¿™äº›é¢„å–å™¨ï¼ˆæ¥æºï¼šProcessor Programming Reference (PPR) for AMD Family 1Ah Model 24h, Revision B0 Processorsï¼‰ï¼š

- L2 Up/Down Prefetcher: uses memory access history to determine whether to fetch the next or previous line into L2 cache for all memory accesses.
- L2 Stream Prefetcher: uses history of memory access patterns to fetch additional sequential lines into L2 cache.
- L1 Region Prefetcher: uses memory access history to fetch additional lines into L1 cache when the data access for a given instruction tends to be followed by a consistent pattern of other accesses within a localized region.
- L1 Stride Prefetcher: uses memory access history of individual instructions to fetch additional lines into L1 cache when each access is a constant distance from the previous.
- L1 Stream Prefetcher: uses history of memory access patterns to fetch additional sequential lines into L1 cache.

ç®€å•æ¥è¯´ï¼ŒStream Prefetcher å°±æ˜¯å–ä¸€æ®µè¿ç»­çš„ Cache Lineï¼ŒStride Prefetcher åˆ™æ˜¯æ ¹æ® Stride å»é¢„å–æ•°æ®ï¼Œæœªå¿…æ˜¯è¿ç»­çš„ Cache Lineï¼ŒUp/Down Prefetcher æ›´å¥½ç†è§£ï¼Œå°±æ˜¯å–ç›¸é‚»çš„ä¸€ä¸ª Cache Lineã€‚Region Prefetcher åˆ™æ¯”è¾ƒå¤æ‚ï¼Œå±äº Spatial Prefetcher çš„ä¸€ç§ã€‚

Intel çš„å¤„ç†å™¨é€šè¿‡ MSR 1A4H å¯ä»¥é…ç½®å„ä¸ªé¢„å–å™¨ï¼š

- the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
- the L2 adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes). è¿™å’Œ AMD çš„ Up/Down Prefetcher åº”è¯¥æ˜¯ä¸€ä¸ªæ„æ€
- the L2 Adaptive Multipath Probability (AMP) prefetcher. æ ¹æ®ä¸“åˆ© [Systems and methods for adaptive multipath probability (amp) prefetcher](https://patents.google.com/patent/US20190138451) çš„æè¿°ï¼Œè¿™ä¸ªåº”è¯¥å±äº Spatial Prefetcher
- the L1 data cache prefetcher, which fetches the next cache line into L1 data cache. è¿™ä¸ªåº”è¯¥å±äº Next Line Prefetcher
- the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.

æ¥ä¸‹æ¥ä»‹ç» Spatial Prefetching å’Œ Temporal Prefetchingã€‚

[Spatial Prefetching](https://www.sciencedirect.com/science/article/pii/S0065245821000784) çš„æ€æƒ³æ˜¯è¿™æ ·çš„ï¼šç¨‹åºç»å¸¸ä¼šè®¿é—®æ•°ç»„ï¼Œé‚£ä¹ˆå¯¹æ•°ç»„æ¯ä¸ªå…ƒç´ çš„è®¿é—®æ¨¡å¼ï¼Œåº”è¯¥æ˜¯ç±»ä¼¼çš„ã€‚æ¯”å¦‚è®¿é—®æ•°ç»„å‰åä¸ªå…ƒç´ æœ‰æŸç§è§„å¾‹ï¼Œé‚£ä¹ˆè®¿é—®æ¥ä¸‹æ¥çš„åä¸ªå…ƒç´ åº”è¯¥ä¹Ÿæœ‰ç±»ä¼¼çš„è§„å¾‹ï¼Œåªæ˜¯åœ°å€å˜äº†è€Œå·²ã€‚å¦‚æœè¿™ä¸ªæ•°ç»„çš„å…ƒç´ çš„ç»“æ„æ¯”è¾ƒå¤æ‚ï¼Œè¿™ä¸ªè®¿å­˜æ¨¡å¼ï¼ˆä¾‹å¦‚ä» 0ã€256 å’Œ 320 ä¸‰ä¸ªåç§»åˆ†åˆ«è¯»å–æ•°æ®ï¼‰å¯èƒ½æ—¢ä¸æ»¡è¶³ Stride åˆä¸æ»¡è¶³ Streamï¼Œæ­¤æ—¶å°±éœ€è¦ Spatial Prefetcher æ¥ä»‹å…¥ã€‚ä¾‹å¦‚ç¨‹åºåœ¨åŒä¸€ä¸ªç‰©ç†é¡µå†…ï¼Œæ€»æ˜¯ä¼šä» Aã€Bã€C å’Œ D å››ä¸ªé¡µå†…åç§»è¯»å–æ•°æ®ï¼Œé‚£ä¹ˆå½“ç¨‹åºä»é¡µå†…åç§» A è¯»å–ä¸€ä¸ªæ–°çš„ç‰©ç†é¡µçš„æ•°æ®æ—¶ï¼Œå¤§æ¦‚ç‡æ–°çš„ç‰©ç†é¡µå†… Bã€C å’Œ D åç§»å¤„çš„æ•°æ®å°†æ¥ä¼šè¢«è¯»å–ï¼Œé‚£å°±é¢„å–è¿›æ¥ã€‚

ä¸€ç§ Spatial Prefetcher å®ç°æ˜¯ Spatial Memory Streaming (SMS)ã€‚å®ƒçš„åšæ³•æ˜¯ï¼ŒæŠŠå†…å­˜åˆ†æˆå¾ˆå¤šä¸ªç›¸åŒå¤§å°çš„ Regionï¼Œå½“ç¼“å­˜å‡ºç°ç¼ºå¤±æ—¶ï¼Œåˆ›å»ºä¸€ä¸ª Regionï¼Œè®°å½•è¿™æ¬¡è®¿å­˜æŒ‡ä»¤çš„ PC ä»¥åŠè®¿å­˜çš„åœ°å€ç›¸å¯¹ Region çš„åç§»ï¼Œç„¶åå¼€å§‹è·Ÿè¸ªè¿™ä¸ª Region å†…å“ªäº›æ•°æ®è¢«è¯»å–äº†ï¼Œç›´åˆ°è¿™ä¸ª Region çš„æ•°æ®è¢«æ¢å‡º Cacheï¼Œå°±ç»“æŸè®°å½•ï¼ŒæŠŠä¿¡æ¯ä¿å­˜ä¸‹æ¥ã€‚ä»¥ä¸Šé¢çš„ 0ã€256 å’Œ 320 ä¸ºä¾‹å­ï¼Œè®¿é—® 0 æ—¶å‡ºç°ç¼“å­˜ç¼ºå¤±ï¼Œé‚£å°±åˆ›å»ºä¸€ä¸ª Regionï¼Œç„¶åæŠŠ 256 å’Œ 320 è¿™ä¸¤ä¸ªåç§»è®°ä¸‹æ¥ã€‚å½“åŒä¸€æ¡è®¿å­˜æŒ‡ä»¤åˆå‡ºç°ç¼ºå¤±ï¼Œå¹¶ä¸”åç§»å’Œä¹‹å‰ä¸€æ ·æ—¶ï¼Œæ ¹æ®ä¹‹å‰ä¿å­˜çš„ä¿¡æ¯ï¼ŒæŠŠ Region é‡Œæ›¾ç»è¯»è¿‡çš„åœ°å€é¢„å–ä¸€éï¼ŒæŒ‰ä¸Šé¢çš„ä¾‹å­ï¼Œä¹Ÿå°±æ˜¯ 256 å’Œ 320ã€‚è¿™é‡Œçš„æ ¸å¿ƒæ˜¯åªåŒ¹é…åç§»è€Œä¸æ˜¯å®Œæ•´çš„åœ°å€ï¼Œå¿½ç•¥äº†åœ°å€çš„é«˜ä½ï¼Œæœ€åé¢„å–çš„æ—¶å€™ï¼Œä¹Ÿæ˜¯æ‹¿æ–°çš„å¯¼è‡´ç¼“å­˜ç¼ºå¤±çš„åœ°å€å»åŠ åç§»ï¼Œè‡ªç„¶è€Œç„¶å®ç°äº†å¹³ç§»ã€‚ä» AMD çš„ä¸“åˆ© [DATA CACHE REGION PREFETCHER](https://patentimages.storage.googleapis.com/a8/85/e2/35618e755d6ad3/US20180052779A1.pdf) æ¥çœ‹ï¼ŒAMD çš„ L1 Region Prefetcher åº”è¯¥é‡‡ç”¨çš„æ˜¯ SMS çš„æ€æƒ³ï¼Œç¼“å­˜ç¼ºå¤±æ—¶ï¼Œåˆ›å»ºä¸€ä¸ª Regionï¼Œè®°å½•è¿™ä¸ª Region ä¸­å“ªäº›æ•°æ®è¢«è®¿é—®äº†ã€‚

å¦ä¸€ç§ Spatial Prefetcher å®ç°æ˜¯ Variable length delta prefetcher (VLDP)ï¼Œå®ƒçš„æ€è·¯æ˜¯ï¼Œå¯¹è®¿å­˜åºåˆ—æ±‚å·®åˆ†ï¼Œå³ç”¨ç¬¬ k æ¬¡è®¿å­˜åœ°å€å‡å»ç¬¬ k-1 æ¬¡è®¿å­˜åœ°å€ï¼Œå¾—åˆ° Delta åºåˆ—ï¼Œç„¶åå¯¹å½“å‰çš„ Delta åºåˆ—ï¼Œé¢„æµ‹ä¸‹ä¸€ä¸ª Deltaï¼Œé‚£ä¹ˆé¢„å–çš„åœ°å€ï¼Œå°±æ˜¯ Delta åŠ ä¸Šæœ€åä¸€æ¬¡è®¿å­˜çš„åœ°å€ã€‚ä» Intel çš„ä¸“åˆ© [Systems and methods for adaptive multipath probability (amp) prefetcher](https://patents.google.com/patent/US20190138451) æ¥çœ‹ï¼Œå®ƒçš„ AMP Prefetcher å®ç°æ€è·¯å’Œ VLDP ç±»ä¼¼ï¼Œä¸“åˆ©ä¸­ç»™å‡ºäº†ä¸€ä¸ªä¾‹å­ï¼š

- å‡å¦‚ç¨‹åºå¯¹æŸä¸ªç‰©ç†é¡µçš„è®¿å­˜æ¨¡å¼æ˜¯ï¼š0, 2, 4, 16, 15
- æ±‚å·®åˆ†ï¼Œå¾—åˆ°ï¼š+2, +2, +12, -1
- é‚£ä¹ˆ AMP é¢„æµ‹å™¨è¦åšçš„å°±æ˜¯ï¼š
	- æ— å†å²æ—¶ï¼Œé¢„æµ‹ç¬¬ä¸€ä¸ªå·®åˆ†å€¼ï¼šN/A -> +2
	- ç¬¬ä¸€ä¸ªå·®åˆ†æ˜¯ +2 æ—¶ï¼Œé¢„æµ‹ç¬¬äºŒä¸ªå·®åˆ†å€¼ï¼š+2 -> +2
	- å·²çŸ¥å‰ä¸¤ä¸ªå·®åˆ†æ—¶ï¼Œé¢„æµ‹ç¬¬ä¸‰ä¸ªå·®åˆ†å€¼ï¼š+2, +2 -> +12
	- å·²çŸ¥å‰ä¸‰ä¸ªå·®åˆ†æ—¶ï¼Œé¢„æµ‹ç¬¬å››ä¸ªå·®åˆ†å€¼ï¼š+2, +2, +12 -> -1

ä¸è¿‡ Spatial Prefetcher é‡åˆ°åŠ¨æ€åˆ†é…çš„ä¸è¿ç»­çš„æ•°æ®ç»“æ„å°±çŠ¯äº†éš¾ï¼ˆæ¯”å¦‚é“¾è¡¨å’Œæ ‘ï¼‰ï¼Œå› ä¸ºæ•°æ®åœ¨å†…å­˜é‡Œçš„åˆ†å¸ƒæ¯”è¾ƒéšæœºï¼Œè€Œä¸”è¿˜æœ‰å„ç§æŒ‡é’ˆï¼Œè¦è®¿é—®çš„æ•°æ®ä¹‹é—´çš„åç§»å¤§æ¦‚ç‡æ˜¯ä¸åŒçš„ã€‚è¿™æ—¶å€™å°±éœ€è¦ [Temporal Prefetcher](https://www.sciencedirect.com/science/article/pii/S0065245821000796)ï¼Œå®ƒçš„æ€è·¯æ˜¯è·Ÿè¸ªç¼“å­˜ç¼ºå¤±çš„å†å²ï¼Œå¦‚æœå‘ç°å½“å‰ç¼ºå¤±çš„åœ°å€åœ¨å†å²ä¸­æ›¾ç»å‡ºç°è¿‡ï¼Œé‚£å°±é¢„å–åœ¨å†å²ä¸­ç´§éšå…¶åçš„å‡ æ¬¡ç¼“å­˜ç¼ºå¤±ã€‚æ¯”å¦‚é“¾è¡¨èŠ‚ç‚¹æŒ‰é¡ºåºæ˜¯ Aã€B å’Œ Cï¼Œç¬¬ä¸€æ¬¡è®¿é—®æ—¶ï¼ŒæŒ‰ç…§ A B C çš„é¡ºåºå‡ºç°ç¼“å­˜ç¼ºå¤±ï¼Œè¿™äº›ç¼ºå¤±è¢«è®°å½•åœ¨å†å²å½“ä¸­ï¼›æœªæ¥å¦‚æœå†æ¬¡è®¿é—® Aï¼Œé¢„å–å™¨åœ¨å†å²ä¸­æ‰¾åˆ° A çš„ä½ç½®ï¼Œå‘ç°å…¶åçš„ç¼“å­˜ç¼ºå¤±ä¸º B å’Œ Cï¼Œé‚£å°±å¯¹å®ƒä»¬è¿›è¡Œé¢„å–ã€‚å°±å¥½åƒé¢„å–å™¨è‡ªå·±å­˜äº†ä¸€ä»½é“¾è¡¨ï¼Œæå‰å»æŸ¥åç»§çš„èŠ‚ç‚¹ï¼Œä¹Ÿå¯ä»¥è¯´æ˜¯ Record and Replay æ€æƒ³çš„å®è·µã€‚

ä¸€ç§ Temporal Prefetch çš„å®ç°æ˜¯ Sampled Temporal Memory Streaming (STMS)ã€‚å®ƒçš„æ€è·¯æ˜¯ï¼Œæ—¢ç„¶è¦å­˜å†å²ï¼Œå°±æŠŠæœ€è¿‘è‹¥å¹²æ¬¡ Cache Miss çš„åœ°å€ç”¨ä¸€ä¸ªç¯å½¢æ•°ç»„éƒ½å­˜ä¸‹æ¥ï¼Œç„¶åä¸ºäº†åœ¨ç¼“å­˜ç¼ºå¤±æ—¶å¿«é€Ÿå®šä½åœ°å€åœ¨å†å²ä¸­çš„ä½ç½®ï¼Œæ„å»ºä¸€ä¸ªç±»ä¼¼å“ˆå¸Œè¡¨çš„ç»“æ„ï¼Œè®°å½•å„å†…å­˜åœ°å€æœ€è¿‘ä¸€æ¬¡å‡ºç°åœ¨å†å²æ•°ç»„ä¸­çš„ä½ç½®ã€‚è®¿å­˜æ—¶æŸ¥è¯¢å“ˆå¸Œè¡¨ï¼Œå¦‚æœå‘½ä¸­äº†ï¼Œå°±ä»å†å²æ•°ç»„ä¸­å–å‡ºåç»­çš„ç¼“å­˜ç¼ºå¤±çš„åœ°å€æ¥é¢„å–ã€‚

ARM å…¬ç‰ˆæ ¸ä» Cortex-A78/Cortex-X1/Neoverse-V1 å¼€å§‹å¼•å…¥çš„ Correlated Miss Caching (CMC) é¢„å–å™¨å°±æ˜¯ä¸€ç§ Temporal Prefetcherï¼Œå®ƒå¯ä»¥æ˜æ˜¾é™ä½ pointer chasing çš„å»¶è¿Ÿï¼Œæ­¤æ—¶å†ç”¨éšæœº pointer chasing æµ‹å‡ºæ¥çš„ç¼“å­˜å®¹é‡å’Œå»¶è¿Ÿå¯èƒ½å°±ä¸å‡†äº†ã€‚æ²¡æœ‰é…å¤‡ CMC Prefetcher çš„ ARM å…¬ç‰ˆæ ¸ï¼Œå½“ footprint è¶…å‡º L2 æ—¶ï¼Œéšæœº pointer chasing æµ‹è¯•å¯ä»¥è§‚å¯Ÿåˆ°æ˜æ˜¾çš„å»¶è¿Ÿä¸Šå‡ï¼Œè€Œé…å¤‡äº† CMC Prefetcher åï¼Œfootprint éœ€è¦åˆ°æ¥è¿‘ L3 æ‰èƒ½çœ‹åˆ°æ˜æ˜¾çš„å»¶è¿Ÿä¸Šå‡ã€‚

åœ¨ Golden Cove ä¸Šè¿›è¡Œæµ‹è¯•ï¼Œå®ƒçš„ L1 DCache å¤§å°æ˜¯ 48KBï¼Œå¦‚æœç”¨éšæœºçš„ pointer chasing æ–¹å¼è®¿å­˜ï¼Œå¯ä»¥è§‚å¯Ÿåˆ°åœ¨ 48KB ä¹‹å†…æ˜¯ 5 cycle latencyï¼Œåœ¨ L2 Cache èŒƒå›´å†…æ˜¯ 16 cycle latencyã€‚ä½†å¦‚æœæŠŠ pointer chasing çš„è®¿å­˜æ¨¡å¼æ”¹æˆæ¯”è¾ƒæœ‰è§„å¾‹çš„æ¨¡å¼ï¼Œæ¯”å¦‚æŒ‰ 64Bã€128Bã€192Bã€256B ç›´è‡³ 512B çš„è·³æ­¥è¿›è¡Œï¼Œå¯ä»¥è§‚å¯Ÿåˆ°ï¼Œå³ä½¿è¶…è¿‡äº† L1 DCache çš„å®¹é‡ï¼Œè¿˜æ˜¯å¯ä»¥åšåˆ°å¤§çº¦ 5-8 cycle çš„ latencyã€‚è¿™å°±æ˜¯ L1 Prefetcher åœ¨èµ·ä½œç”¨ã€‚

å¦‚æœæˆ‘ä»¬é€šè¿‡ `wrmsr -p 0 0x1a4 0x8` æŠŠ `DCU_IP_PREFETCHER_DISABLE` è®¾ä¸º 1ï¼Œå…³é—­ L1 data cache IP prefetcherï¼Œå†åœ¨ 0 å·æ ¸å¿ƒä¸Šé‡æ–°è·‘ä¸Šé¢çš„æµ‹è¯•ï¼Œå°±å¯ä»¥çœ‹åˆ° L2 Cache çš„èŒƒå›´å†…çš„æ€§èƒ½é€€åŒ–åˆ°äº† 16 Cycleï¼Œå’Œéšæœº pointer chasing ä¸€æ ·ã€‚å…³é—­å…¶ä»–çš„ prefetcher åˆ™æ²¡æœ‰è¿™ä¸ªç°è±¡ï¼Œè¯´æ˜æ­£æ˜¯ L1 data cache IP prefetcher å®ç°äº†é’ˆå¯¹ L1 çš„ Stride Prefetcherã€‚

## ç¼“å­˜/å†…å­˜ä»¿çœŸæ¨¡å‹

æœ€ååˆ—ä¸¾ä¸€ä¸‹ç§‘ç ”é‡Œå¸¸ç”¨çš„ä¸€äº›ç¼“å­˜/å†…å­˜ä»¿çœŸæ¨¡å‹ï¼š

- DRAMSim2: [è®ºæ–‡ DRAMSim2: A Cycle Accurate Memory System Simulator](https://user.eng.umd.edu/~blj/papers/cal10-1.pdf) [ä»£ç ](https://github.com/umd-memsys/DRAMSim2)
- DRAMsim3: [è®ºæ–‡ DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator](https://ieeexplore.ieee.org/document/8999595) [ä»£ç ](https://github.com/umd-memsys/DRAMsim3)
- DRAMSys4.0ï¼š[è®ºæ–‡ DRAMSys4.0: A Fast and Cycle-Accurate SystemC/TLM-Based DRAM Simulator](https://link.springer.com/chapter/10.1007/978-3-030-60939-9_8) [4.0 ä»£ç ](https://github.com/tukl-msd/DRAMSys/releases/tag/v4.0) [5.0 ä»£ç ](https://github.com/tukl-msd/DRAMSys/releases/tag/v5.0)
- CACTI: [è®ºæ–‡ CACTI 2.0: An Integrated Cache Timing and Power Model](https://www.hpl.hp.com/research/cacti/cacti2.pdf) [ä»£ç ](https://github.com/HewlettPackard/cacti)
- McPAT: [è®ºæ–‡ McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures](https://ieeexplore.ieee.org/document/5375438) [ä»£ç ](https://github.com/HewlettPackard/mcpat)
- Ramulator: [è®ºæ–‡ Ramulator: A Fast and Extensible DRAM Simulator](https://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf) [ä»£ç ](https://github.com/CMU-SAFARI/ramulator)
