#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1556086b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1556089b0 .scope module, "mac_tb_48bit" "mac_tb_48bit" 3 6;
 .timescale -9 -12;
v0x600001858bd0_0 .net "accumulator", 19 0, v0x600001858000_0;  1 drivers
v0x600001858c60_0 .var "clk_in", 0 0;
v0x600001858cf0_0 .var "left_pixel", 47 0;
v0x600001858d80_0 .var "right_pixel", 47 0;
v0x600001858e10_0 .var "rst_in", 0 0;
v0x600001858ea0_0 .var "valid_in", 0 0;
S_0x155604830 .scope module, "uut" "mac_engine_48bit" 3 14, 4 4 0, S_0x1556089b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 48 "left_row";
    .port_info 3 /INPUT 48 "right_row";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "accumulator";
    .port_info 6 /OUTPUT 1 "valid_out";
v0x600001858000_0 .var "accumulator", 19 0;
v0x600001858090_0 .var "calculating", 0 0;
v0x600001858120_0 .net "clk_in", 0 0, v0x600001858c60_0;  1 drivers
v0x6000018581b0_0 .net "left_row", 47 0, v0x600001858cf0_0;  1 drivers
v0x600001858240_0 .var "mac_counter", 2 0;
v0x6000018582d0_0 .var "pixel_0_diff", 7 0;
v0x600001858360_0 .var "pixel_0_squared", 15 0;
v0x6000018583f0_0 .var "pixel_1_diff", 7 0;
v0x600001858480_0 .var "pixel_1_squared", 15 0;
v0x600001858510_0 .var "pixel_2_diff", 7 0;
v0x6000018585a0_0 .var "pixel_2_squared", 15 0;
v0x600001858630_0 .var "pixel_3_diff", 7 0;
v0x6000018586c0_0 .var "pixel_3_squared", 15 0;
v0x600001858750_0 .var "pixel_4_diff", 7 0;
v0x6000018587e0_0 .var "pixel_4_squared", 15 0;
v0x600001858870_0 .var "pixel_5_diff", 7 0;
v0x600001858900_0 .var "pixel_5_squared", 15 0;
v0x600001858990_0 .net "right_row", 47 0, v0x600001858d80_0;  1 drivers
v0x600001858a20_0 .net "rst_in", 0 0, v0x600001858e10_0;  1 drivers
v0x600001858ab0_0 .net "valid_in", 0 0, v0x600001858ea0_0;  1 drivers
v0x600001858b40_0 .var "valid_out", 0 0;
E_0x600003f5da00 .event posedge, v0x600001858120_0;
    .scope S_0x155604830;
T_0 ;
    %wait E_0x600003f5da00;
    %load/vec4 v0x600001858a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001858240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001858b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001858ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 40, 7;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 40, 7;
    %sub;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 40, 7;
    %sub;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x6000018582d0_0, 0;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 32, 7;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 32, 7;
    %sub;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 32, 7;
    %sub;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x6000018583f0_0, 0;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 24, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 24, 6;
    %sub;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 24, 6;
    %sub;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x600001858510_0, 0;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 16, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 16, 6;
    %sub;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 16, 6;
    %sub;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x600001858630_0, 0;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 8, 5;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 8, 5;
    %sub;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 8, 5;
    %sub;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x600001858750_0, 0;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 0, 2;
    %sub;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0x600001858990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000018581b0_0;
    %parti/s 8, 0, 2;
    %sub;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0x600001858870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001858240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001858090_0, 0;
T_0.2 ;
    %load/vec4 v0x6000018582d0_0;
    %pad/u 16;
    %load/vec4 v0x6000018582d0_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x600001858360_0, 0;
    %load/vec4 v0x6000018583f0_0;
    %pad/u 16;
    %load/vec4 v0x6000018583f0_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x600001858480_0, 0;
    %load/vec4 v0x600001858510_0;
    %pad/u 16;
    %load/vec4 v0x600001858510_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x6000018585a0_0, 0;
    %load/vec4 v0x600001858630_0;
    %pad/u 16;
    %load/vec4 v0x600001858630_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x6000018586c0_0, 0;
    %load/vec4 v0x600001858750_0;
    %pad/u 16;
    %load/vec4 v0x600001858750_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x6000018587e0_0, 0;
    %load/vec4 v0x600001858870_0;
    %pad/u 16;
    %load/vec4 v0x600001858870_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x600001858900_0, 0;
    %load/vec4 v0x600001858360_0;
    %pad/u 20;
    %load/vec4 v0x600001858480_0;
    %pad/u 20;
    %add;
    %load/vec4 v0x6000018585a0_0;
    %pad/u 20;
    %load/vec4 v0x6000018586c0_0;
    %pad/u 20;
    %add;
    %add;
    %load/vec4 v0x6000018587e0_0;
    %pad/u 20;
    %load/vec4 v0x600001858900_0;
    %pad/u 20;
    %add;
    %add;
    %assign/vec4 v0x600001858000_0, 0;
    %load/vec4 v0x600001858240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v0x600001858090_0;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001858b40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001858240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001858090_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x600001858090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %load/vec4 v0x600001858240_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600001858240_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001858b40_0, 0;
T_0.20 ;
T_0.17 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1556089b0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x600001858c60_0;
    %nor/r;
    %store/vec4 v0x600001858c60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1556089b0;
T_2 ;
    %vpi_call/w 3 26 "$dumpfile", "mac_48.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1556089b0 {0 0 0};
    %vpi_call/w 3 28 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %pushi/vec4 3368601800, 0, 33;
    %concati/vec4 25700, 0, 15;
    %store/vec4 v0x600001858cf0_0, 0, 48;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600001858d80_0, 0, 48;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858ea0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858ea0_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600001858cf0_0, 0, 48;
    %pushi/vec4 3368601800, 0, 33;
    %concati/vec4 25700, 0, 15;
    %store/vec4 v0x600001858d80_0, 0, 48;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858ea0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858ea0_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600001858cf0_0, 0, 48;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0x600001858d80_0, 0, 48;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858ea0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858ea0_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001858e10_0, 0, 1;
    %vpi_call/w 3 77 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/mac_tb_48bit.sv";
    "hdl/mac_engine_48bit.sv";
