Analysis & Synthesis report for tanks_test1
Fri May  3 11:36:24 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|state
 12. State Machine - |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Vstate
 13. State Machine - |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Hstate
 14. State Machine - |tanks_test1|joystick:ijoy|state
 15. State Machine - |tanks_test1|joystick:ijoy|A2D_intf:iADC|state
 16. State Machine - |tanks_test1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000
 17. State Machine - |tanks_test1|bootloader:iboot|tx_state
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Registers Added for RAM Pass-Through Logic
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for joystick:ijoy
 28. Source assignments for sld_signaltap:auto_signaltap_0
 29. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0|altsyncram_kge1:auto_generated
 30. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0|altsyncram_7ne1:auto_generated
 31. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0|altsyncram_1oe1:auto_generated
 32. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated
 33. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0|altsyncram_qme1:auto_generated
 34. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0|altsyncram_sne1:auto_generated
 35. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0|altsyncram_ige1:auto_generated
 36. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0|altsyncram_5je1:auto_generated
 37. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0|altsyncram_fte1:auto_generated
 38. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0|altsyncram_63f1:auto_generated
 39. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0|altsyncram_h2f1:auto_generated
 40. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0|altsyncram_1te1:auto_generated
 41. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0|altsyncram_rif1:auto_generated
 42. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0|altsyncram_ejf1:auto_generated
 43. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0|altsyncram_1gf1:auto_generated
 44. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0|altsyncram_fgf1:auto_generated
 45. Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0|altsyncram_vpe1:auto_generated
 46. Source assignments for BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0|altsyncram_ofn1:auto_generated
 47. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_juu1:auto_generated
 48. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_v0v1:auto_generated
 49. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_3tu1:auto_generated
 50. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_jsu1:auto_generated
 51. Source assignments for cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_40s1:auto_generated
 52. Source assignments for cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0|altsyncram_36k1:auto_generated
 53. Parameter Settings for User Entity Instance: pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i
 54. Parameter Settings for User Entity Instance: bootloader:iboot|circular_queue:iCPUQueue
 55. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0
 56. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1
 57. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2
 58. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3
 59. Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch
 60. Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch
 61. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 62. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0
 63. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0
 64. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0
 65. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0
 66. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0
 67. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0
 68. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0
 69. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0
 70. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0
 71. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0
 72. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0
 73. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0
 74. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0
 75. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0
 76. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0
 77. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0
 78. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0
 79. Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0
 80. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0
 81. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0
 82. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0
 83. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0
 84. Parameter Settings for Inferred Entity Instance: cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0
 85. Parameter Settings for Inferred Entity Instance: cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0
 86. altsyncram Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "BMP_display:IBMP|PlaceBMP:comb_28"
 88. Port Connectivity Checks: "BMP_display:IBMP|VGA_timing:iVGATM"
 89. Port Connectivity Checks: "BMP_display:IBMP"
 90. Port Connectivity Checks: "interface_to_secondary_FPGA:iGame|UART:iUART"
 91. Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI"
 92. Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC"
 93. Port Connectivity Checks: "cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg"
 94. Port Connectivity Checks: "cpu:iCPU|decode:iDecode|rf:iRF"
 95. Port Connectivity Checks: "cpu:iCPU"
 96. Port Connectivity Checks: "bootloader:iboot|circular_queue:iCPUQueue"
 97. Port Connectivity Checks: "bootloader:iboot"
 98. Port Connectivity Checks: "reset_synch:idebug"
 99. Signal Tap Logic Analyzer Settings
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Connections to In-System Debugging Instance "auto_signaltap_0"
103. Analysis & Synthesis Messages
104. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May  3 11:36:24 2024          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; tanks_test1                                    ;
; Top-level Entity Name           ; tanks_test1                                    ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 4449                                           ;
; Total pins                      ; 222                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,805,784                                      ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; tanks_test1        ; tanks_test1        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; CPU/wb.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/wb.sv                                                          ;             ;
; CPU/rf.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/rf.sv                                                          ;             ;
; CPU/MEMWBpipelineReg.sv                                            ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/MEMWBpipelineReg.sv                                            ;             ;
; CPU/memory.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/memory.sv                                                      ;             ;
; CPU/IFIDpipelineReg.sv                                             ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/IFIDpipelineReg.sv                                             ;             ;
; CPU/IDEXpipelineReg.sv                                             ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/IDEXpipelineReg.sv                                             ;             ;
; CPU/HazardDetection.sv                                             ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv                                             ;             ;
; CPU/forwardToMEM.sv                                                ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/forwardToMEM.sv                                                ;             ;
; CPU/forwardToEX.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/forwardToEX.sv                                                 ;             ;
; CPU/forwardToD.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/forwardToD.sv                                                  ;             ;
; CPU/fetch.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv                                                       ;             ;
; CPU/extension_unit.sv                                              ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/extension_unit.sv                                              ;             ;
; CPU/EXMEMpipelineReg.sv                                            ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/EXMEMpipelineReg.sv                                            ;             ;
; CPU/execute.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/execute.sv                                                     ;             ;
; CPU/dmem8.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv                                                       ;             ;
; CPU/decode.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/decode.sv                                                      ;             ;
; CPU/cpu.sv                                                         ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv                                                         ;             ;
; CPU/control_unit.sv                                                ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv                                                ;             ;
; CPU/common_def.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/common_def.sv                                                  ;             ;
; CPU/CheckForLoadToUse.sv                                           ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/CheckForLoadToUse.sv                                           ;             ;
; CPU/CheckForControlToUse.sv                                        ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/CheckForControlToUse.sv                                        ;             ;
; CPU/BTB_and_PC.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/BTB_and_PC.sv                                                  ;             ;
; CPU/branch_unit.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/branch_unit.sv                                                 ;             ;
; CPU/ALU.sv                                                         ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/CPU/ALU.sv                                                         ;             ;
; Peripherals/JOY2/game_holder.sv                                    ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv                                    ;             ;
; images_out/BMP_ROM_TankGunW.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v                                      ;             ;
; images_out/BMP_ROM_TankGunSW.v                                     ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v                                     ;             ;
; images_out/BMP_ROM_TankGunSE.v                                     ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v                                     ;             ;
; images_out/BMP_ROM_TankGunS.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v                                      ;             ;
; images_out/BMP_ROM_TankGunNW.v                                     ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v                                     ;             ;
; images_out/BMP_ROM_TankGunNE.v                                     ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v                                     ;             ;
; images_out/BMP_ROM_TankGunN.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v                                      ;             ;
; images_out/BMP_ROM_TankGunE.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v                                      ;             ;
; images_out/BMP_ROM_TankBaseWest.v                                  ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v                                  ;             ;
; images_out/BMP_ROM_TankBaseSouth.v                                 ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v                                 ;             ;
; images_out/BMP_ROM_TankBaseNorth.v                                 ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v                                 ;             ;
; images_out/BMP_ROM_TankBaseEast.v                                  ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v                                  ;             ;
; images_out/BMP_ROM_EnemyTankBaseWest.v                             ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v                             ;             ;
; images_out/BMP_ROM_EnemyTankBaseSouth.v                            ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v                            ;             ;
; images_out/BMP_ROM_EnemyTankBaseNorth.v                            ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v                            ;             ;
; images_out/BMP_ROM_EnemyTankBaseEast.v                             ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v                             ;             ;
; images_out/BMP_ROM_BulletW.v                                       ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v                                       ;             ;
; images_out/BMP_ROM_BulletSW.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v                                      ;             ;
; images_out/BMP_ROM_BulletSE.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v                                      ;             ;
; images_out/BMP_ROM_BulletS.v                                       ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v                                       ;             ;
; images_out/BMP_ROM_BulletNW.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v                                      ;             ;
; images_out/BMP_ROM_BulletNE.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v                                      ;             ;
; images_out/BMP_ROM_BulletN.v                                       ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v                                       ;             ;
; images_out/BMP_ROM_BulletE.v                                       ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v                                       ;             ;
; images_out/BMP_ROM_Brick-Block.v                                   ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v                                   ;             ;
; Peripherals/VGA/videoMem.sv                                        ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/videoMem.sv                                        ;             ;
; Peripherals/VGA/VGA_timing.sv                                      ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv                                      ;             ;
; Peripherals/VGA/PlaceBMP.sv                                        ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv                                        ;             ;
; Peripherals/VGA/BMP_display.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v                                      ;             ;
; Peripherals/Joystick/SPI_M.sv                                      ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/SPI_M.sv                                      ;             ;
; Peripherals/Joystick/joystick.sv                                   ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv                                   ;             ;
; Peripherals/Joystick/A2D_intf.sv                                   ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv                                   ;             ;
; Peripherals/Bootloader/UART_tx.sv                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv                                  ;             ;
; Peripherals/Bootloader/UART_rx.sv                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv                                  ;             ;
; Peripherals/Bootloader/UART.sv                                     ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv                                     ;             ;
; Peripherals/Bootloader/circular_queue.sv                           ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv                           ;             ;
; Peripherals/Bootloader/bootloader.sv                               ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv                               ;             ;
; Peripherals/SEG7/SEG7_LUT_6.v                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT_6.v                                      ;             ;
; Peripherals/SEG7/SEG7_LUT.v                                        ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT.v                                        ;             ;
; tanks_test1.v                                                      ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/tanks_test1.v                                                      ;             ;
; reset_synch.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Submission/MainFPGA/reset_synch.sv                                                     ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                            ; I:/win/554_git/Submission/MainFPGA/pll.v                                                              ; pll         ;
; pll/pll_0002.v                                                     ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v                                                     ; pll         ;
; images_out/tankbaseeast.hex                                        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankbaseeast.hex                                        ;             ;
; images_out/enemytankbaseeast.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/enemytankbaseeast.hex                                   ;             ;
; images_out/bulletnw.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bulletnw.hex                                            ;             ;
; images_out/tankgunse.hex                                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgunse.hex                                           ;             ;
; images_out/bulletse.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bulletse.hex                                            ;             ;
; images_out/brick_block.hex                                         ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/brick_block.hex                                         ;             ;
; images_out/tankgunsw.hex                                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgunsw.hex                                           ;             ;
; images_out/bulletne.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bulletne.hex                                            ;             ;
; images_out/tankgune.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgune.hex                                            ;             ;
; images_out/bullete.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bullete.hex                                             ;             ;
; images_out/tankgunw.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgunw.hex                                            ;             ;
; images_out/bulletw.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bulletw.hex                                             ;             ;
; images_out/enemytankbasewest.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/enemytankbasewest.hex                                   ;             ;
; images_out/tankgunn.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgunn.hex                                            ;             ;
; images_out/bullets.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bullets.hex                                             ;             ;
; images_out/tankgunne.hex                                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgunne.hex                                           ;             ;
; images_out/tankbasewest.hex                                        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankbasewest.hex                                        ;             ;
; images_out/tankgunnw.hex                                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankgunnw.hex                                           ;             ;
; images_out/bulletsw.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bulletsw.hex                                            ;             ;
; images_out/tankbasesouth.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankbasesouth.hex                                       ;             ;
; images_out/enemytankbasenorth.hex                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/enemytankbasenorth.hex                                  ;             ;
; images_out/enemytankbasesouth.hex                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/enemytankbasesouth.hex                                  ;             ;
; cpu/wiscv.hex                                                      ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/cpu/wiscv.hex                                                      ;             ;
; images_out/bulletn.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/bulletn.hex                                             ;             ;
; images_out/tankbasenorth.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankbasenorth.hex                                       ;             ;
; images_out/tankguns.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/win/554_git/Submission/MainFPGA/images_out/tankguns.hex                                            ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                  ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                ;             ;
; db/altsyncram_eb84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_eb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                     ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/cntr_09i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld7e99d469/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
; db/altsyncram_kge1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_kge1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif              ;             ;
; db/altsyncram_7ne1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_7ne1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif             ;             ;
; db/altsyncram_1oe1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_1oe1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif             ;             ;
; db/altsyncram_3ie1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_3ie1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif              ;             ;
; db/altsyncram_qme1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_qme1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif             ;             ;
; db/altsyncram_sne1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_sne1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif             ;             ;
; db/altsyncram_ige1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_ige1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif              ;             ;
; db/altsyncram_5je1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_5je1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif              ;             ;
; db/altsyncram_fte1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_fte1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif          ;             ;
; db/altsyncram_63f1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_63f1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif         ;             ;
; db/altsyncram_h2f1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_h2f1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif         ;             ;
; db/altsyncram_1te1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_1te1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif          ;             ;
; db/altsyncram_rif1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_rif1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif     ;             ;
; db/altsyncram_ejf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_ejf1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif     ;             ;
; db/altsyncram_1gf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_1gf1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif     ;             ;
; db/altsyncram_fgf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_fgf1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif     ;             ;
; db/altsyncram_vpe1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_vpe1.tdf                                             ;             ;
; db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif           ;             ;
; db/altsyncram_ofn1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_ofn1.tdf                                             ;             ;
; db/decode_3na.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/decode_3na.tdf                                                  ;             ;
; db/mux_hhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/mux_hhb.tdf                                                     ;             ;
; db/altsyncram_juu1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_juu1.tdf                                             ;             ;
; db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif                         ;             ;
; db/altsyncram_v0v1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_v0v1.tdf                                             ;             ;
; db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif                         ;             ;
; db/altsyncram_3tu1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_3tu1.tdf                                             ;             ;
; db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif                         ;             ;
; db/altsyncram_jsu1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_jsu1.tdf                                             ;             ;
; db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif                           ;             ;
; db/altsyncram_40s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_40s1.tdf                                             ;             ;
; db/tanks_test1.ram0_fetch_6891918.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif                          ;             ;
; db/altsyncram_36k1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_36k1.tdf                                             ;             ;
; images_out/brick-block.hex                                         ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; images_out/brick-block.hex                                                                            ;             ;
; db/altsyncram_s6q1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Submission/MainFPGA/db/altsyncram_s6q1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4028                                                              ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 4890                                                              ;
;     -- 7 input functions                    ; 391                                                               ;
;     -- 6 input functions                    ; 1784                                                              ;
;     -- 5 input functions                    ; 609                                                               ;
;     -- 4 input functions                    ; 1017                                                              ;
;     -- <=3 input functions                  ; 1089                                                              ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 4449                                                              ;
;                                             ;                                                                   ;
; I/O pins                                    ; 222                                                               ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 2805784                                                           ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 1                                                                 ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 2                                                                 ;
;     -- PLLs                                 ; 2                                                                 ;
;                                             ;                                                                   ;
; Maximum fan-out node                        ; pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4522                                                              ;
; Total fan-out                               ; 51516                                                             ;
; Average fan-out                             ; 4.99                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |tanks_test1                                                                                                                            ; 4890 (77)           ; 4449 (0)                  ; 2805784           ; 1          ; 222  ; 0            ; |tanks_test1                                                                                                                                                                                                                                                                                                                                            ; tanks_test1                       ; work         ;
;    |BMP_display:IBMP|                                                                                                                   ; 998 (0)             ; 221 (0)                   ; 2261400           ; 1          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP                                                                                                                                                                                                                                                                                                                           ; BMP_display                       ; work         ;
;       |PlaceBMP:comb_28|                                                                                                                ; 753 (308)           ; 156 (108)                 ; 418200            ; 1          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28                                                                                                                                                                                                                                                                                                          ; PlaceBMP                          ; work         ;
;          |BMP_ROM_Brick_Block:iROM0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0                                                                                                                                                                                                                                                                                ; BMP_ROM_Brick_Block               ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_vpe1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0|altsyncram_vpe1:auto_generated                                                                                                                                                                                                                            ; altsyncram_vpe1                   ; work         ;
;          |BMP_ROM_BulletE:iROM1|                                                                                                        ; 61 (61)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1                                                                                                                                                                                                                                                                                    ; BMP_ROM_BulletE                   ; work         ;
;          |BMP_ROM_BulletN:iROM2|                                                                                                        ; 28 (28)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2                                                                                                                                                                                                                                                                                    ; BMP_ROM_BulletN                   ; work         ;
;          |BMP_ROM_BulletNE:iROM3|                                                                                                       ; 72 (72)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3                                                                                                                                                                                                                                                                                   ; BMP_ROM_BulletNE                  ; work         ;
;          |BMP_ROM_BulletNW:iROM4|                                                                                                       ; 69 (69)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4                                                                                                                                                                                                                                                                                   ; BMP_ROM_BulletNW                  ; work         ;
;          |BMP_ROM_BulletS:iROM5|                                                                                                        ; 28 (28)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5                                                                                                                                                                                                                                                                                    ; BMP_ROM_BulletS                   ; work         ;
;          |BMP_ROM_BulletSE:iROM6|                                                                                                       ; 64 (64)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6                                                                                                                                                                                                                                                                                   ; BMP_ROM_BulletSE                  ; work         ;
;          |BMP_ROM_BulletSW:iROM7|                                                                                                       ; 65 (65)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7                                                                                                                                                                                                                                                                                   ; BMP_ROM_BulletSW                  ; work         ;
;          |BMP_ROM_BulletW:iROM8|                                                                                                        ; 58 (58)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8                                                                                                                                                                                                                                                                                    ; BMP_ROM_BulletW                   ; work         ;
;          |BMP_ROM_EnemyTankBaseEast:iROM18|                                                                                             ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18                                                                                                                                                                                                                                                                         ; BMP_ROM_EnemyTankBaseEast         ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_fgf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0|altsyncram_fgf1:auto_generated                                                                                                                                                                                                                     ; altsyncram_fgf1                   ; work         ;
;          |BMP_ROM_EnemyTankBaseNorth:iROM19|                                                                                            ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19                                                                                                                                                                                                                                                                        ; BMP_ROM_EnemyTankBaseNorth        ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_1gf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0|altsyncram_1gf1:auto_generated                                                                                                                                                                                                                    ; altsyncram_1gf1                   ; work         ;
;          |BMP_ROM_EnemyTankBaseSouth:iROM20|                                                                                            ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20                                                                                                                                                                                                                                                                        ; BMP_ROM_EnemyTankBaseSouth        ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_ejf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0|altsyncram_ejf1:auto_generated                                                                                                                                                                                                                    ; altsyncram_ejf1                   ; work         ;
;          |BMP_ROM_EnemyTankBaseWest:iROM21|                                                                                             ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21                                                                                                                                                                                                                                                                         ; BMP_ROM_EnemyTankBaseWest         ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_rif1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0|altsyncram_rif1:auto_generated                                                                                                                                                                                                                     ; altsyncram_rif1                   ; work         ;
;          |BMP_ROM_TankBaseEast:iROM30|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30                                                                                                                                                                                                                                                                              ; BMP_ROM_TankBaseEast              ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_1te1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0|altsyncram_1te1:auto_generated                                                                                                                                                                                                                          ; altsyncram_1te1                   ; work         ;
;          |BMP_ROM_TankBaseNorth:iROM31|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31                                                                                                                                                                                                                                                                             ; BMP_ROM_TankBaseNorth             ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_h2f1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0|altsyncram_h2f1:auto_generated                                                                                                                                                                                                                         ; altsyncram_h2f1                   ; work         ;
;          |BMP_ROM_TankBaseSouth:iROM32|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32                                                                                                                                                                                                                                                                             ; BMP_ROM_TankBaseSouth             ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_63f1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0|altsyncram_63f1:auto_generated                                                                                                                                                                                                                         ; altsyncram_63f1                   ; work         ;
;          |BMP_ROM_TankBaseWest:iROM33|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33                                                                                                                                                                                                                                                                              ; BMP_ROM_TankBaseWest              ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_fte1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0|altsyncram_fte1:auto_generated                                                                                                                                                                                                                          ; altsyncram_fte1                   ; work         ;
;          |BMP_ROM_TankGunE:iROM34|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34                                                                                                                                                                                                                                                                                  ; BMP_ROM_TankGunE                  ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_5je1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0|altsyncram_5je1:auto_generated                                                                                                                                                                                                                              ; altsyncram_5je1                   ; work         ;
;          |BMP_ROM_TankGunN:iROM35|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35                                                                                                                                                                                                                                                                                  ; BMP_ROM_TankGunN                  ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_ige1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0|altsyncram_ige1:auto_generated                                                                                                                                                                                                                              ; altsyncram_ige1                   ; work         ;
;          |BMP_ROM_TankGunNE:iROM36|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36                                                                                                                                                                                                                                                                                 ; BMP_ROM_TankGunNE                 ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_sne1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0|altsyncram_sne1:auto_generated                                                                                                                                                                                                                             ; altsyncram_sne1                   ; work         ;
;          |BMP_ROM_TankGunNW:iROM37|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37                                                                                                                                                                                                                                                                                 ; BMP_ROM_TankGunNW                 ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_qme1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0|altsyncram_qme1:auto_generated                                                                                                                                                                                                                             ; altsyncram_qme1                   ; work         ;
;          |BMP_ROM_TankGunS:iROM38|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38                                                                                                                                                                                                                                                                                  ; BMP_ROM_TankGunS                  ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_3ie1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated                                                                                                                                                                                                                              ; altsyncram_3ie1                   ; work         ;
;          |BMP_ROM_TankGunSE:iROM39|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39                                                                                                                                                                                                                                                                                 ; BMP_ROM_TankGunSE                 ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_1oe1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0|altsyncram_1oe1:auto_generated                                                                                                                                                                                                                             ; altsyncram_1oe1                   ; work         ;
;          |BMP_ROM_TankGunSW:iROM40|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40                                                                                                                                                                                                                                                                                 ; BMP_ROM_TankGunSW                 ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_7ne1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0|altsyncram_7ne1:auto_generated                                                                                                                                                                                                                             ; altsyncram_7ne1                   ; work         ;
;          |BMP_ROM_TankGunW:iROM41|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41                                                                                                                                                                                                                                                                                  ; BMP_ROM_TankGunW                  ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_kge1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24600             ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0|altsyncram_kge1:auto_generated                                                                                                                                                                                                                              ; altsyncram_kge1                   ; work         ;
;       |VGA_timing:iVGATM|                                                                                                               ; 91 (91)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM                                                                                                                                                                                                                                                                                                         ; VGA_timing                        ; work         ;
;       |videoMem:comb_3|                                                                                                                 ; 154 (0)             ; 6 (0)                     ; 1843200           ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|videoMem:comb_3                                                                                                                                                                                                                                                                                                           ; videoMem                          ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 154 (0)             ; 6 (0)                     ; 1843200           ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_ofn1:auto_generated|                                                                                            ; 154 (0)             ; 6 (6)                     ; 1843200           ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0|altsyncram_ofn1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_ofn1                   ; work         ;
;                |decode_3na:decode2|                                                                                                     ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0|altsyncram_ofn1:auto_generated|decode_3na:decode2                                                                                                                                                                                                                                    ; decode_3na                        ; work         ;
;                |mux_hhb:mux3|                                                                                                           ; 84 (84)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0|altsyncram_ofn1:auto_generated|mux_hhb:mux3                                                                                                                                                                                                                                          ; mux_hhb                           ; work         ;
;    |SEG7_LUT_6:iseg|                                                                                                                    ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg                                                                                                                                                                                                                                                                                                                            ; SEG7_LUT_6                        ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|SEG7_LUT_6:iseg|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;    |bootloader:iboot|                                                                                                                   ; 232 (42)            ; 425 (98)                  ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|bootloader:iboot                                                                                                                                                                                                                                                                                                                           ; bootloader                        ; work         ;
;       |UART:iUART|                                                                                                                      ; 95 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|bootloader:iboot|UART:iUART                                                                                                                                                                                                                                                                                                                ; UART                              ; work         ;
;          |UART_rx:iRX|                                                                                                                  ; 46 (46)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX                                                                                                                                                                                                                                                                                                    ; UART_rx                           ; work         ;
;          |UART_tx:iTX|                                                                                                                  ; 49 (49)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX                                                                                                                                                                                                                                                                                                    ; UART_tx                           ; work         ;
;       |circular_queue:iCPUQueue|                                                                                                        ; 95 (95)             ; 268 (268)                 ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|bootloader:iboot|circular_queue:iCPUQueue                                                                                                                                                                                                                                                                                                  ; circular_queue                    ; work         ;
;    |cpu:iCPU|                                                                                                                           ; 3057 (93)           ; 3130 (0)                  ; 542720            ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU                                                                                                                                                                                                                                                                                                                                   ; cpu                               ; work         ;
;       |EXMEMpipelineReg:iEXMEM_pipeline_reg|                                                                                            ; 26 (26)             ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg                                                                                                                                                                                                                                                                                              ; EXMEMpipelineReg                  ; work         ;
;       |HazardDetection:iHazardDetect|                                                                                                   ; 36 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|HazardDetection:iHazardDetect                                                                                                                                                                                                                                                                                                     ; HazardDetection                   ; work         ;
;          |CheckForControlToUse:check_for_alu_op_to_branch|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch                                                                                                                                                                                                                                                     ; CheckForControlToUse              ; work         ;
;          |CheckForControlToUse:check_for_load_to_branch|                                                                                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch                                                                                                                                                                                                                                                       ; CheckForControlToUse              ; work         ;
;          |CheckForLoadToUse:check_for_load_to_use|                                                                                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|HazardDetection:iHazardDetect|CheckForLoadToUse:check_for_load_to_use                                                                                                                                                                                                                                                             ; CheckForLoadToUse                 ; work         ;
;       |IDEXpipelineReg:iIDEX_pipeline_reg|                                                                                              ; 0 (0)               ; 165 (165)                 ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg                                                                                                                                                                                                                                                                                                ; IDEXpipelineReg                   ; work         ;
;       |IFIDpipelineReg:iIFID_pipeline_reg|                                                                                              ; 5 (5)               ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg                                                                                                                                                                                                                                                                                                ; IFIDpipelineReg                   ; work         ;
;       |MEMWBpipelineReg:iMEMWB_pipeline_reg|                                                                                            ; 7 (7)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg                                                                                                                                                                                                                                                                                              ; MEMWBpipelineReg                  ; work         ;
;       |decode:iDecode|                                                                                                                  ; 1053 (0)            ; 2048 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|decode:iDecode                                                                                                                                                                                                                                                                                                                    ; decode                            ; work         ;
;          |branch_unit:iBU|                                                                                                              ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|decode:iDecode|branch_unit:iBU                                                                                                                                                                                                                                                                                                    ; branch_unit                       ; work         ;
;          |control_unit:iControl_Unit|                                                                                                   ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|decode:iDecode|control_unit:iControl_Unit                                                                                                                                                                                                                                                                                         ; control_unit                      ; work         ;
;          |extension_unit:iEU|                                                                                                           ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|decode:iDecode|extension_unit:iEU                                                                                                                                                                                                                                                                                                 ; extension_unit                    ; work         ;
;          |rf:iRF|                                                                                                                       ; 856 (856)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF                                                                                                                                                                                                                                                                                                             ; rf                                ; work         ;
;       |execute:iExecute|                                                                                                                ; 488 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|execute:iExecute                                                                                                                                                                                                                                                                                                                  ; execute                           ; work         ;
;          |ALU:iALU|                                                                                                                     ; 363 (363)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU                                                                                                                                                                                                                                                                                                         ; ALU                               ; work         ;
;       |fetch:iFetch|                                                                                                                    ; 1077 (32)           ; 668 (0)                   ; 280576            ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|fetch:iFetch                                                                                                                                                                                                                                                                                                                      ; fetch                             ; work         ;
;          |BTB_and_PC:btb_pc|                                                                                                            ; 1045 (1045)         ; 668 (668)                 ; 18432             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc                                                                                                                                                                                                                                                                                                    ; BTB_and_PC                        ; work         ;
;             |altsyncram:branch_reg_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_36k1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0|altsyncram_36k1:auto_generated                                                                                                                                                                                                                                         ; altsyncram_36k1                   ; work         ;
;          |altsyncram:instr_mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_40s1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_40s1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_40s1                   ; work         ;
;       |forwardToD:iForwardToD|                                                                                                          ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|forwardToD:iForwardToD                                                                                                                                                                                                                                                                                                            ; forwardToD                        ; work         ;
;       |forwardToEX:iForwardToEX|                                                                                                        ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|forwardToEX:iForwardToEX                                                                                                                                                                                                                                                                                                          ; forwardToEX                       ; work         ;
;       |forwardToMEM:iForwardToMEM|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|forwardToMEM:iForwardToMEM                                                                                                                                                                                                                                                                                                        ; forwardToMEM                      ; work         ;
;       |memory:iMemory|                                                                                                                  ; 89 (9)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory                                                                                                                                                                                                                                                                                                                    ; memory                            ; work         ;
;          |dmem8:iBNK0|                                                                                                                  ; 9 (9)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK0                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_jsu1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_jsu1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_jsu1                   ; work         ;
;          |dmem8:iBNK1|                                                                                                                  ; 11 (11)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK1                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_3tu1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_3tu1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_3tu1                   ; work         ;
;          |dmem8:iBNK2|                                                                                                                  ; 11 (11)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK2                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_v0v1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_v0v1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_v0v1                   ; work         ;
;          |dmem8:iBNK3|                                                                                                                  ; 49 (49)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK3                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_juu1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_juu1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_juu1                   ; work         ;
;       |wb:iWB|                                                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|cpu:iCPU|wb:iWB                                                                                                                                                                                                                                                                                                                            ; wb                                ; work         ;
;    |interface_to_secondary_FPGA:iGame|                                                                                                  ; 85 (4)              ; 70 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|interface_to_secondary_FPGA:iGame                                                                                                                                                                                                                                                                                                          ; interface_to_secondary_FPGA       ; work         ;
;       |UART:iUART|                                                                                                                      ; 81 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART                                                                                                                                                                                                                                                                                               ; UART                              ; work         ;
;          |UART_rx:iRX|                                                                                                                  ; 41 (41)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX                                                                                                                                                                                                                                                                                   ; UART_rx                           ; work         ;
;          |UART_tx:iTX|                                                                                                                  ; 40 (40)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX                                                                                                                                                                                                                                                                                   ; UART_tx                           ; work         ;
;    |joystick:ijoy|                                                                                                                      ; 87 (38)             ; 82 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|joystick:ijoy                                                                                                                                                                                                                                                                                                                              ; joystick                          ; work         ;
;       |A2D_intf:iADC|                                                                                                                   ; 49 (20)             ; 60 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|joystick:ijoy|A2D_intf:iADC                                                                                                                                                                                                                                                                                                                ; A2D_intf                          ; work         ;
;          |SPI_M:iSPI|                                                                                                                   ; 29 (29)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI                                                                                                                                                                                                                                                                                                     ; SPI_M                             ; work         ;
;    |pll:iPLL|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|pll:iPLL                                                                                                                                                                                                                                                                                                                                   ; pll                               ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|pll:iPLL|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                 ; pll_0002                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |reset_synch:idebug|                                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|reset_synch:idebug                                                                                                                                                                                                                                                                                                                         ; reset_synch                       ; work         ;
;    |reset_synch:irst|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|reset_synch:irst                                                                                                                                                                                                                                                                                                                           ; reset_synch                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 222 (2)             ; 427 (26)                  ; 1664              ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 220 (0)             ; 401 (0)                   ; 1664              ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 220 (67)            ; 401 (126)                 ; 1664              ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb84:auto_generated                                                                                                                                                 ; altsyncram_eb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 17 (1)              ; 81 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 13 (0)              ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 13 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u8i:auto_generated                                                             ; cntr_u8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |tanks_test1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------+
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0|altsyncram_vpe1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif       ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0|altsyncram_fgf1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0|altsyncram_1gf1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0|altsyncram_ejf1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0|altsyncram_rif1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0|altsyncram_1te1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif      ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0|altsyncram_h2f1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif     ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0|altsyncram_63f1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif     ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0|altsyncram_fte1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif      ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0|altsyncram_5je1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif          ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0|altsyncram_ige1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif          ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0|altsyncram_sne1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif         ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0|altsyncram_qme1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif         ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif          ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0|altsyncram_1oe1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif         ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0|altsyncram_7ne1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif         ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0|altsyncram_kge1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 4100         ; 6            ; --           ; --           ; 24600   ; db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif          ;
; BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0|altsyncram_ofn1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 307200       ; 6            ; 307200       ; 6            ; 1843200 ; None                                                           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0|altsyncram_36k1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 512          ; 36           ; 512          ; 36           ; 18432   ; None                                                           ;
; cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_40s1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; db/tanks_test1.ram0_fetch_6891918.hdl.mif                      ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_jsu1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif                       ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_3tu1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif                     ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_v0v1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif                     ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_juu1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664    ; None                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tanks_test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |tanks_test1|pll:iPLL                                                                                                                                                                                                                                                            ; pll.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|state                                                                        ;
+------------+------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.WRT2 ; state.WRT ; state.YRD2 ; state.YRD1 ; state.XRD2 ; state.XRD1 ; state.ADV2 ; state.ADV1 ; state.IDLE ; state.INIT ;
+------------+------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.INIT ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.IDLE ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.ADV1 ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.ADV2 ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.XRD1 ; 0          ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.XRD2 ; 0          ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.YRD1 ; 0          ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.YRD2 ; 0          ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.WRT  ; 0          ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.WRT2 ; 1          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Vstate       ;
+----------------+-------------+----------------+-------------+----------------+
; Name           ; Vstate.V_FP ; Vstate.V_FRAME ; Vstate.V_BP ; Vstate.V_SYNCH ;
+----------------+-------------+----------------+-------------+----------------+
; Vstate.V_SYNCH ; 0           ; 0              ; 0           ; 0              ;
; Vstate.V_BP    ; 0           ; 0              ; 1           ; 1              ;
; Vstate.V_FRAME ; 0           ; 1              ; 0           ; 1              ;
; Vstate.V_FP    ; 1           ; 0              ; 0           ; 1              ;
+----------------+-------------+----------------+-------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Hstate      ;
+----------------+-------------+---------------+-------------+----------------+
; Name           ; Hstate.H_FP ; Hstate.H_LINE ; Hstate.H_BP ; Hstate.H_SYNCH ;
+----------------+-------------+---------------+-------------+----------------+
; Hstate.H_SYNCH ; 0           ; 0             ; 0           ; 0              ;
; Hstate.H_BP    ; 0           ; 0             ; 1           ; 1              ;
; Hstate.H_LINE  ; 0           ; 1             ; 0           ; 1              ;
; Hstate.H_FP    ; 1           ; 0             ; 0           ; 1              ;
+----------------+-------------+---------------+-------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |tanks_test1|joystick:ijoy|state                              ;
+-----------+-----------+----------+----------+-----------+----------+----------+
; Name      ; state.PS2 ; state.Y2 ; state.X2 ; state.PS1 ; state.Y1 ; state.X1 ;
+-----------+-----------+----------+----------+-----------+----------+----------+
; state.X1  ; 0         ; 0        ; 0        ; 0         ; 0        ; 0        ;
; state.Y1  ; 0         ; 0        ; 0        ; 0         ; 1        ; 1        ;
; state.PS1 ; 0         ; 0        ; 0        ; 1         ; 0        ; 1        ;
; state.X2  ; 0         ; 0        ; 1        ; 0         ; 0        ; 1        ;
; state.Y2  ; 0         ; 1        ; 0        ; 0         ; 0        ; 1        ;
; state.PS2 ; 1         ; 0        ; 0        ; 0         ; 0        ; 1        ;
+-----------+-----------+----------+----------+-----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |tanks_test1|joystick:ijoy|A2D_intf:iADC|state   ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.CONV ; state.READ ; state.FIRST ; state.WAIT ;
+-------------+------------+------------+-------------+------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0          ;
; state.FIRST ; 0          ; 0          ; 1           ; 1          ;
; state.READ  ; 0          ; 1          ; 0           ; 1          ;
; state.CONV  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |tanks_test1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000 ;
+---------+---------+---------+---------+----------------------------------+
; Name    ; n000.S3 ; n000.S2 ; n000.S1 ; n000.S0                          ;
+---------+---------+---------+---------+----------------------------------+
; n000.S0 ; 0       ; 0       ; 0       ; 0                                ;
; n000.S1 ; 0       ; 0       ; 1       ; 1                                ;
; n000.S2 ; 0       ; 1       ; 0       ; 1                                ;
; n000.S3 ; 1       ; 0       ; 0       ; 1                                ;
+---------+---------+---------+---------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |tanks_test1|bootloader:iboot|tx_state             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; tx_state.STEADY ; tx_state.SEND ; tx_state.SPLIT ;
+-----------------+-----------------+---------------+----------------+
; tx_state.STEADY ; 0               ; 0             ; 0              ;
; tx_state.SPLIT  ; 1               ; 0             ; 1              ;
; tx_state.SEND   ; 1               ; 1             ; 0              ;
+-----------------+-----------------+---------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; joystick:ijoy|ps2_val[1]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps2_val[0]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|y2_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y2_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps1_val[1]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps1_val[0]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|x2_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x2_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x1_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x1_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y1_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y1_val[0]                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 12 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; data_out[1]                                         ; WideOr0             ; yes                    ;
; data_out[0]                                         ; WideOr0             ; yes                    ;
; data_out[7]                                         ; WideOr0             ; yes                    ;
; data_out[6]                                         ; WideOr0             ; yes                    ;
; data_out[5]                                         ; WideOr0             ; yes                    ;
; data_out[4]                                         ; WideOr0             ; yes                    ;
; data_out[3]                                         ; WideOr0             ; yes                    ;
; data_out[2]                                         ; WideOr0             ; yes                    ;
; data_out[22]                                        ; WideOr0             ; yes                    ;
; data_out[23]                                        ; WideOr0             ; yes                    ;
; data_out[24]                                        ; WideOr0             ; yes                    ;
; data_out[25]                                        ; WideOr0             ; yes                    ;
; data_out[26]                                        ; WideOr0             ; yes                    ;
; data_out[27]                                        ; WideOr0             ; yes                    ;
; data_out[28]                                        ; WideOr0             ; yes                    ;
; data_out[21]                                        ; WideOr0             ; yes                    ;
; data_out[19]                                        ; WideOr0             ; yes                    ;
; data_out[20]                                        ; WideOr0             ; yes                    ;
; data_out[18]                                        ; WideOr0             ; yes                    ;
; data_out[17]                                        ; WideOr0             ; yes                    ;
; data_out[29]                                        ; WideOr0             ; yes                    ;
; data_out[13]                                        ; WideOr0             ; yes                    ;
; data_out[30]                                        ; WideOr0             ; yes                    ;
; data_out[14]                                        ; WideOr0             ; yes                    ;
; data_out[15]                                        ; WideOr0             ; yes                    ;
; data_out[31]                                        ; WideOr0             ; yes                    ;
; data_out[16]                                        ; WideOr0             ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+-------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                           ;
+-------------------------------------------------------------+------------------------------------------------------------------------------+
; BMP_display:IBMP|PlaceBMP:comb_28|yhght_upper[0..5]         ; Stuck at GND due to stuck port data_in                                       ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_IFID_IDEX[1] ; Merged with cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_plus4_IFID_out[1] ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_IFID_IDEX[0] ; Merged with cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_plus4_IFID_out[0] ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[0]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[0]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[8]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[8]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[11]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[11]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[16]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[16]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[24]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[24]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[32]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[32]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[40]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[40]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[47]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[47]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[48]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[48]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[56]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[56]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[61]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[61]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[64]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[64]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[69]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[69]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[72]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[72]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[80]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[80]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[81]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[81]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[88]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[88]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[96]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[96]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[104]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[104]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[105]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[105]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[112]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[112]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[120]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[120]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[123]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[123]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[125]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[125]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[128]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[128]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[136]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[136]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[139]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[139]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[144]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[144]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[152]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[152]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[160]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[160]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[168]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[168]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[176]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[176]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[184]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[184]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[185]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[185]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[192]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[192]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[200]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[200]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[201]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[201]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[208]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[208]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[216]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[216]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[221]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[221]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[224]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[224]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[232]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[232]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[240]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[240]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[248]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[248]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[256]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[256]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[264]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[264]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[267]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[267]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[272]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[272]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[297]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[297]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[304]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[304]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[309]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[309]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[312]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[312]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[321]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[321]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[326]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[326]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[328]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[328]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[330]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[330]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[332]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[332]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[333]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[333]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[339]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[339]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[344]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[344]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[379]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[379]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[383]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[383]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[400]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[400]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[408]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[408]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[424]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[424]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[428]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[428]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[435]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[435]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[440]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[440]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[443]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[443]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[444]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[444]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[453]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[453]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[458]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[458]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[468]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[468]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[473]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[473]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[488]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[488]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[491]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[491]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[496]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[496]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[17]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[17]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[28]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[28]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[29]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[29]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[67]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[67]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[85]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[85]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[135]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[135]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[141]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[141]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[148]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[148]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[149]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[149]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[225]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[225]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[247]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[247]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[280]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[280]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[291]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[291]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[292]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[292]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[294]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[294]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[311]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[311]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[323]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[323]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[336]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[336]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[352]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[352]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[360]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[360]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[368]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[368]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[370]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[370]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[376]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[376]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[385]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[385]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[403]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[403]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[410]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[410]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[413]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[413]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[420]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[420]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[427]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[427]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[429]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[429]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[438]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[438]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[441]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[441]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[448]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[448]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[452]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[452]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[455]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[455]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[457]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[457]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[461]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[461]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[469]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[469]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[470]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[470]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[471]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[471]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[474]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[474]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[476]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[476]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[477]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[477]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[478]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[478]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[484]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[484]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[490]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[490]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[493]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[493]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[502]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[502]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[1]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[1]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[27]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[27]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[33]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[33]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[36]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[36]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[55]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[55]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[74]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[74]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[79]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[79]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[97]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[97]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[98]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[98]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[100]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[100]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[116]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[116]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[158]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[158]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[231]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[231]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[251]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[251]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[253]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[253]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[254]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[254]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[260]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[260]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[262]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[262]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[273]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[273]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[299]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[299]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[300]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[300]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[314]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[314]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[322]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[322]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[327]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[327]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[355]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[355]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[357]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[357]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[365]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[365]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[380]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[380]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[396]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[396]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[419]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[419]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[422]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[422]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[430]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[430]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[434]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[434]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[436]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[436]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[439]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[439]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[450]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[450]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[451]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[451]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[459]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[459]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[464]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[464]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[492]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[492]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[495]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[495]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[4]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[4]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[9]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[9]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[10]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[10]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[14]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[14]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[15]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[15]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[19]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[19]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[23]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[23]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[31]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[31]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[39]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[39]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[42]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[42]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[43]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[43]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[46]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[46]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[49]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[49]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[70]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[70]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[73]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[73]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[75]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[75]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[86]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[86]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[94]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[94]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[102]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[102]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[108]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[108]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[142]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[142]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[156]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[156]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[165]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[165]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[172]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[172]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[178]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[178]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[190]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[190]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[194]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[194]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[214]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[214]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[217]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[217]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[219]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[219]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[222]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[222]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[223]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[223]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[230]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[230]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[234]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[234]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[238]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[238]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[289]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[289]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[310]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[310]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[378]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[378]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[387]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[387]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[390]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[390]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[391]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[391]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[398]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[398]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[399]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[399]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[405]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[405]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[412]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[412]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[454]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[454]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[462]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[462]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[466]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[466]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[479]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[479]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[483]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[483]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[497]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[497]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[500]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[500]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[506]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[506]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[507]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[507]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[511]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[511]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[13]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[13]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[18]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[18]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[21]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[21]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[25]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[25]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[26]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[26]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[34]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[34]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[45]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[45]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[52]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[52]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[53]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[53]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[58]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[58]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[78]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[78]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[87]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[87]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[132]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[132]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[134]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[134]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[143]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[143]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[170]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[170]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[181]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[181]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[187]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[187]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[188]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[188]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[195]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[195]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[198]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[198]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[212]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[212]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[215]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[215]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[218]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[218]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[269]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[269]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[270]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[270]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[276]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[276]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[282]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[282]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[293]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[293]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[295]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[295]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[303]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[303]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[318]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[318]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[331]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[331]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[335]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[335]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[342]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[342]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[369]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[369]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[397]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[397]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[404]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[404]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[418]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[418]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[446]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[446]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[447]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[447]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[463]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[463]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[465]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[465]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[485]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[485]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[489]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[489]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[498]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[498]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[501]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[501]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[3]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[3]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[37]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[37]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[44]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[44]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[54]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[54]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[68]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[68]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[90]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[90]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[115]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[115]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[119]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[119]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[131]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[131]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[140]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[140]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[147]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[147]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[162]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[162]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[166]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[166]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[189]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[189]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[213]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[213]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[249]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[249]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[265]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[265]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[266]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[266]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[275]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[275]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[281]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[281]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[285]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[285]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[287]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[287]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[288]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[288]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[302]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[302]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[306]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[306]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[319]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[319]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[325]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[325]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[329]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[329]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[337]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[337]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[341]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[341]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[345]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[345]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[348]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[348]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[350]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[350]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[353]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[353]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[356]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[356]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[358]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[358]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[367]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[367]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[373]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[373]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[375]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[375]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[382]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[382]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[394]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[394]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[401]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[401]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[409]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[409]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[415]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[415]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[416]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[416]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[423]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[423]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[426]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[426]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[433]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[433]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[445]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[445]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[480]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[480]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[486]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[486]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[503]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[503]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[510]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[510]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[22]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[22]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[65]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[65]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[71]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[71]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[76]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[76]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[83]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[83]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[92]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[92]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[93]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[93]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[114]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[114]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[118]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[118]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[122]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[122]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[129]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[129]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[133]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[133]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[137]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[137]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[150]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[150]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[154]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[154]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[175]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[175]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[180]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[180]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[182]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[182]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[191]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[191]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[210]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[210]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[211]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[211]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[220]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[220]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[227]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[227]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[229]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[229]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[233]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[233]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[235]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[235]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[242]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[242]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[243]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[243]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[246]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[246]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[250]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[250]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[252]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[252]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[255]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[255]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[259]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[259]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[305]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[305]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[307]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[307]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[316]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[316]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[320]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[320]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[334]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[334]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[354]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[354]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[366]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[366]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[377]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[377]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[388]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[388]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[389]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[389]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[406]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[406]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[432]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[432]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[442]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[442]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[449]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[449]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[467]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[467]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[475]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[475]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[2]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[2]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[5]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[5]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[6]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[6]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[41]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[41]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[50]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[50]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[51]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[51]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[59]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[59]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[66]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[66]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[82]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[82]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[84]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[84]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[89]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[89]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[95]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[95]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[99]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[99]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[103]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[103]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[124]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[124]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[127]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[127]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[146]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[146]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[193]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[193]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[196]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[196]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[203]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[203]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[205]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[205]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[226]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[226]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[236]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[236]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[261]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[261]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[263]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[263]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[277]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[277]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[284]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[284]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[298]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[298]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[308]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[308]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[315]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[315]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[338]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[338]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[359]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[359]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[362]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[362]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[363]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[363]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[371]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[371]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[386]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[386]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[411]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[411]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[417]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[417]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[425]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[425]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[481]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[481]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[487]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[487]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[504]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[504]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[508]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[508]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[7]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[7]             ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[35]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[35]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[57]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[57]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[60]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[60]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[77]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[77]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[107]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[107]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[121]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[121]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[155]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[155]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[157]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[157]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[199]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[199]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[241]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[241]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[268]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[268]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[279]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[279]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[317]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[317]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[340]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[340]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[346]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[346]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[364]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[364]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[381]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[381]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[392]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[392]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[456]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[456]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[460]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[460]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[472]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[472]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[482]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[482]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[505]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[505]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[62]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[62]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[113]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[113]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[130]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[130]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[151]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[151]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[161]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[161]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[164]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[164]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[183]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[183]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[207]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[207]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[228]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[228]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[237]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[237]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[245]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[245]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[283]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[283]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[286]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[286]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[290]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[290]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[349]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[349]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[361]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[361]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[395]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[395]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[437]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[437]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[509]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[509]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[20]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[20]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[63]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[63]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[101]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[101]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[109]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[109]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[111]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[111]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[138]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[138]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[153]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[153]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[159]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[159]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[171]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[171]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[173]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[173]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[177]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[177]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[179]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[179]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[186]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[186]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[244]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[244]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[258]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[258]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[271]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[271]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[278]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[278]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[301]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[301]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[343]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[343]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[393]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[393]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[414]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[414]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[421]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[421]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[494]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[494]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[110]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[110]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[126]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[126]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[145]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[145]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[167]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[167]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[169]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[169]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[257]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[257]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[324]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[324]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[372]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[372]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[374]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[374]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[402]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[402]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[407]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[407]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[12]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[12]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[30]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[30]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[117]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[117]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[163]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[163]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[206]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[206]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[313]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[313]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[106]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[106]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[351]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[351]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[499]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[499]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[204]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[204]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[209]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[209]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[239]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[239]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[347]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[347]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[431]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[431]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[174]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[174]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[197]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[197]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[202]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[202]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[296]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[296]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[38]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[38]            ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[384]     ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[384]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[91]       ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[91]           ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|valid_reg[274]      ; Merged with cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|strong_reg[274]          ;
; BMP_display:IBMP|PlaceBMP:comb_28|state~4                   ; Lost fanout                                                                  ;
; BMP_display:IBMP|PlaceBMP:comb_28|state~5                   ; Lost fanout                                                                  ;
; BMP_display:IBMP|PlaceBMP:comb_28|state~6                   ; Lost fanout                                                                  ;
; BMP_display:IBMP|PlaceBMP:comb_28|state~7                   ; Lost fanout                                                                  ;
; BMP_display:IBMP|VGA_timing:iVGATM|Vstate~4                 ; Lost fanout                                                                  ;
; BMP_display:IBMP|VGA_timing:iVGATM|Vstate~5                 ; Lost fanout                                                                  ;
; BMP_display:IBMP|VGA_timing:iVGATM|Hstate~4                 ; Lost fanout                                                                  ;
; BMP_display:IBMP|VGA_timing:iVGATM|Hstate~5                 ; Lost fanout                                                                  ;
; joystick:ijoy|state~4                                       ; Lost fanout                                                                  ;
; joystick:ijoy|state~5                                       ; Lost fanout                                                                  ;
; joystick:ijoy|state~6                                       ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|state~4                         ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|state~5                         ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000~4               ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000~5               ; Lost fanout                                                                  ;
; bootloader:iboot|addr[24..31]                               ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 543                     ;                                                                              ;
+-------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+---------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name             ; Reason for Removal ; Registers Removed due to This Register                                           ;
+---------------------------+--------------------+----------------------------------------------------------------------------------+
; bootloader:iboot|addr[31] ; Lost Fanouts       ; bootloader:iboot|addr[30], bootloader:iboot|addr[29], bootloader:iboot|addr[28], ;
;                           ;                    ; bootloader:iboot|addr[27], bootloader:iboot|addr[26], bootloader:iboot|addr[25], ;
;                           ;                    ; bootloader:iboot|addr[24]                                                        ;
+---------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4449  ;
; Number of registers using Synchronous Clear  ; 1311  ;
; Number of registers using Synchronous Load   ; 799   ;
; Number of registers using Asynchronous Clear ; 1610  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3560  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|SS_n                                                                                                                                                                                                                                                                                     ; 1       ;
; BMP_display:IBMP|VGA_timing:iVGATM|addr_lead[0]                                                                                                                                                                                                                                                                                 ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[0]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[0]                                                                                                                                                                                                                                                           ; 1       ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|instruction_IFID_IDEX[4]                                                                                                                                                                                                                                                            ; 12      ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|instruction_IFID_IDEX[1]                                                                                                                                                                                                                                                            ; 4       ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|instruction_IFID_IDEX[0]                                                                                                                                                                                                                                                            ; 4       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[1]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[7]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[1]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[8]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[5]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[4]                                                                                                                                                                                                                                                                             ; 3       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[1]                                                                                                                                                                                                                                                           ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[8]                                                                                                                                                                                                                                                            ; 2       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[7]                                                                                                                                                                                                                                                            ; 2       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[5]                                                                                                                                                                                                                                                            ; 2       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[4]                                                                                                                                                                                                                                                            ; 2       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[1]                                                                                                                                                                                                                                                            ; 2       ;
; bootloader:iboot|UART:iUART|UART_rx:iRX|double_flop2                                                                                                                                                                                                                                                                            ; 3       ;
; bootloader:iboot|UART:iUART|UART_rx:iRX|edge_detect                                                                                                                                                                                                                                                                             ; 1       ;
; cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg|instruction_IDEX_EXMEM[1]                                                                                                                                                                                                                                                           ; 1       ;
; cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg|instruction_IDEX_EXMEM[0]                                                                                                                                                                                                                                                           ; 1       ;
; cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg|instruction_IDEX_EXMEM[4]                                                                                                                                                                                                                                                           ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[2]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[2]                                                                                                                                                                                                                                                           ; 1       ;
; bootloader:iboot|UART:iUART|UART_rx:iRX|double_flop1                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[3]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[3]                                                                                                                                                                                                                                                           ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|double_flop2                                                                                                                                                                                                                                                           ; 3       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|edge_detect                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[4]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[4]                                                                                                                                                                                                                                                           ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|double_flop1                                                                                                                                                                                                                                                           ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[5]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[5]                                                                                                                                                                                                                                                           ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[6]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[6]                                                                                                                                                                                                                                                           ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[7]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[7]                                                                                                                                                                                                                                                           ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[8]                                                                                                                                                                                                                                                                            ; 1       ;
; interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[8]                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 52                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                          ;
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+
; Register Name                                                                  ; Megafunction                                                                  ; Type ;
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|dout[0..5]           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|rom_rtl_0           ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|dout[0..5]          ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|rom_rtl_0          ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|dout[0..5]          ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|rom_rtl_0          ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|dout[0..5]           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|rom_rtl_0           ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|dout[0..5]          ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|rom_rtl_0          ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|dout[0..5]          ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|rom_rtl_0          ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|dout[0..5]           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|rom_rtl_0           ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|dout[0..5]           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|rom_rtl_0           ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|dout[0..5]       ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|rom_rtl_0       ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|dout[0..5]      ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|rom_rtl_0      ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|dout[0..5]      ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|rom_rtl_0      ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|dout[0..5]       ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|rom_rtl_0       ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|dout[0..5]  ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|rom_rtl_0  ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|dout[0..5] ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|rom_rtl_0 ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|dout[0..5] ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|rom_rtl_0 ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|dout[0..5]  ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|rom_rtl_0  ; RAM  ;
; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|dout[0..5]         ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|rom_rtl_0         ; RAM  ;
; BMP_display:IBMP|videoMem:comb_3|rdata[0..5]                                   ; BMP_display:IBMP|videoMem:comb_3|mem_rtl_0                                    ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK3|rdata[0..7]                                ; cpu:iCPU|memory:iMemory|dmem8:iBNK3|mem_rtl_0                                 ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK2|rdata[0..7]                                ; cpu:iCPU|memory:iMemory|dmem8:iBNK2|mem_rtl_0                                 ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK1|rdata[0..7]                                ; cpu:iCPU|memory:iMemory|dmem8:iBNK1|mem_rtl_0                                 ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK0|rdata[0..7]                                ; cpu:iCPU|memory:iMemory|dmem8:iBNK0|mem_rtl_0                                 ; RAM  ;
; cpu:iCPU|fetch:iFetch|instruction_IFID_in[0..31]                               ; cpu:iCPU|fetch:iFetch|instr_mem_rtl_0                                         ; RAM  ;
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                     ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; Register Name                                                       ; RAM Name                                                 ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[0]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[1]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[2]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[3]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[4]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[5]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[6]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[7]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[8]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[9]  ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[10] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[11] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[12] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[13] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[14] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[15] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[16] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[17] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[18] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[19] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[20] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[21] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[22] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[23] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[24] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[25] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[26] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[27] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[28] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[29] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[30] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[31] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[32] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[33] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[34] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[35] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[36] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[37] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[38] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[39] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[40] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[41] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[42] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[43] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[44] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[45] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[46] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[47] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[48] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[49] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[50] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[51] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[52] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[53] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0_bypass[54] ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0 ;
+---------------------------------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|xwid[6]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|xwid[5]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|bmp_addr_end[2]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|bmp_addr_end[13]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|xpix_int[9]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[0][12]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[1][28]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[2][25]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[3][27]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[4][12]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[5][18]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[6][11]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[7][10]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[8][26]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[9][18]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[10][21]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[11][4]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[12][17]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[13][9]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[14][23]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[15][6]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[16][28]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[17][5]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[18][27]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[19][18]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[20][5]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[21][4]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[22][26]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[23][21]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[24][15]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[25][7]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[26][8]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[27][16]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[28][14]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[29][31]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[30][3]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|mem0[31][14]                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|addr_lead[4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|font_y_cnt[1]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Vtmr[3]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|addr[1]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n004[13]                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tanks_test1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n004[0]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|waddr_wrap[18]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|bmp_addr[13]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|font_x_cnt[0]                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|ypix[1]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n003[1]                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |tanks_test1|bootloader:iboot|stored_data_out[16]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tanks_test1|bootloader:iboot|stored_data_out[24]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|transmission_count[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|rx_count[1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[12]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[0]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[9]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|joystick_data[8]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX|bit_cnt[2]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|bit_cnt[0]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX|bit_cnt[3]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|bit_cnt[0]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|waddr[1]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|y1_val[1]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|y2_val[1]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|x1_val[1]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|joystick:ijoy|x2_val[0]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[11]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[12]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|baud_cnt[4]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|baud_cnt[1]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|baud_cnt[11]        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[16]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[30]       ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|waddr[18]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[0]                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[5]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[13]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|PC_IFID_in[1]                        ;
; 6:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|PC_IFID_in[31]                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[5]        ;
; 22:1               ; 8 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[21] ;
; 21:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[6]  ;
; 21:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[12] ;
; 23:1               ; 2 bits    ; 30 LEs        ; 22 LEs               ; 8 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[10] ;
; 25:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[28] ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[25] ;
; 24:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |tanks_test1|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[1]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|baud_cnt[5]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[6]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_tx:iTX|shift_reg[6]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|memory:iMemory|Mux45                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|memory:iMemory|Mux41                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|forwardToMEM:iForwardToMEM|RegData2_after_forward_M[30]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux9                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux13                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|branch_unit:iBU|branch_PC[31]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|p1[13]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|alu_inB[3]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftRight0                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftRight1                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tanks_test1|interface_to_secondary_FPGA:iGame|UART:iUART|UART_rx:iRX|baud_cnt            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tanks_test1|joystick:ijoy|A2D_intf:iADC|Selector0                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|forwardToD:iForwardToD|RegData1_after_forward_EX[13]                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux2                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|forwardToD:iForwardToD|RegData2_after_forward_EX[24]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|forwardToEX:iForwardToEX|RegData2_after_forward_EX[30]              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux20                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|next_PC[9]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|execute:iExecute|alu_inA[0]                                         ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK1|mem                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK2|mem                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK3|mem                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK0|mem                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tanks_test1|joystick:ijoy|A2D_intf:iADC|Selector2                                        ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |tanks_test1|cpu:iCPU|decode:iDecode|rf:iRF|p0[21]                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Selector9                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM|Selector4                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|Selector11                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|Selector2                                  ;
; 43:1               ; 6 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|bmp_read[0]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for joystick:ijoy          ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; x1_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; x1_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; y1_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; y1_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; ps1_val[1] ;
; PRESERVE_REGISTER ; on    ; -    ; ps1_val[0] ;
; PRESERVE_REGISTER ; on    ; -    ; x2_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; x2_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; y2_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; y2_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; ps2_val[1] ;
; PRESERVE_REGISTER ; on    ; -    ; ps2_val[0] ;
+-------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0|altsyncram_kge1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0|altsyncram_7ne1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0|altsyncram_1oe1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0|altsyncram_qme1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0|altsyncram_sne1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0|altsyncram_ige1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0|altsyncram_5je1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0|altsyncram_fte1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0|altsyncram_63f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0|altsyncram_h2f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0|altsyncram_1te1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0|altsyncram_rif1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0|altsyncram_ejf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0|altsyncram_1gf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0|altsyncram_fgf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0|altsyncram_vpe1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0|altsyncram_ofn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_juu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_v0v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_3tu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_jsu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_40s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0|altsyncram_36k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                  ;
; operation_mode                       ; direct                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bootloader:iboot|circular_queue:iCPUQueue ;
+----------------+----------------------------------+------------------------------------+
; Parameter Name ; Value                            ; Type                               ;
+----------------+----------------------------------+------------------------------------+
; Q_SIZE         ; 00000000000000000000000000001000 ; Unsigned Binary                    ;
; Q_WIDTH        ; 00000000000000000000000000100000 ; Unsigned Binary                    ;
+----------------+----------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0 ;
+----------------+-----------------+-----------------------------------------------+
; Parameter Name ; Value           ; Type                                          ;
+----------------+-----------------+-----------------------------------------------+
; file           ; wiscv_bank3.hex ; String                                        ;
+----------------+-----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1 ;
+----------------+-----------------+-----------------------------------------------+
; Parameter Name ; Value           ; Type                                          ;
+----------------+-----------------+-----------------------------------------------+
; file           ; wiscv_bank2.hex ; String                                        ;
+----------------+-----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2 ;
+----------------+-----------------+-----------------------------------------------+
; Parameter Name ; Value           ; Type                                          ;
+----------------+-----------------+-----------------------------------------------+
; file           ; wiscv_bank1.hex ; String                                        ;
+----------------+-----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3 ;
+----------------+-----------------+-----------------------------------------------+
; Parameter Name ; Value           ; Type                                          ;
+----------------+-----------------+-----------------------------------------------+
; file           ; wiscv_bank0.hex ; String                                        ;
+----------------+-----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; load_to_branch_case ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; load_to_branch_case ; 1     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                 ;
+-------------------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                ; String         ;
; sld_node_info                                   ; 805334528                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                            ; Signed Integer ;
; sld_data_bits                                   ; 13                                                           ; Untyped        ;
; sld_trigger_bits                                ; 13                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                         ; String         ;
; sld_inversion_mask_length                       ; 60                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 13                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                               ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                            ;
; WIDTH_A                            ; 6                                                     ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                    ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WIDTH_B                            ; 1                                                     ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_kge1                                       ; Untyped                            ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0 ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                               ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                            ;
; WIDTH_A                            ; 6                                                      ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                     ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WIDTH_B                            ; 1                                                      ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_7ne1                                        ; Untyped                            ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0 ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                               ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                            ;
; WIDTH_A                            ; 6                                                      ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                     ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WIDTH_B                            ; 1                                                      ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_1oe1                                        ; Untyped                            ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                               ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                            ;
; WIDTH_A                            ; 6                                                     ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                    ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WIDTH_B                            ; 1                                                     ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_3ie1                                       ; Untyped                            ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0 ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                               ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                            ;
; WIDTH_A                            ; 6                                                      ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                     ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WIDTH_B                            ; 1                                                      ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_qme1                                        ; Untyped                            ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0 ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                               ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                            ;
; WIDTH_A                            ; 6                                                      ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                     ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                            ;
; WIDTH_B                            ; 1                                                      ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_sne1                                        ; Untyped                            ;
+------------------------------------+--------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                               ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                            ;
; WIDTH_A                            ; 6                                                     ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                    ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WIDTH_B                            ; 1                                                     ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ige1                                       ; Untyped                            ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                               ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                            ;
; WIDTH_A                            ; 6                                                     ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                    ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                            ;
; WIDTH_B                            ; 1                                                     ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_5je1                                       ; Untyped                            ;
+------------------------------------+-------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                               ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                       ; Untyped                            ;
; WIDTH_A                            ; 6                                                         ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                        ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                      ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; WIDTH_B                            ; 1                                                         ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                         ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                         ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                 ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_fte1                                           ; Untyped                            ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                               ;
+------------------------------------+------------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                        ; Untyped                            ;
; WIDTH_A                            ; 6                                                          ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                         ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                       ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                            ;
; WIDTH_B                            ; 1                                                          ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                          ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                          ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                  ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_63f1                                            ; Untyped                            ;
+------------------------------------+------------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                               ;
+------------------------------------+------------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                        ; Untyped                            ;
; WIDTH_A                            ; 6                                                          ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                         ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                       ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                            ;
; WIDTH_B                            ; 1                                                          ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                          ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                          ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                  ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_h2f1                                            ; Untyped                            ;
+------------------------------------+------------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                               ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                       ; Untyped                            ;
; WIDTH_A                            ; 6                                                         ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                        ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                      ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; WIDTH_B                            ; 1                                                         ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                         ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                         ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                 ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_1te1                                           ; Untyped                            ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                          ; Type                               ;
+------------------------------------+----------------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped                            ;
; WIDTH_A                            ; 6                                                              ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                             ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                           ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped                            ;
; WIDTH_B                            ; 1                                                              ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                              ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                              ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                      ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_rif1                                                ; Untyped                            ;
+------------------------------------+----------------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                                          ; Type                                ;
+------------------------------------+----------------------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped                             ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped                             ;
; WIDTH_A                            ; 6                                                              ; Untyped                             ;
; WIDTHAD_A                          ; 13                                                             ; Untyped                             ;
; NUMWORDS_A                         ; 4100                                                           ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped                             ;
; WIDTH_B                            ; 1                                                              ; Untyped                             ;
; WIDTHAD_B                          ; 1                                                              ; Untyped                             ;
; NUMWORDS_B                         ; 1                                                              ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                              ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                             ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                      ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ejf1                                                ; Untyped                             ;
+------------------------------------+----------------------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                                          ; Type                                ;
+------------------------------------+----------------------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped                             ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped                             ;
; WIDTH_A                            ; 6                                                              ; Untyped                             ;
; WIDTHAD_A                          ; 13                                                             ; Untyped                             ;
; NUMWORDS_A                         ; 4100                                                           ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped                             ;
; WIDTH_B                            ; 1                                                              ; Untyped                             ;
; WIDTHAD_B                          ; 1                                                              ; Untyped                             ;
; NUMWORDS_B                         ; 1                                                              ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                              ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                             ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                      ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_1gf1                                                ; Untyped                             ;
+------------------------------------+----------------------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                          ; Type                               ;
+------------------------------------+----------------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped                            ;
; WIDTH_A                            ; 6                                                              ; Untyped                            ;
; WIDTHAD_A                          ; 13                                                             ; Untyped                            ;
; NUMWORDS_A                         ; 4100                                                           ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped                            ;
; WIDTH_B                            ; 1                                                              ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                              ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                              ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                              ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                            ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                      ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_fgf1                                                ; Untyped                            ;
+------------------------------------+----------------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                                    ; Type                              ;
+------------------------------------+----------------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                           ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                           ;
; WIDTH_A                            ; 6                                                        ; Untyped                           ;
; WIDTHAD_A                          ; 13                                                       ; Untyped                           ;
; NUMWORDS_A                         ; 4100                                                     ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                           ;
; WIDTH_B                            ; 1                                                        ; Untyped                           ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                           ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                           ;
; INIT_FILE                          ; db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_vpe1                                          ; Untyped                           ;
+------------------------------------+----------------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 6                    ; Untyped                                    ;
; WIDTHAD_A                          ; 19                   ; Untyped                                    ;
; NUMWORDS_A                         ; 307200               ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 6                    ; Untyped                                    ;
; WIDTHAD_B                          ; 19                   ; Untyped                                    ;
; NUMWORDS_B                         ; 307200               ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ofn1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                      ; Type                    ;
+------------------------------------+--------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                          ; Untyped                 ;
; WIDTHAD_A                          ; 13                                         ; Untyped                 ;
; NUMWORDS_A                         ; 8192                                       ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                 ;
; WIDTH_B                            ; 8                                          ; Untyped                 ;
; WIDTHAD_B                          ; 13                                         ; Untyped                 ;
; NUMWORDS_B                         ; 8192                                       ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK0                                     ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                 ;
; BYTE_SIZE                          ; 8                                          ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                 ;
; INIT_FILE                          ; db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_juu1                            ; Untyped                 ;
+------------------------------------+--------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                      ; Type                    ;
+------------------------------------+--------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                          ; Untyped                 ;
; WIDTHAD_A                          ; 13                                         ; Untyped                 ;
; NUMWORDS_A                         ; 8192                                       ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                 ;
; WIDTH_B                            ; 8                                          ; Untyped                 ;
; WIDTHAD_B                          ; 13                                         ; Untyped                 ;
; NUMWORDS_B                         ; 8192                                       ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK0                                     ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                 ;
; BYTE_SIZE                          ; 8                                          ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                 ;
; INIT_FILE                          ; db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_v0v1                            ; Untyped                 ;
+------------------------------------+--------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                      ; Type                    ;
+------------------------------------+--------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                          ; Untyped                 ;
; WIDTHAD_A                          ; 13                                         ; Untyped                 ;
; NUMWORDS_A                         ; 8192                                       ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                 ;
; WIDTH_B                            ; 8                                          ; Untyped                 ;
; WIDTHAD_B                          ; 13                                         ; Untyped                 ;
; NUMWORDS_B                         ; 8192                                       ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK0                                     ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                 ;
; BYTE_SIZE                          ; 8                                          ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                 ;
; INIT_FILE                          ; db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3tu1                            ; Untyped                 ;
+------------------------------------+--------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                    ; Type                      ;
+------------------------------------+------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                   ;
; WIDTH_A                            ; 8                                        ; Untyped                   ;
; WIDTHAD_A                          ; 13                                       ; Untyped                   ;
; NUMWORDS_A                         ; 8192                                     ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                   ;
; WIDTH_B                            ; 8                                        ; Untyped                   ;
; WIDTHAD_B                          ; 13                                       ; Untyped                   ;
; NUMWORDS_B                         ; 8192                                     ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                   ;
; BYTE_SIZE                          ; 8                                        ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                   ;
; INIT_FILE                          ; db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_jsu1                          ; Untyped                   ;
+------------------------------------+------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0 ;
+------------------------------------+-------------------------------------------+------------------+
; Parameter Name                     ; Value                                     ; Type             ;
+------------------------------------+-------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped          ;
; WIDTH_A                            ; 32                                        ; Untyped          ;
; WIDTHAD_A                          ; 13                                        ; Untyped          ;
; NUMWORDS_A                         ; 8192                                      ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped          ;
; WIDTH_B                            ; 32                                        ; Untyped          ;
; WIDTHAD_B                          ; 13                                        ; Untyped          ;
; NUMWORDS_B                         ; 8192                                      ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped          ;
; BYTE_SIZE                          ; 8                                         ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped          ;
; INIT_FILE                          ; db/tanks_test1.ram0_fetch_6891918.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_40s1                           ; Untyped          ;
+------------------------------------+-------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 36                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 36                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_36k1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 24                                                                                       ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0          ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0          ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0          ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0          ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0         ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 4100                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 6                                                                                        ;
;     -- NUMWORDS_A                         ; 307200                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 6                                                                                        ;
;     -- NUMWORDS_B                         ; 307200                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                       ;
;     -- NUMWORDS_B                         ; 8192                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 36                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 36                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BMP_display:IBMP|PlaceBMP:comb_28"                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; yloc ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BMP_display:IBMP|VGA_timing:iVGATM"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; xpix ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ypix ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BMP_display:IBMP"                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; yloc           ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "yloc[9..9]" will be connected to GND.                                      ;
; add_fnt        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; fnt_indx       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fnt_indx[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; REF_CLK        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RST_n          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; LEDR           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface_to_secondary_FPGA:iGame|UART:iUART"                                                                                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_data[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_data[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; tx_done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; baud          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; baud[8..7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; baud[5..4]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; baud[12..9]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; baud[3..2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; baud[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; baud[1]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; baud[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI"                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; cmd[10..0] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg"                                                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PC_MEMWB_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; stall_disable ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; flush         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|decode:iDecode|rf:iRF" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; re0  ; Input ; Info     ; Stuck at VCC                     ;
; re1  ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU"                    ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; joystick_data[30..23] ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "bootloader:iboot|circular_queue:iCPUQueue" ;
+------------+--------+----------+--------------------------------------+
; Port       ; Type   ; Severity ; Details                              ;
+------------+--------+----------+--------------------------------------+
; q_full     ; Output ; Info     ; Explicitly unconnected               ;
; remaining  ; Output ; Info     ; Explicitly unconnected               ;
; containing ; Output ; Info     ; Explicitly unconnected               ;
+------------+--------+----------+--------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "bootloader:iboot" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; baud[11] ; Input ; Info     ; Stuck at GND   ;
; baud[9]  ; Input ; Info     ; Stuck at GND   ;
; baud[4]  ; Input ; Info     ; Stuck at VCC   ;
; baud[2]  ; Input ; Info     ; Stuck at GND   ;
; baud[0]  ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "reset_synch:idebug" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; pll_locked ; Input ; Info     ; Stuck at VCC   ;
+------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 13                  ; 13               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3932                        ;
;     CLR               ; 469                         ;
;     CLR SCLR          ; 86                          ;
;     ENA               ; 1324                        ;
;     ENA CLR           ; 180                         ;
;     ENA CLR SCLR      ; 80                          ;
;     ENA CLR SLD       ; 615                         ;
;     ENA SCLR          ; 1024                        ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 32                          ;
;     plain             ; 66                          ;
; arriav_io_obuf        ; 92                          ;
; arriav_lcell_comb     ; 4587                        ;
;     arith             ; 391                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 278                         ;
;         2 data inputs ; 48                          ;
;         4 data inputs ; 47                          ;
;         5 data inputs ; 15                          ;
;     extend            ; 390                         ;
;         7 data inputs ; 390                         ;
;     normal            ; 3787                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 398                         ;
;         4 data inputs ; 931                         ;
;         5 data inputs ; 534                         ;
;         6 data inputs ; 1711                        ;
;     shared            ; 19                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 224                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 430                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 6.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                 ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                 ; Details                                                                                                                                                        ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BMP_display:IBMP|rem_img ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_out[1]                                                       ; N/A                                                                                                                                                            ;
; BMP_display:IBMP|rem_img ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_out[1]                                                       ; N/A                                                                                                                                                            ;
; cpu:iCPU|clk             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; joystick:ijoy|val[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; joystick:ijoy|val[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A                                                                                                                                                            ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri May  3 11:35:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu/wb.sv
    Info (12023): Found entity 1: wb File: I:/win/554_git/Submission/MainFPGA/CPU/wb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/shifter.sv
    Info (12023): Found entity 1: shifter File: I:/win/554_git/Submission/MainFPGA/CPU/shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rf.sv
    Info (12023): Found entity 1: rf File: I:/win/554_git/Submission/MainFPGA/CPU/rf.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/memwbpipelinereg.sv
    Info (12023): Found entity 1: MEMWBpipelineReg File: I:/win/554_git/Submission/MainFPGA/CPU/MEMWBpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/memory.sv
    Info (12023): Found entity 1: memory File: I:/win/554_git/Submission/MainFPGA/CPU/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ifidpipelinereg.sv
    Info (12023): Found entity 1: IFIDpipelineReg File: I:/win/554_git/Submission/MainFPGA/CPU/IFIDpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/idexpipelinereg.sv
    Info (12023): Found entity 1: IDEXpipelineReg File: I:/win/554_git/Submission/MainFPGA/CPU/IDEXpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazarddetection.sv
    Info (12023): Found entity 1: HazardDetection File: I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardtomem.sv
    Info (12023): Found entity 1: forwardToMEM File: I:/win/554_git/Submission/MainFPGA/CPU/forwardToMEM.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardtoex.sv
    Info (12023): Found entity 1: forwardToEX File: I:/win/554_git/Submission/MainFPGA/CPU/forwardToEX.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardtod.sv
    Info (12023): Found entity 1: forwardToD File: I:/win/554_git/Submission/MainFPGA/CPU/forwardToD.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fetch.sv
    Info (12023): Found entity 1: fetch File: I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/extension_unit.sv
    Info (12023): Found entity 1: extension_unit File: I:/win/554_git/Submission/MainFPGA/CPU/extension_unit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/exmempipelinereg.sv
    Info (12023): Found entity 1: EXMEMpipelineReg File: I:/win/554_git/Submission/MainFPGA/CPU/EXMEMpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/execute.sv
    Info (12023): Found entity 1: execute File: I:/win/554_git/Submission/MainFPGA/CPU/execute.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/dmem8.sv
    Info (12023): Found entity 1: dmem8 File: I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/decode.sv
    Info (12023): Found entity 1: decode File: I:/win/554_git/Submission/MainFPGA/CPU/decode.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu_tb.sv
    Info (12023): Found entity 1: cpu_tb File: I:/win/554_git/Submission/MainFPGA/CPU/cpu_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.sv
    Info (12023): Found entity 1: cpu File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_unit.sv
    Info (12023): Found entity 1: control_unit File: I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file cpu/common_def.sv
    Info (12022): Found design unit 1: common_def (SystemVerilog) File: I:/win/554_git/Submission/MainFPGA/CPU/common_def.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/checkforloadtouse.sv
    Info (12023): Found entity 1: CheckForLoadToUse File: I:/win/554_git/Submission/MainFPGA/CPU/CheckForLoadToUse.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/checkforcontroltouse.sv
    Info (12023): Found entity 1: CheckForControlToUse File: I:/win/554_git/Submission/MainFPGA/CPU/CheckForControlToUse.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu/btb_and_pc.sv
    Info (12023): Found entity 1: BTB_and_PC File: I:/win/554_git/Submission/MainFPGA/CPU/BTB_and_PC.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branch_unit.sv
    Info (12023): Found entity 1: branch_unit File: I:/win/554_git/Submission/MainFPGA/CPU/branch_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.sv
    Info (12023): Found entity 1: ALU File: I:/win/554_git/Submission/MainFPGA/CPU/ALU.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/joy2/game_holder.sv
    Info (12023): Found entity 1: interface_to_secondary_FPGA File: I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunw.v
    Info (12023): Found entity 1: BMP_ROM_TankGunW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunsw.v
    Info (12023): Found entity 1: BMP_ROM_TankGunSW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunse.v
    Info (12023): Found entity 1: BMP_ROM_TankGunSE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankguns.v
    Info (12023): Found entity 1: BMP_ROM_TankGunS File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunnw.v
    Info (12023): Found entity 1: BMP_ROM_TankGunNW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunne.v
    Info (12023): Found entity 1: BMP_ROM_TankGunNE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunn.v
    Info (12023): Found entity 1: BMP_ROM_TankGunN File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgune.v
    Info (12023): Found entity 1: BMP_ROM_TankGunE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasewest.v
    Info (12023): Found entity 1: BMP_ROM_TankBaseWest File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasesouth.v
    Info (12023): Found entity 1: BMP_ROM_TankBaseSouth File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasenorth.v
    Info (12023): Found entity 1: BMP_ROM_TankBaseNorth File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbaseeast.v
    Info (12023): Found entity 1: BMP_ROM_TankBaseEast File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunw.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunsw.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunSW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunSW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunse.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunSE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankguns.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunS File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunnw.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunNW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunNW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunne.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunNE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunNE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunn.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunN File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgune.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankGunE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasewest.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankBaseWest File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasesouth.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankBaseSouth File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasenorth.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankBaseNorth File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbaseeast.v
    Info (12023): Found entity 1: BMP_ROM_EnemyTankBaseEast File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletw.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletsw.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletSW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletSW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletse.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletSE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullets.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletS File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletnw.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletNW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletNW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletne.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletNE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletNE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletn.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletN File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullete.v
    Info (12023): Found entity 1: BMP_ROM_EnemyBulletE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_crown.v
    Info (12023): Found entity 1: BMP_ROM_Crown File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Crown.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletw.v
    Info (12023): Found entity 1: BMP_ROM_BulletW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletsw.v
    Info (12023): Found entity 1: BMP_ROM_BulletSW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletse.v
    Info (12023): Found entity 1: BMP_ROM_BulletSE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullets.v
    Info (12023): Found entity 1: BMP_ROM_BulletS File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletnw.v
    Info (12023): Found entity 1: BMP_ROM_BulletNW File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletne.v
    Info (12023): Found entity 1: BMP_ROM_BulletNE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletn.v
    Info (12023): Found entity 1: BMP_ROM_BulletN File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullete.v
    Info (12023): Found entity 1: BMP_ROM_BulletE File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file images_out/bmp_rom_brick-block.v
    Info (12023): Found entity 1: BMP_ROM_Brick_Block File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bmp_rom.v
    Info (12023): Found entity 1: BMP_ROM File: I:/win/554_git/Submission/MainFPGA/Peripherals/BMP_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/vga/videomem.sv
    Info (12023): Found entity 1: videoMem File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/videoMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/vga/vga_timing.sv
    Info (12023): Found entity 1: VGA_timing File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 1
Warning (10229): Verilog HDL Expression warning at PlaceBMP.sv(250): truncated literal to match 6 bits File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 250
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/vga/placebmp.sv
    Info (12023): Found entity 1: PlaceBMP File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/vga/bmp_display.v
    Info (12023): Found entity 1: BMP_display File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/joystick/spi_m.sv
    Info (12023): Found entity 1: SPI_M File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/SPI_M.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/joystick/joystick.sv
    Info (12023): Found entity 1: joystick File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/joystick/a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_wrapper.sv
    Info (12023): Found entity 1: UART_wrapper File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_tx.sv
    Info (12023): Found entity 1: UART_tx File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_rx.sv
    Info (12023): Found entity 1: UART_rx File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart.sv
    Info (12023): Found entity 1: UART File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bootloader/circular_queue.sv
    Info (12023): Found entity 1: circular_queue File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/bootloader/bootloader.sv
    Info (12023): Found entity 1: bootloader File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT_6.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tanks_test1.v
    Info (12023): Found entity 1: tanks_test1 File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reset_synch.sv
    Info (12023): Found entity 1: reset_synch File: I:/win/554_git/Submission/MainFPGA/reset_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: I:/win/554_git/Submission/MainFPGA/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at game_holder.sv(20): created implicit net for "rx_rdy" File: I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv Line: 20
Warning (10236): Verilog HDL Implicit Net warning at game_holder.sv(20): created implicit net for "tx_done" File: I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv Line: 20
Critical Warning (10846): Verilog HDL Instantiation warning at BMP_display.v(73): instance has no name File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 73
Critical Warning (10846): Verilog HDL Instantiation warning at BMP_display.v(87): instance has no name File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 87
Info (12127): Elaborating entity "tanks_test1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at tanks_test1.v(126): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 126
Warning (10762): Verilog HDL Case Statement warning at tanks_test1.v(154): can't check case statement for completeness because the case expression has too many possible states File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 154
Warning (10240): Verilog HDL Always Construct warning at tanks_test1.v(151): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Warning (10034): Output port "DRAM_ADDR" at tanks_test1.v(29) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
Warning (10034): Output port "DRAM_BA" at tanks_test1.v(30) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 30
Warning (10034): Output port "LEDR[4]" at tanks_test1.v(57) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 57
Warning (10034): Output port "LEDR[2..0]" at tanks_test1.v(57) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 57
Warning (10034): Output port "AUD_DACDAT" at tanks_test1.v(18) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 18
Warning (10034): Output port "AUD_XCK" at tanks_test1.v(20) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 20
Warning (10034): Output port "DRAM_CAS_N" at tanks_test1.v(31) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 31
Warning (10034): Output port "DRAM_CKE" at tanks_test1.v(32) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 32
Warning (10034): Output port "DRAM_CLK" at tanks_test1.v(33) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 33
Warning (10034): Output port "DRAM_CS_N" at tanks_test1.v(34) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 34
Warning (10034): Output port "DRAM_LDQM" at tanks_test1.v(36) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 36
Warning (10034): Output port "DRAM_RAS_N" at tanks_test1.v(37) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 37
Warning (10034): Output port "DRAM_UDQM" at tanks_test1.v(38) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 38
Warning (10034): Output port "DRAM_WE_N" at tanks_test1.v(39) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 39
Warning (10034): Output port "FPGA_I2C_SCLK" at tanks_test1.v(42) has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 42
Info (10041): Inferred latch for "data_out[0]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[1]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[2]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[3]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[4]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[5]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[6]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[7]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[13]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[14]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[15]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[16]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[17]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[18]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[19]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[20]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[21]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[22]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[23]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[24]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[25]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[26]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[27]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[28]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[29]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[30]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (10041): Inferred latch for "data_out[31]" at tanks_test1.v(151) File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:iseg" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 114
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:iseg|SEG7_LUT:u0" File: I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT_6.v Line: 47
Info (12128): Elaborating entity "reset_synch" for hierarchy "reset_synch:irst" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 117
Info (12128): Elaborating entity "pll" for hierarchy "pll:iPLL" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 123
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:iPLL|pll_0002:pll_inst" File: I:/win/554_git/Submission/MainFPGA/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i" File: I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i" File: I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "bootloader" for hierarchy "bootloader:iboot" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 130
Warning (10230): Verilog HDL assignment warning at bootloader.sv(59): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv Line: 59
Warning (10230): Verilog HDL assignment warning at bootloader.sv(137): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv Line: 137
Info (10264): Verilog HDL Case Statement information at bootloader.sv(156): all case item expressions in this case statement are onehot File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv Line: 156
Info (12128): Elaborating entity "UART" for hierarchy "bootloader:iboot|UART:iUART" File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv Line: 31
Info (12128): Elaborating entity "UART_tx" for hierarchy "bootloader:iboot|UART:iUART|UART_tx:iTX" File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv Line: 17
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv Line: 43
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv Line: 54
Info (12128): Elaborating entity "UART_rx" for hierarchy "bootloader:iboot|UART:iUART|UART_rx:iRX" File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv Line: 24
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(41): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv Line: 41
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(51): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv Line: 51
Info (12128): Elaborating entity "circular_queue" for hierarchy "bootloader:iboot|circular_queue:iCPUQueue" File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv Line: 108
Warning (10230): Verilog HDL assignment warning at circular_queue.sv(25): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv Line: 25
Warning (10230): Verilog HDL assignment warning at circular_queue.sv(30): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv Line: 30
Warning (10230): Verilog HDL assignment warning at circular_queue.sv(38): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv Line: 38
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:iCPU" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 142
Info (12128): Elaborating entity "fetch" for hierarchy "cpu:iCPU|fetch:iFetch" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 152
Warning (10850): Verilog HDL warning at fetch.sv(37): number of words (1583) in memory file does not match the number of elements in the address range [0:8191] File: I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv Line: 37
Info (12128): Elaborating entity "BTB_and_PC" for hierarchy "cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc" File: I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv Line: 59
Warning (10230): Verilog HDL assignment warning at BTB_and_PC.sv(63): truncated value with size 39 to match size of target (36) File: I:/win/554_git/Submission/MainFPGA/CPU/BTB_and_PC.sv Line: 63
Info (12128): Elaborating entity "IFIDpipelineReg" for hierarchy "cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 173
Info (12128): Elaborating entity "decode" for hierarchy "cpu:iCPU|decode:iDecode" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 210
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:iCPU|decode:iDecode|control_unit:iControl_Unit" File: I:/win/554_git/Submission/MainFPGA/CPU/decode.sv Line: 55
Warning (10230): Verilog HDL assignment warning at control_unit.sv(38): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv Line: 38
Warning (10230): Verilog HDL assignment warning at control_unit.sv(43): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv Line: 43
Info (12128): Elaborating entity "extension_unit" for hierarchy "cpu:iCPU|decode:iDecode|extension_unit:iEU" File: I:/win/554_git/Submission/MainFPGA/CPU/decode.sv Line: 64
Info (12128): Elaborating entity "rf" for hierarchy "cpu:iCPU|decode:iDecode|rf:iRF" File: I:/win/554_git/Submission/MainFPGA/CPU/decode.sv Line: 86
Info (12128): Elaborating entity "branch_unit" for hierarchy "cpu:iCPU|decode:iDecode|branch_unit:iBU" File: I:/win/554_git/Submission/MainFPGA/CPU/decode.sv Line: 104
Info (12128): Elaborating entity "IDEXpipelineReg" for hierarchy "cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 257
Info (12128): Elaborating entity "execute" for hierarchy "cpu:iCPU|execute:iExecute" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 275
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:iCPU|execute:iExecute|ALU:iALU" File: I:/win/554_git/Submission/MainFPGA/CPU/execute.sv Line: 27
Info (12128): Elaborating entity "EXMEMpipelineReg" for hierarchy "cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 304
Info (12128): Elaborating entity "memory" for hierarchy "cpu:iCPU|memory:iMemory" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 331
Info (12128): Elaborating entity "dmem8" for hierarchy "cpu:iCPU|memory:iMemory|dmem8:iBNK0" File: I:/win/554_git/Submission/MainFPGA/CPU/memory.sv Line: 45
Warning (10850): Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range [0:8191] File: I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv Line: 37
Info (12128): Elaborating entity "dmem8" for hierarchy "cpu:iCPU|memory:iMemory|dmem8:iBNK1" File: I:/win/554_git/Submission/MainFPGA/CPU/memory.sv Line: 46
Warning (10850): Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range [0:8191] File: I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv Line: 37
Info (12128): Elaborating entity "dmem8" for hierarchy "cpu:iCPU|memory:iMemory|dmem8:iBNK2" File: I:/win/554_git/Submission/MainFPGA/CPU/memory.sv Line: 47
Warning (10850): Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range [0:8191] File: I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv Line: 37
Info (12128): Elaborating entity "dmem8" for hierarchy "cpu:iCPU|memory:iMemory|dmem8:iBNK3" File: I:/win/554_git/Submission/MainFPGA/CPU/memory.sv Line: 48
Warning (10850): Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range [0:8191] File: I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv Line: 37
Info (12128): Elaborating entity "MEMWBpipelineReg" for hierarchy "cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 361
Info (12128): Elaborating entity "wb" for hierarchy "cpu:iCPU|wb:iWB" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 374
Info (12128): Elaborating entity "forwardToEX" for hierarchy "cpu:iCPU|forwardToEX:iForwardToEX" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 396
Info (12128): Elaborating entity "forwardToD" for hierarchy "cpu:iCPU|forwardToD:iForwardToD" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 418
Info (12128): Elaborating entity "forwardToMEM" for hierarchy "cpu:iCPU|forwardToMEM:iForwardToMEM" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 438
Info (12128): Elaborating entity "HazardDetection" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect" File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 460
Info (12128): Elaborating entity "CheckForLoadToUse" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect|CheckForLoadToUse:check_for_load_to_use" File: I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv Line: 41
Warning (10036): Verilog HDL or VHDL warning at CheckForLoadToUse.sv(62): object "store_uses_load_rst_as_addr" assigned a value but never read File: I:/win/554_git/Submission/MainFPGA/CPU/CheckForLoadToUse.sv Line: 62
Info (12128): Elaborating entity "CheckForControlToUse" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch" File: I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv Line: 49
Info (12128): Elaborating entity "CheckForControlToUse" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch" File: I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv Line: 57
Info (12128): Elaborating entity "joystick" for hierarchy "joystick:ijoy" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 165
Warning (10230): Verilog HDL assignment warning at joystick.sv(62): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv Line: 62
Info (10264): Verilog HDL Case Statement information at joystick.sv(114): all case item expressions in this case statement are onehot File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv Line: 114
Info (12128): Elaborating entity "A2D_intf" for hierarchy "joystick:ijoy|A2D_intf:iADC" File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv Line: 52
Warning (10230): Verilog HDL assignment warning at A2D_intf.sv(37): truncated value with size 32 to match size of target (12) File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv Line: 37
Info (12128): Elaborating entity "SPI_M" for hierarchy "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI" File: I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv Line: 96
Info (12128): Elaborating entity "interface_to_secondary_FPGA" for hierarchy "interface_to_secondary_FPGA:iGame" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 170
Info (12128): Elaborating entity "BMP_display" for hierarchy "BMP_display:IBMP" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 179
Warning (10034): Output port "LEDR" at BMP_display.v(15) has no driver File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 15
Info (12128): Elaborating entity "VGA_timing" for hierarchy "BMP_display:IBMP|VGA_timing:iVGATM" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 68
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(60): truncated value with size 32 to match size of target (7) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 60
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(67): truncated value with size 9 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(69): truncated value with size 9 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 69
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(71): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(82): truncated value with size 32 to match size of target (10) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 82
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(93): truncated value with size 32 to match size of target (9) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 93
Warning (10230): Verilog HDL assignment warning at VGA_timing.sv(101): truncated value with size 32 to match size of target (19) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv Line: 101
Info (12128): Elaborating entity "videoMem" for hierarchy "BMP_display:IBMP|videoMem:comb_3" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 73
Info (12128): Elaborating entity "PlaceBMP" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v Line: 87
Warning (10858): Verilog HDL warning at PlaceBMP.sv(64): object bmp_read10 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 64
Warning (10858): Verilog HDL warning at PlaceBMP.sv(65): object bmp_read11 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 65
Warning (10858): Verilog HDL warning at PlaceBMP.sv(66): object bmp_read12 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 66
Warning (10858): Verilog HDL warning at PlaceBMP.sv(67): object bmp_read13 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 67
Warning (10858): Verilog HDL warning at PlaceBMP.sv(68): object bmp_read14 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 68
Warning (10858): Verilog HDL warning at PlaceBMP.sv(69): object bmp_read15 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 69
Warning (10858): Verilog HDL warning at PlaceBMP.sv(70): object bmp_read16 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 70
Warning (10858): Verilog HDL warning at PlaceBMP.sv(71): object bmp_read17 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 71
Warning (10858): Verilog HDL warning at PlaceBMP.sv(76): object bmp_read22 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 76
Warning (10858): Verilog HDL warning at PlaceBMP.sv(77): object bmp_read23 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 77
Warning (10858): Verilog HDL warning at PlaceBMP.sv(78): object bmp_read24 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 78
Warning (10858): Verilog HDL warning at PlaceBMP.sv(79): object bmp_read25 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 79
Warning (10858): Verilog HDL warning at PlaceBMP.sv(80): object bmp_read26 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 80
Warning (10858): Verilog HDL warning at PlaceBMP.sv(81): object bmp_read27 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 81
Warning (10858): Verilog HDL warning at PlaceBMP.sv(82): object bmp_read28 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 82
Warning (10858): Verilog HDL warning at PlaceBMP.sv(83): object bmp_read29 used but never assigned File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 83
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(143): truncated value with size 32 to match size of target (16) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 143
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(150): truncated value with size 16 to match size of target (14) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 150
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(152): truncated value with size 32 to match size of target (14) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 152
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(156): truncated value with size 32 to match size of target (14) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 156
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(167): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 167
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(180): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 180
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(213): truncated value with size 32 to match size of target (19) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 213
Warning (10230): Verilog HDL assignment warning at PlaceBMP.sv(371): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 371
Warning (10030): Net "bmp_read10" at PlaceBMP.sv(64) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 64
Warning (10030): Net "bmp_read11" at PlaceBMP.sv(65) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 65
Warning (10030): Net "bmp_read12" at PlaceBMP.sv(66) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 66
Warning (10030): Net "bmp_read13" at PlaceBMP.sv(67) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 67
Warning (10030): Net "bmp_read14" at PlaceBMP.sv(68) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 68
Warning (10030): Net "bmp_read15" at PlaceBMP.sv(69) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 69
Warning (10030): Net "bmp_read16" at PlaceBMP.sv(70) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 70
Warning (10030): Net "bmp_read17" at PlaceBMP.sv(71) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 71
Warning (10030): Net "bmp_read22" at PlaceBMP.sv(76) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 76
Warning (10030): Net "bmp_read23" at PlaceBMP.sv(77) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 77
Warning (10030): Net "bmp_read24" at PlaceBMP.sv(78) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 78
Warning (10030): Net "bmp_read25" at PlaceBMP.sv(79) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 79
Warning (10030): Net "bmp_read26" at PlaceBMP.sv(80) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 80
Warning (10030): Net "bmp_read27" at PlaceBMP.sv(81) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 81
Warning (10030): Net "bmp_read28" at PlaceBMP.sv(82) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 82
Warning (10030): Net "bmp_read29" at PlaceBMP.sv(83) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 83
Info (12128): Elaborating entity "BMP_ROM_Brick_Block" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 327
Warning (10030): Net "rom.data_a" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletE" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 328
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletN" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 329
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletNE" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 330
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletNW" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 331
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletS" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 332
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletSE" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 333
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletSW" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 334
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_BulletW" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 335
Warning (10030): Net "rom.data_a" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_EnemyTankBaseEast" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 345
Warning (10030): Net "rom.data_a" at BMP_ROM_EnemyTankBaseEast.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_EnemyTankBaseEast.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_EnemyTankBaseEast.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_EnemyTankBaseNorth" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 346
Warning (10030): Net "rom.data_a" at BMP_ROM_EnemyTankBaseNorth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_EnemyTankBaseNorth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_EnemyTankBaseNorth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_EnemyTankBaseSouth" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 347
Warning (10030): Net "rom.data_a" at BMP_ROM_EnemyTankBaseSouth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_EnemyTankBaseSouth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_EnemyTankBaseSouth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_EnemyTankBaseWest" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 348
Warning (10030): Net "rom.data_a" at BMP_ROM_EnemyTankBaseWest.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_EnemyTankBaseWest.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_EnemyTankBaseWest.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankBaseEast" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 357
Warning (10030): Net "rom.data_a" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankBaseNorth" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 358
Warning (10030): Net "rom.data_a" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankBaseSouth" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 359
Warning (10030): Net "rom.data_a" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankBaseWest" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 360
Warning (10030): Net "rom.data_a" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunE" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 361
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunN" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 362
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunNE" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 363
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunNW" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 364
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunS" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 365
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunSE" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 366
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunSW" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 367
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v Line: 7
Info (12128): Elaborating entity "BMP_ROM_TankGunW" for hierarchy "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41" File: I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv Line: 368
Warning (10030): Net "rom.data_a" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v Line: 7
Warning (10030): Net "rom.waddr_a" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v Line: 7
Warning (10030): Net "rom.we_a" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0' File: I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb84.tdf
    Info (12023): Found entity 1: altsyncram_eb84 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_eb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: I:/win/554_git/Submission/MainFPGA/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/win/554_git/Submission/MainFPGA/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: I:/win/554_git/Submission/MainFPGA/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: I:/win/554_git/Submission/MainFPGA/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: I:/win/554_git/Submission/MainFPGA/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: I:/win/554_git/Submission/MainFPGA/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/win/554_git/Submission/MainFPGA/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/win/554_git/Submission/MainFPGA/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.03.11:35:41 Progress: Loading sld7e99d469/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu:iCPU|decode:iDecode|rf:iRF|mem1" is uninferred due to asynchronous read logic File: I:/win/554_git/Submission/MainFPGA/CPU/rf.sv Line: 24
    Info (276007): RAM logic "bootloader:iboot|circular_queue:iCPUQueue|queue" is uninferred due to asynchronous read logic File: I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv Line: 14
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletW_a2470169.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletSW_d336ef3f.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletSE_d336ef2d.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletS_a247016d.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletNW_d336ef81.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletNE_d336ef93.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletN_a2470172.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletE_a247017b.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 24 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BMP_display:IBMP|videoMem:comb_3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|fetch:iFetch|instr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tanks_test1.ram0_fetch_6891918.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|branch_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kge1.tdf
    Info (12023): Found entity 1: altsyncram_kge1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_kge1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ne1.tdf
    Info (12023): Found entity 1: altsyncram_7ne1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_7ne1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1oe1.tdf
    Info (12023): Found entity 1: altsyncram_1oe1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_1oe1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ie1.tdf
    Info (12023): Found entity 1: altsyncram_3ie1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_3ie1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qme1.tdf
    Info (12023): Found entity 1: altsyncram_qme1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_qme1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sne1.tdf
    Info (12023): Found entity 1: altsyncram_sne1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_sne1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ige1.tdf
    Info (12023): Found entity 1: altsyncram_ige1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_ige1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5je1.tdf
    Info (12023): Found entity 1: altsyncram_5je1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_5je1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fte1.tdf
    Info (12023): Found entity 1: altsyncram_fte1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_fte1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63f1.tdf
    Info (12023): Found entity 1: altsyncram_63f1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_63f1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2f1.tdf
    Info (12023): Found entity 1: altsyncram_h2f1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_h2f1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1te1.tdf
    Info (12023): Found entity 1: altsyncram_1te1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_1te1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rif1.tdf
    Info (12023): Found entity 1: altsyncram_rif1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_rif1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejf1.tdf
    Info (12023): Found entity 1: altsyncram_ejf1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_ejf1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gf1.tdf
    Info (12023): Found entity 1: altsyncram_1gf1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_1gf1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgf1.tdf
    Info (12023): Found entity 1: altsyncram_fgf1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_fgf1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vpe1.tdf
    Info (12023): Found entity 1: altsyncram_vpe1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_vpe1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "BMP_display:IBMP|videoMem:comb_3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofn1.tdf
    Info (12023): Found entity 1: altsyncram_ofn1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_ofn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: I:/win/554_git/Submission/MainFPGA/db/decode_3na.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hhb.tdf
    Info (12023): Found entity 1: mux_hhb File: I:/win/554_git/Submission/MainFPGA/db/mux_hhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_juu1.tdf
    Info (12023): Found entity 1: altsyncram_juu1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_juu1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v0v1.tdf
    Info (12023): Found entity 1: altsyncram_v0v1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_v0v1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3tu1.tdf
    Info (12023): Found entity 1: altsyncram_3tu1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_3tu1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jsu1.tdf
    Info (12023): Found entity 1: altsyncram_jsu1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_jsu1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tanks_test1.ram0_fetch_6891918.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40s1.tdf
    Info (12023): Found entity 1: altsyncram_40s1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_40s1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|altsyncram:branch_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36k1.tdf
    Info (12023): Found entity 1: altsyncram_36k1 File: I:/win/554_git/Submission/MainFPGA/db/altsyncram_36k1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver. File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[35]" and its non-tri-state driver. File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 19
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 35
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 43
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
Warning (13012): Latch data_out[1] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[0] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[7] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[6] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[5] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[4] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[3] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[2] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[22] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[23] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[24] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[25] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[26] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[27] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[28] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[21] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[19] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[20] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[18] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[17] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[29] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[13] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[30] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[14] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[15] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[31] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13012): Latch data_out[16] has unsafe behavior File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:iCPU|we File: I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv Line: 306
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[3]~synth" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
    Warning (13010): Node "GPIO_1[35]~synth" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 77
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 20
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 29
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 30
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 30
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 31
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 32
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 33
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 34
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 36
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 38
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 39
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 42
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 57
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 57
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 57
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 57
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 64
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 64
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 64
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 64
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 64
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 64
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 66
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 66
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 66
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 66
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 66
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 66
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 68
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 68
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 68
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 68
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 68
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 68
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 69
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/win/554_git/Submission/MainFPGA/tanks_test1.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 24
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 25
    Warning (15610): No output dependent on input pin "CLOCK_50" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 54
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/win/554_git/Submission/MainFPGA/tanks_test1.v Line: 60
Info (21057): Implemented 9268 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 92 bidirectional pins
    Info (21061): Implemented 8595 logic cells
    Info (21064): Implemented 443 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 404 warnings
    Info: Peak virtual memory: 5115 megabytes
    Info: Processing ended: Fri May  3 11:36:25 2024
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/win/554_git/Submission/MainFPGA/tanks_test1.map.smsg.


