<HTML>
  <HEAD> <title>interconnect_ip_register_count.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_register_count.html</CENTER></H1>
<PRE>
****************************************
<A NAME="interconnect_ip_90"></A>Report : register count
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

</PRE><PRE>

</PRE><PRE>
The design interconnect_ip contains 1683 registers.

</PRE><PRE>
There are 126 positive edge flip-flops in clock domain 'HCLK_hclk', as follows:
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>i_ahb_U_dfltslv_current_state_reg
i_ahb_U_dfltslv_hresp_none_reg_0_
i_ahb_U_mux_hsel_prev_reg_3_
i_ahb_U_mux_hsel_prev_reg_2_
i_ahb_U_mux_hsel_prev_reg_1_
i_ahb_U_arblite_hmastlock_reg
i_apb_U_DW_apb_ahbsif_state_reg_0_
i_apb_U_DW_apb_ahbsif_pipeline_reg
i_apb_U_DW_apb_ahbsif_state_reg_1_
i_apb_U_DW_apb_ahbsif_state_reg_2_
i_apb_U_DW_apb_ahbsif_piped_hwrite_reg
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_2_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_3_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_4_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_5_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_6_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_7_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_12_
i_apb_U_DW_apb_ahbsif_piped_haddr_reg_16_
i_apb_U_DW_apb_ahbsif_use_saved_reg
i_apb_U_DW_apb_ahbsif_use_saved_data_reg
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_1_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_2_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_3_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_4_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_5_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_6_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_7_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_8_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_9_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_10_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_11_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_12_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_13_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_14_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_15_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_16_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_17_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_18_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_19_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_20_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_21_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_22_
i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_23_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_2_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_3_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_4_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_5_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_6_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_7_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_13_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_14_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_15_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_16_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_17_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_18_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_19_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_20_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_21_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_22_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_23_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_24_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_25_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_26_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_27_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_28_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_29_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_30_
i_apb_U_DW_apb_ahbsif_saved_haddr_reg_31_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_1_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_2_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_3_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_4_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_6_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_7_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_8_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_9_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_10_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_11_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_12_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_13_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_14_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_15_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_16_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_17_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_18_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_19_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_20_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_21_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_22_
i_apb_U_DW_apb_ahbsif_pwdata_int_reg_23_
i_apb_U_DW_apb_ahbsif_pwrite_reg
i_apb_U_DW_apb_ahbsif_paddr_reg_2_
i_apb_U_DW_apb_ahbsif_paddr_reg_3_
i_apb_U_DW_apb_ahbsif_paddr_reg_4_
i_apb_U_DW_apb_ahbsif_paddr_reg_5_
i_apb_U_DW_apb_ahbsif_paddr_reg_6_
i_apb_U_DW_apb_ahbsif_paddr_reg_7_
i_apb_U_DW_apb_ahbsif_paddr_reg_12_
i_apb_U_DW_apb_ahbsif_paddr_reg_13_
i_apb_U_DW_apb_ahbsif_paddr_reg_14_
i_apb_U_DW_apb_ahbsif_paddr_reg_15_
i_apb_U_DW_apb_ahbsif_paddr_reg_16_
i_apb_U_DW_apb_ahbsif_paddr_reg_17_
i_apb_U_DW_apb_ahbsif_paddr_reg_18_
i_apb_U_DW_apb_ahbsif_paddr_reg_19_
i_apb_U_DW_apb_ahbsif_paddr_reg_20_
i_apb_U_DW_apb_ahbsif_paddr_reg_21_
i_apb_U_DW_apb_ahbsif_paddr_reg_22_
i_apb_U_DW_apb_ahbsif_paddr_reg_23_
i_apb_U_DW_apb_ahbsif_paddr_reg_24_
i_apb_U_DW_apb_ahbsif_paddr_reg_25_
i_apb_U_DW_apb_ahbsif_paddr_reg_26_
i_apb_U_DW_apb_ahbsif_paddr_reg_27_
i_apb_U_DW_apb_ahbsif_paddr_reg_28_
i_apb_U_DW_apb_ahbsif_paddr_reg_29_
i_apb_U_DW_apb_ahbsif_paddr_reg_30_
i_apb_U_DW_apb_ahbsif_paddr_reg_31_
i_apb_U_DW_apb_ahbsif_psel_en_reg
i_apb_U_DW_apb_ahbsif_penable_reg
i_apb_U_DW_apb_ahbsif_hready_resp_reg
i_ahb_U_mux_hsel_prev_reg_4_


There are 960 positive edge flip-flops in clock domain 'PCLK_pclk', as follows:
****************************************
i_ssi_U_biu_prdata_reg_16_
i_ssi_U_biu_prdata_reg_17_
i_ssi_U_biu_prdata_reg_18_
i_ssi_U_biu_prdata_reg_19_
i_ssi_U_biu_prdata_reg_20_
i_ssi_U_biu_prdata_reg_21_
i_ssi_U_biu_prdata_reg_22_
i_ssi_U_biu_prdata_reg_23_
i_ssi_U_biu_prdata_reg_24_
i_ssi_U_biu_prdata_reg_25_
i_ssi_U_biu_prdata_reg_26_
i_ssi_U_biu_prdata_reg_27_
i_ssi_U_biu_prdata_reg_28_
i_ssi_U_biu_prdata_reg_29_
i_ssi_U_biu_prdata_reg_30_
i_ssi_U_biu_prdata_reg_31_
i_ssi_U_regfile_ser_reg_0_
i_ssi_U_regfile_rxftlr_reg_0_
i_ssi_U_regfile_rxftlr_reg_1_
i_ssi_U_regfile_rxftlr_reg_2_
i_ssi_U_regfile_txftlr_reg_0_
i_ssi_U_regfile_txftlr_reg_1_
i_ssi_U_regfile_txftlr_reg_2_
i_ssi_U_regfile_ssienr_reg
i_ssi_U_regfile_mwcr_ir_reg_0_
i_ssi_U_regfile_mwcr_ir_reg_1_
i_ssi_U_regfile_mwcr_ir_reg_2_
i_ssi_U_regfile_baudr_reg_4_
i_ssi_U_regfile_baudr_reg_8_
i_ssi_U_regfile_baudr_reg_9_
i_ssi_U_regfile_baudr_reg_10_
i_ssi_U_regfile_baudr_reg_11_
i_ssi_U_regfile_baudr_reg_12_
i_ssi_U_regfile_baudr_reg_13_
i_ssi_U_regfile_baudr_reg_14_
i_ssi_U_regfile_baudr_reg_15_
i_ssi_U_regfile_ctrlr1_reg_0_
i_ssi_U_regfile_ctrlr1_reg_1_
i_ssi_U_regfile_ctrlr1_reg_2_
i_ssi_U_regfile_ctrlr1_reg_4_
i_ssi_U_regfile_ctrlr1_reg_5_
i_ssi_U_biu_prdata_reg_7_
i_ssi_U_regfile_ctrlr1_reg_12_
i_ssi_U_regfile_ctrlr1_reg_13_
i_ssi_U_regfile_ctrlr1_reg_14_
i_ssi_U_regfile_ctrlr0_ir_reg_4_
i_ssi_U_regfile_ctrlr0_ir_reg_5_
i_ssi_U_regfile_ctrlr0_ir_reg_7_
i_ssi_U_regfile_ctrlr0_ir_reg_8_
i_ssi_U_biu_prdata_reg_8_
i_ssi_U_regfile_ctrlr0_ir_reg_9_
i_ssi_U_biu_prdata_reg_9_
i_ssi_U_regfile_ctrlr0_ir_reg_10_
i_ssi_U_biu_prdata_reg_10_
i_ssi_U_regfile_ctrlr0_ir_reg_11_
i_ssi_U_biu_prdata_reg_11_
i_ssi_U_regfile_ctrlr0_ir_reg_12_
i_ssi_U_biu_prdata_reg_12_
i_ssi_U_regfile_ctrlr0_ir_reg_13_
i_ssi_U_biu_prdata_reg_13_
i_ssi_U_regfile_ctrlr0_ir_reg_14_
i_ssi_U_biu_prdata_reg_14_
i_ssi_U_regfile_ctrlr0_ir_reg_15_
i_ssi_U_biu_prdata_reg_15_
i_ssi_U_fifo_tx_push_dly_reg
i_ssi_U_fifo_rx_pop_dly_reg
i_ssi_U_fifo_tx_pop_edge_reg
i_ssi_U_fifo_tx_pop_sync_dly_reg
i_ssi_U_intctl_irisr_tx_empty_reg
i_ssi_U_intctl_irisr_tx_fifo_overflow_reg
i_ssi_U_dff_tx_mem_reg_7__0_
i_ssi_U_dff_tx_mem_reg_7__1_
i_ssi_U_dff_tx_mem_reg_7__2_
i_ssi_U_dff_tx_mem_reg_7__3_
i_ssi_U_dff_tx_mem_reg_7__4_
i_ssi_U_dff_tx_mem_reg_7__5_
i_ssi_U_dff_tx_mem_reg_7__6_
i_ssi_U_dff_tx_mem_reg_7__7_
i_ssi_U_dff_tx_mem_reg_7__8_
i_ssi_U_dff_tx_mem_reg_7__9_
i_ssi_U_dff_tx_mem_reg_7__10_
i_ssi_U_dff_tx_mem_reg_7__11_
i_ssi_U_dff_tx_mem_reg_7__12_
i_ssi_U_dff_tx_mem_reg_7__13_
i_ssi_U_dff_tx_mem_reg_7__14_
i_ssi_U_dff_tx_mem_reg_7__15_
i_ssi_U_dff_tx_mem_reg_5__0_
i_ssi_U_dff_tx_mem_reg_5__1_
i_ssi_U_dff_tx_mem_reg_5__2_
i_ssi_U_dff_tx_mem_reg_5__3_
i_ssi_U_dff_tx_mem_reg_5__4_
i_ssi_U_dff_tx_mem_reg_5__5_
i_ssi_U_dff_tx_mem_reg_5__6_
i_ssi_U_dff_tx_mem_reg_5__7_
i_ssi_U_dff_tx_mem_reg_5__8_
i_ssi_U_dff_tx_mem_reg_5__9_
i_ssi_U_dff_tx_mem_reg_5__10_
i_ssi_U_dff_tx_mem_reg_5__11_
i_ssi_U_dff_tx_mem_reg_5__12_
i_ssi_U_dff_tx_mem_reg_5__13_
i_ssi_U_dff_tx_mem_reg_5__14_
i_ssi_U_dff_tx_mem_reg_5__15_
i_ssi_U_dff_tx_mem_reg_3__0_
i_ssi_U_dff_tx_mem_reg_3__1_
i_ssi_U_dff_tx_mem_reg_3__2_
i_ssi_U_dff_tx_mem_reg_3__3_
i_ssi_U_dff_tx_mem_reg_3__4_
i_ssi_U_dff_tx_mem_reg_3__5_
i_ssi_U_dff_tx_mem_reg_3__6_
i_ssi_U_dff_tx_mem_reg_3__7_
i_ssi_U_dff_tx_mem_reg_3__8_
i_ssi_U_dff_tx_mem_reg_3__9_
i_ssi_U_dff_tx_mem_reg_3__10_
i_ssi_U_dff_tx_mem_reg_3__11_
i_ssi_U_dff_tx_mem_reg_3__12_
i_ssi_U_dff_tx_mem_reg_3__13_
i_ssi_U_dff_tx_mem_reg_3__14_
i_ssi_U_dff_tx_mem_reg_3__15_
i_ssi_U_dff_tx_mem_reg_1__0_
i_ssi_U_dff_tx_mem_reg_1__1_
i_ssi_U_dff_tx_mem_reg_1__2_
i_ssi_U_dff_tx_mem_reg_1__3_
i_ssi_U_dff_tx_mem_reg_1__4_
i_ssi_U_dff_tx_mem_reg_1__5_
i_ssi_U_dff_tx_mem_reg_1__6_
i_ssi_U_dff_tx_mem_reg_1__7_
i_ssi_U_dff_tx_mem_reg_1__8_
i_ssi_U_dff_tx_mem_reg_1__9_
i_ssi_U_dff_tx_mem_reg_1__10_
i_ssi_U_dff_tx_mem_reg_1__11_
i_ssi_U_dff_tx_mem_reg_1__12_
i_ssi_U_dff_tx_mem_reg_1__13_
i_ssi_U_dff_tx_mem_reg_1__14_
i_ssi_U_dff_tx_mem_reg_1__15_
i_ssi_U_dff_tx_mem_reg_6__0_
i_ssi_U_dff_tx_mem_reg_6__1_
i_ssi_U_dff_tx_mem_reg_6__2_
i_ssi_U_dff_tx_mem_reg_6__3_
i_ssi_U_dff_tx_mem_reg_6__4_
i_ssi_U_dff_tx_mem_reg_6__5_
i_ssi_U_dff_tx_mem_reg_6__6_
i_ssi_U_dff_tx_mem_reg_6__7_
i_ssi_U_dff_tx_mem_reg_6__8_
i_ssi_U_dff_tx_mem_reg_6__9_
i_ssi_U_dff_tx_mem_reg_6__10_
i_ssi_U_dff_tx_mem_reg_6__11_
i_ssi_U_dff_tx_mem_reg_6__12_
i_ssi_U_dff_tx_mem_reg_6__13_
i_ssi_U_dff_tx_mem_reg_6__14_
i_ssi_U_dff_tx_mem_reg_6__15_
i_ssi_U_dff_tx_mem_reg_4__0_
i_ssi_U_dff_tx_mem_reg_4__1_
i_ssi_U_dff_tx_mem_reg_4__2_
i_ssi_U_dff_tx_mem_reg_4__3_
i_ssi_U_dff_tx_mem_reg_4__4_
i_ssi_U_dff_tx_mem_reg_4__5_
i_ssi_U_dff_tx_mem_reg_4__6_
i_ssi_U_dff_tx_mem_reg_4__7_
i_ssi_U_dff_tx_mem_reg_4__8_
i_ssi_U_dff_tx_mem_reg_4__9_
i_ssi_U_dff_tx_mem_reg_4__10_
i_ssi_U_dff_tx_mem_reg_4__11_
i_ssi_U_dff_tx_mem_reg_4__12_
i_ssi_U_dff_tx_mem_reg_4__13_
i_ssi_U_dff_tx_mem_reg_4__14_
i_ssi_U_dff_tx_mem_reg_4__15_
i_ssi_U_dff_tx_mem_reg_2__0_
i_ssi_U_dff_tx_mem_reg_2__1_
i_ssi_U_dff_tx_mem_reg_2__2_
i_ssi_U_dff_tx_mem_reg_2__3_
i_ssi_U_dff_tx_mem_reg_2__4_
i_ssi_U_dff_tx_mem_reg_2__5_
i_ssi_U_dff_tx_mem_reg_2__6_
i_ssi_U_dff_tx_mem_reg_2__7_
i_ssi_U_dff_tx_mem_reg_2__8_
i_ssi_U_dff_tx_mem_reg_2__9_
i_ssi_U_dff_tx_mem_reg_2__10_
i_ssi_U_dff_tx_mem_reg_2__11_
i_ssi_U_dff_tx_mem_reg_2__12_
i_ssi_U_dff_tx_mem_reg_2__13_
i_ssi_U_dff_tx_mem_reg_2__14_
i_ssi_U_dff_tx_mem_reg_2__15_
i_ssi_U_dff_tx_mem_reg_0__0_
i_ssi_U_dff_tx_mem_reg_0__1_
i_ssi_U_dff_tx_mem_reg_0__2_
i_ssi_U_dff_tx_mem_reg_0__3_
i_ssi_U_dff_tx_mem_reg_0__4_
i_ssi_U_dff_tx_mem_reg_0__5_
i_ssi_U_dff_tx_mem_reg_0__6_
i_ssi_U_dff_tx_mem_reg_0__7_
i_ssi_U_dff_tx_mem_reg_0__8_
i_ssi_U_dff_tx_mem_reg_0__9_
i_ssi_U_dff_tx_mem_reg_0__10_
i_ssi_U_dff_tx_mem_reg_0__11_
i_ssi_U_dff_tx_mem_reg_0__12_
i_ssi_U_dff_tx_mem_reg_0__13_
i_ssi_U_dff_tx_mem_reg_0__14_
i_ssi_U_dff_tx_mem_reg_0__15_
i_ssi_U_regfile_txflr_reg_0_
i_ssi_U_regfile_txflr_reg_1_
i_ssi_U_regfile_txflr_reg_2_
i_ssi_U_regfile_txflr_reg_3_
i_ssi_U_fifo_rx_push_edge_reg
i_ssi_U_fifo_rx_push_sync_dly_reg
i_ssi_U_intctl_irisr_rx_full_reg
i_ssi_U_biu_prdata_reg_4_
i_ssi_U_intctl_irisr_rx_fifo_overflow_reg
i_ssi_U_intctl_irisr_rx_fifo_underflow_reg
i_ssi_U_regfile_rxflr_reg_0_
i_ssi_U_regfile_rxflr_reg_1_
i_ssi_U_biu_prdata_reg_1_
i_ssi_U_regfile_rxflr_reg_2_
i_ssi_U_regfile_rxflr_reg_3_
i_ssi_U_biu_prdata_reg_3_
i_ssi_U_biu_prdata_reg_2_
i_ssi_U_dff_rx_mem_reg_7__1_
i_ssi_U_dff_rx_mem_reg_6__1_
i_ssi_U_dff_rx_mem_reg_5__1_
i_ssi_U_dff_rx_mem_reg_4__1_
i_ssi_U_dff_rx_mem_reg_3__1_
i_ssi_U_dff_rx_mem_reg_2__1_
i_ssi_U_dff_rx_mem_reg_1__1_
i_ssi_U_dff_rx_mem_reg_0__1_
i_ssi_U_dff_rx_mem_reg_7__2_
i_ssi_U_dff_rx_mem_reg_6__2_
i_ssi_U_dff_rx_mem_reg_5__2_
i_ssi_U_dff_rx_mem_reg_4__2_
i_ssi_U_dff_rx_mem_reg_3__2_
i_ssi_U_dff_rx_mem_reg_2__2_
i_ssi_U_dff_rx_mem_reg_1__2_
i_ssi_U_dff_rx_mem_reg_0__2_
i_ssi_U_dff_rx_mem_reg_7__3_
i_ssi_U_dff_rx_mem_reg_6__3_
i_ssi_U_dff_rx_mem_reg_5__3_
i_ssi_U_dff_rx_mem_reg_4__3_
i_ssi_U_dff_rx_mem_reg_3__3_
i_ssi_U_dff_rx_mem_reg_2__3_
i_ssi_U_dff_rx_mem_reg_1__3_
i_ssi_U_dff_rx_mem_reg_0__3_
i_ssi_U_dff_rx_mem_reg_7__4_
i_ssi_U_dff_rx_mem_reg_6__4_
i_ssi_U_dff_rx_mem_reg_5__4_
i_ssi_U_dff_rx_mem_reg_4__4_
i_ssi_U_dff_rx_mem_reg_3__4_
i_ssi_U_dff_rx_mem_reg_2__4_
i_ssi_U_dff_rx_mem_reg_1__4_
i_ssi_U_dff_rx_mem_reg_0__4_
i_ssi_U_dff_rx_mem_reg_7__5_
i_ssi_U_dff_rx_mem_reg_6__5_
i_ssi_U_dff_rx_mem_reg_5__5_
i_ssi_U_dff_rx_mem_reg_4__5_
i_ssi_U_dff_rx_mem_reg_3__5_
i_ssi_U_dff_rx_mem_reg_2__5_
i_ssi_U_dff_rx_mem_reg_1__5_
i_ssi_U_dff_rx_mem_reg_0__5_
i_ssi_U_dff_rx_mem_reg_7__6_
i_ssi_U_dff_rx_mem_reg_6__6_
i_ssi_U_dff_rx_mem_reg_5__6_
i_ssi_U_dff_rx_mem_reg_4__6_
i_ssi_U_dff_rx_mem_reg_3__6_
i_ssi_U_dff_rx_mem_reg_2__6_
i_ssi_U_dff_rx_mem_reg_1__6_
i_ssi_U_dff_rx_mem_reg_0__6_
i_ssi_U_dff_rx_mem_reg_7__7_
i_ssi_U_dff_rx_mem_reg_6__7_
i_ssi_U_dff_rx_mem_reg_5__7_
i_ssi_U_dff_rx_mem_reg_4__7_
i_ssi_U_dff_rx_mem_reg_3__7_
i_ssi_U_dff_rx_mem_reg_2__7_
i_ssi_U_dff_rx_mem_reg_1__7_
i_ssi_U_dff_rx_mem_reg_0__7_
i_ssi_U_dff_rx_mem_reg_7__8_
i_ssi_U_dff_rx_mem_reg_6__8_
i_ssi_U_dff_rx_mem_reg_5__8_
i_ssi_U_dff_rx_mem_reg_4__8_
i_ssi_U_dff_rx_mem_reg_3__8_
i_ssi_U_dff_rx_mem_reg_2__8_
i_ssi_U_dff_rx_mem_reg_1__8_
i_ssi_U_dff_rx_mem_reg_0__8_
i_ssi_U_dff_rx_mem_reg_7__9_
i_ssi_U_dff_rx_mem_reg_6__9_
i_ssi_U_dff_rx_mem_reg_5__9_
i_ssi_U_dff_rx_mem_reg_4__9_
i_ssi_U_dff_rx_mem_reg_3__9_
i_ssi_U_dff_rx_mem_reg_2__9_
i_ssi_U_dff_rx_mem_reg_1__9_
i_ssi_U_dff_rx_mem_reg_0__9_
i_ssi_U_dff_rx_mem_reg_7__10_
i_ssi_U_dff_rx_mem_reg_6__10_
i_ssi_U_dff_rx_mem_reg_5__10_
i_ssi_U_dff_rx_mem_reg_4__10_
i_ssi_U_dff_rx_mem_reg_3__10_
i_ssi_U_dff_rx_mem_reg_2__10_
i_ssi_U_dff_rx_mem_reg_1__10_
i_ssi_U_dff_rx_mem_reg_0__10_
i_ssi_U_dff_rx_mem_reg_7__11_
i_ssi_U_dff_rx_mem_reg_6__11_
i_ssi_U_dff_rx_mem_reg_5__11_
i_ssi_U_dff_rx_mem_reg_4__11_
i_ssi_U_dff_rx_mem_reg_3__11_
i_ssi_U_dff_rx_mem_reg_2__11_
i_ssi_U_dff_rx_mem_reg_1__11_
i_ssi_U_dff_rx_mem_reg_0__11_
i_ssi_U_dff_rx_mem_reg_7__12_
i_ssi_U_dff_rx_mem_reg_6__12_
i_ssi_U_dff_rx_mem_reg_5__12_
i_ssi_U_dff_rx_mem_reg_4__12_
i_ssi_U_dff_rx_mem_reg_3__12_
i_ssi_U_dff_rx_mem_reg_2__12_
i_ssi_U_dff_rx_mem_reg_1__12_
i_ssi_U_dff_rx_mem_reg_0__12_
i_ssi_U_dff_rx_mem_reg_7__13_
i_ssi_U_dff_rx_mem_reg_6__13_
i_ssi_U_dff_rx_mem_reg_5__13_
i_ssi_U_dff_rx_mem_reg_4__13_
i_ssi_U_dff_rx_mem_reg_3__13_
i_ssi_U_dff_rx_mem_reg_2__13_
i_ssi_U_dff_rx_mem_reg_1__13_
i_ssi_U_dff_rx_mem_reg_0__13_
i_ssi_U_dff_rx_mem_reg_7__14_
i_ssi_U_dff_rx_mem_reg_6__14_
i_ssi_U_dff_rx_mem_reg_5__14_
i_ssi_U_dff_rx_mem_reg_4__14_
i_ssi_U_dff_rx_mem_reg_3__14_
i_ssi_U_dff_rx_mem_reg_2__14_
i_ssi_U_dff_rx_mem_reg_1__14_
i_ssi_U_dff_rx_mem_reg_0__14_
i_ssi_U_dff_rx_mem_reg_7__15_
i_ssi_U_dff_rx_mem_reg_6__15_
i_ssi_U_dff_rx_mem_reg_5__15_
i_ssi_U_dff_rx_mem_reg_4__15_
i_ssi_U_dff_rx_mem_reg_3__15_
i_ssi_U_dff_rx_mem_reg_2__15_
i_ssi_U_dff_rx_mem_reg_1__15_
i_ssi_U_dff_rx_mem_reg_0__15_
i_ssi_U_dff_rx_mem_reg_7__0_
i_ssi_U_dff_rx_mem_reg_6__0_
i_ssi_U_dff_rx_mem_reg_5__0_
i_ssi_U_dff_rx_mem_reg_4__0_
i_ssi_U_dff_rx_mem_reg_3__0_
i_ssi_U_dff_rx_mem_reg_2__0_
i_ssi_U_dff_rx_mem_reg_1__0_
i_ssi_U_dff_rx_mem_reg_0__0_
i_ssi_U_regfile_ssi_sleep_ir_reg
i_ssi_U_regfile_multi_mst_edge_reg
i_ssi_U_intctl_irisr_mst_collision_reg
i_ssi_U_biu_prdata_reg_0_
i_ssi_U_biu_prdata_reg_5_
i_ssi_U_intctl_mst_contention_reg
i_ssi_U_regfile_i_sr_reg
i_ssi_U_biu_prdata_reg_6_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_12_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_12_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_12_
i_i2c_U_DW_apb_i2c_intctl_U_ic_rd_req_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_ic_rd_req_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_9_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_9_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_9_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_9_
i_i2c_U_DW_apb_i2c_fifo_tx_push_dly_reg
i_i2c_U_DW_apb_i2c_fifo_rx_pop_dly_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_11_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_11_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_11_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_8_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_8_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_8_
i_i2c_U_DW_apb_i2c_intctl_U_mst_activity_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_mst_activity_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_tx_pop_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_tx_pop_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_fifo_tx_pop_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_fifo_tx_pop_sync_dly_reg
i_i2c_U_dff_tx_mem_reg_7__0_
i_i2c_U_dff_tx_mem_reg_7__1_
i_i2c_U_dff_tx_mem_reg_7__2_
i_i2c_U_dff_tx_mem_reg_7__3_
i_i2c_U_dff_tx_mem_reg_7__4_
i_i2c_U_dff_tx_mem_reg_7__5_
i_i2c_U_dff_tx_mem_reg_7__6_
i_i2c_U_dff_tx_mem_reg_7__7_
i_i2c_U_dff_tx_mem_reg_7__8_
i_i2c_U_dff_tx_mem_reg_5__0_
i_i2c_U_dff_tx_mem_reg_5__1_
i_i2c_U_dff_tx_mem_reg_5__2_
i_i2c_U_dff_tx_mem_reg_5__3_
i_i2c_U_dff_tx_mem_reg_5__4_
i_i2c_U_dff_tx_mem_reg_5__5_
i_i2c_U_dff_tx_mem_reg_5__6_
i_i2c_U_dff_tx_mem_reg_5__7_
i_i2c_U_dff_tx_mem_reg_5__8_
i_i2c_U_dff_tx_mem_reg_3__0_
i_i2c_U_dff_tx_mem_reg_3__1_
i_i2c_U_dff_tx_mem_reg_3__2_
i_i2c_U_dff_tx_mem_reg_3__3_
i_i2c_U_dff_tx_mem_reg_3__4_
i_i2c_U_dff_tx_mem_reg_3__5_
i_i2c_U_dff_tx_mem_reg_3__6_
i_i2c_U_dff_tx_mem_reg_3__7_
i_i2c_U_dff_tx_mem_reg_3__8_
i_i2c_U_dff_tx_mem_reg_1__0_
i_i2c_U_dff_tx_mem_reg_1__1_
i_i2c_U_dff_tx_mem_reg_1__2_
i_i2c_U_dff_tx_mem_reg_1__3_
i_i2c_U_dff_tx_mem_reg_1__4_
i_i2c_U_dff_tx_mem_reg_1__5_
i_i2c_U_dff_tx_mem_reg_1__6_
i_i2c_U_dff_tx_mem_reg_1__7_
i_i2c_U_dff_tx_mem_reg_1__8_
i_i2c_U_dff_tx_mem_reg_6__0_
i_i2c_U_dff_tx_mem_reg_6__1_
i_i2c_U_dff_tx_mem_reg_6__2_
i_i2c_U_dff_tx_mem_reg_6__3_
i_i2c_U_dff_tx_mem_reg_6__4_
i_i2c_U_dff_tx_mem_reg_6__5_
i_i2c_U_dff_tx_mem_reg_6__6_
i_i2c_U_dff_tx_mem_reg_6__7_
i_i2c_U_dff_tx_mem_reg_6__8_
i_i2c_U_dff_tx_mem_reg_4__0_
i_i2c_U_dff_tx_mem_reg_4__1_
i_i2c_U_dff_tx_mem_reg_4__2_
i_i2c_U_dff_tx_mem_reg_4__3_
i_i2c_U_dff_tx_mem_reg_4__4_
i_i2c_U_dff_tx_mem_reg_4__5_
i_i2c_U_dff_tx_mem_reg_4__6_
i_i2c_U_dff_tx_mem_reg_4__7_
i_i2c_U_dff_tx_mem_reg_4__8_
i_i2c_U_dff_tx_mem_reg_2__0_
i_i2c_U_dff_tx_mem_reg_2__1_
i_i2c_U_dff_tx_mem_reg_2__2_
i_i2c_U_dff_tx_mem_reg_2__3_
i_i2c_U_dff_tx_mem_reg_2__4_
i_i2c_U_dff_tx_mem_reg_2__5_
i_i2c_U_dff_tx_mem_reg_2__6_
i_i2c_U_dff_tx_mem_reg_2__7_
i_i2c_U_dff_tx_mem_reg_2__8_
i_i2c_U_dff_tx_mem_reg_0__0_
i_i2c_U_dff_tx_mem_reg_0__1_
i_i2c_U_dff_tx_mem_reg_0__2_
i_i2c_U_dff_tx_mem_reg_0__3_
i_i2c_U_dff_tx_mem_reg_0__4_
i_i2c_U_dff_tx_mem_reg_0__5_
i_i2c_U_dff_tx_mem_reg_0__6_
i_i2c_U_dff_tx_mem_reg_0__7_
i_i2c_U_dff_tx_mem_reg_0__8_
i_i2c_U_DW_apb_i2c_intctl_U_s_det_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_s_det_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_s_det_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_rx_done_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_rx_done_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_rx_done_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_rx_gen_call_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_rx_gen_call_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_rx_gen_call_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_slv_activity_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_slv_activity_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_15_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_15_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_15_
i_i2c_U_DW_apb_i2c_intctl_U_slv_rx_aborted_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_slv_rx_aborted_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_rx_push_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_rx_push_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_fifo_rx_push_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_fifo_rx_push_sync_dly_reg
i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
i_i2c_U_DW_apb_i2c_intctl_U_slv_fifo_filled_and_flushed_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_slv_fifo_filled_and_flushed_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_p_det_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_p_det_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_p_det_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_13_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_13_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_13_
i_i2c_U_DW_apb_i2c_intctl_U_slv_clr_leftover_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_slv_clr_leftover_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_slv_clr_leftover_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_6_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_6_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_6_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_7_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_7_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_7_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_3_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_3_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_3_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_1_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_1_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_1_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_2_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_2_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_2_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_4_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_4_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_4_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_10_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_10_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_10_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_14_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_14_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_14_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_16_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_16_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_16_
i_i2c_U_DW_apb_i2c_intctl_U_set_tx_empty_en_flg_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_intctl_U_set_tx_empty_en_flg_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_intctl_set_tx_empty_en_flg_sync_q_reg
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_meta_reg_5_
i_i2c_U_DW_apb_i2c_intctl_U_tx_abrt_source_sync_sample_syncl_reg_5_
i_i2c_U_DW_apb_i2c_intctl_tx_abrt_source_sync_q_reg_5_
i_i2c_U_DW_apb_i2c_intctl_raw_gen_call_reg
i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_activity_reg
i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_stop_det_reg
i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_start_det_reg
i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_rx_done_reg
i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_16_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_0_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_1_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_2_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_3_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_4_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_5_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_6_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_7_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_8_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_10_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_11_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_12_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_13_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_14_
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_source_reg_15_
i_i2c_U_DW_apb_i2c_intctl_raw_tx_abrt_reg
i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_rd_req_reg
i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_rx_under_reg
i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_rx_over_reg
i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
i_i2c_U_DW_apb_i2c_intctl_raw_tx_over_reg
i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
i_i2c_U_DW_apb_i2c_biu_prdata_reg_0_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_1_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_2_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_3_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_4_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_5_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_6_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_7_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_8_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_9_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_10_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_11_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_12_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_13_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_14_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_15_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_16_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_17_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_18_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_19_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_20_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_21_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_22_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_23_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_24_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_25_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_26_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_28_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_29_
i_i2c_U_DW_apb_i2c_biu_prdata_reg_30_
i_i2c_U_dff_rx_mem_reg_7__0_
i_i2c_U_dff_rx_mem_reg_6__0_
i_i2c_U_dff_rx_mem_reg_5__0_
i_i2c_U_dff_rx_mem_reg_4__0_
i_i2c_U_dff_rx_mem_reg_3__0_
i_i2c_U_dff_rx_mem_reg_2__0_
i_i2c_U_dff_rx_mem_reg_1__0_
i_i2c_U_dff_rx_mem_reg_0__0_
i_i2c_U_dff_rx_mem_reg_7__1_
i_i2c_U_dff_rx_mem_reg_6__1_
i_i2c_U_dff_rx_mem_reg_5__1_
i_i2c_U_dff_rx_mem_reg_4__1_
i_i2c_U_dff_rx_mem_reg_3__1_
i_i2c_U_dff_rx_mem_reg_2__1_
i_i2c_U_dff_rx_mem_reg_1__1_
i_i2c_U_dff_rx_mem_reg_0__1_
i_i2c_U_dff_rx_mem_reg_7__2_
i_i2c_U_dff_rx_mem_reg_6__2_
i_i2c_U_dff_rx_mem_reg_5__2_
i_i2c_U_dff_rx_mem_reg_4__2_
i_i2c_U_dff_rx_mem_reg_3__2_
i_i2c_U_dff_rx_mem_reg_2__2_
i_i2c_U_dff_rx_mem_reg_1__2_
i_i2c_U_dff_rx_mem_reg_0__2_
i_i2c_U_dff_rx_mem_reg_7__3_
i_i2c_U_dff_rx_mem_reg_6__3_
i_i2c_U_dff_rx_mem_reg_5__3_
i_i2c_U_dff_rx_mem_reg_4__3_
i_i2c_U_dff_rx_mem_reg_3__3_
i_i2c_U_dff_rx_mem_reg_2__3_
i_i2c_U_dff_rx_mem_reg_1__3_
i_i2c_U_dff_rx_mem_reg_0__3_
i_i2c_U_dff_rx_mem_reg_7__4_
i_i2c_U_dff_rx_mem_reg_6__4_
i_i2c_U_dff_rx_mem_reg_5__4_
i_i2c_U_dff_rx_mem_reg_4__4_
i_i2c_U_dff_rx_mem_reg_3__4_
i_i2c_U_dff_rx_mem_reg_2__4_
i_i2c_U_dff_rx_mem_reg_1__4_
i_i2c_U_dff_rx_mem_reg_0__4_
i_i2c_U_dff_rx_mem_reg_7__5_
i_i2c_U_dff_rx_mem_reg_6__5_
i_i2c_U_dff_rx_mem_reg_5__5_
i_i2c_U_dff_rx_mem_reg_4__5_
i_i2c_U_dff_rx_mem_reg_3__5_
i_i2c_U_dff_rx_mem_reg_2__5_
i_i2c_U_dff_rx_mem_reg_1__5_
i_i2c_U_dff_rx_mem_reg_0__5_
i_i2c_U_dff_rx_mem_reg_7__6_
i_i2c_U_dff_rx_mem_reg_6__6_
i_i2c_U_dff_rx_mem_reg_5__6_
i_i2c_U_dff_rx_mem_reg_4__6_
i_i2c_U_dff_rx_mem_reg_3__6_
i_i2c_U_dff_rx_mem_reg_2__6_
i_i2c_U_dff_rx_mem_reg_1__6_
i_i2c_U_dff_rx_mem_reg_0__6_
i_i2c_U_dff_rx_mem_reg_7__7_
i_i2c_U_dff_rx_mem_reg_6__7_
i_i2c_U_dff_rx_mem_reg_5__7_
i_i2c_U_dff_rx_mem_reg_4__7_
i_i2c_U_dff_rx_mem_reg_3__7_
i_i2c_U_dff_rx_mem_reg_2__7_
i_i2c_U_dff_rx_mem_reg_1__7_
i_i2c_U_dff_rx_mem_reg_0__7_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_0_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_1_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_2_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_3_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_4_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_5_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_6_
i_i2c_U_DW_apb_i2c_fifo_tx_fifo_cmd_cntr_reg_7_
i_ssi_U_fifo_U_tx_fifo_empty_n_reg
i_ssi_U_fifo_U_tx_fifo_rd_addr_int_reg_2_
i_ssi_U_fifo_U_tx_fifo_word_count_reg_2_
i_ssi_U_fifo_U_tx_fifo_almost_empty_n_reg
i_ssi_U_fifo_U_tx_fifo_wr_addr_at_max_reg
i_ssi_U_fifo_U_tx_fifo_wr_addr_int_reg_2_
i_ssi_U_fifo_U_rx_fifo_almost_full_int_reg
i_ssi_U_fifo_U_rx_fifo_empty_n_reg
i_ssi_U_fifo_U_rx_fifo_wr_addr_int_reg_2_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_wr_addr_int_reg_2_
i_ssi_U_regfile_sclk_active_reg
i_ssi_U_regfile_imr_ir_reg_3_
i_ssi_U_regfile_imr_ir_reg_1_
i_ssi_U_regfile_imr_ir_reg_4_
i_ssi_U_regfile_imr_ir_reg_0_
i_ssi_U_regfile_imr_ir_reg_2_
i_ssi_U_regfile_imr_ir_reg_5_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_rd_addr_int_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_rd_addr_int_reg_2_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_rd_addr_int_reg_1_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_rd_addr_at_max_reg
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_error_int_reg
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_full_int_reg
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_wr_addr_int_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_wr_addr_at_max_reg
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_wr_addr_int_reg_1_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_word_count_reg_2_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_word_count_reg_1_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_wr_addr_int_reg_2_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_word_count_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_empty_n_reg
i_i2c_U_DW_apb_i2c_fifo_U_tx_fifo_almost_empty_n_reg
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_full_int_reg
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_error_int_reg
i_ssi_U_fifo_U_rx_fifo_rd_addr_int_reg_2_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_rd_addr_int_reg_0_
i_ssi_U_fifo_U_rx_fifo_rd_addr_int_reg_1_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_wr_addr_int_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_rd_addr_int_reg_1_
i_ssi_U_fifo_U_rx_fifo_rd_addr_int_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_wr_addr_int_reg_1_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_rd_addr_int_reg_2_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_wr_addr_at_max_reg
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_rd_addr_at_max_reg
i_ssi_U_fifo_U_rx_fifo_rd_addr_at_max_reg
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_word_count_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_word_count_reg_1_
i_ssi_U_fifo_U_rx_fifo_error_int_reg
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_word_count_reg_2_
i_ssi_U_fifo_U_tx_fifo_error_int_reg
i_ssi_U_fifo_U_rx_fifo_full_int_reg
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_almost_full_int_reg
i_ssi_U_fifo_U_tx_fifo_rd_addr_int_reg_0_
i_i2c_U_DW_apb_i2c_fifo_U_rx_fifo_empty_n_reg
i_ssi_U_fifo_U_rx_fifo_word_count_reg_0_
i_ssi_U_fifo_U_tx_fifo_rd_addr_at_max_reg
i_ssi_U_fifo_U_rx_fifo_wr_addr_int_reg_0_
i_ssi_U_fifo_U_rx_fifo_word_count_reg_1_
i_ssi_U_fifo_U_tx_fifo_full_int_reg
i_ssi_U_fifo_U_tx_fifo_rd_addr_int_reg_1_
i_ssi_U_fifo_U_rx_fifo_wr_addr_at_max_reg
i_ssi_U_fifo_U_rx_fifo_wr_addr_int_reg_1_
i_ssi_U_fifo_U_rx_fifo_word_count_reg_2_
i_ssi_U_fifo_U_tx_fifo_wr_addr_int_reg_1_
i_ssi_U_fifo_U_tx_fifo_wr_addr_int_reg_0_
i_ssi_U_fifo_U_tx_fifo_word_count_reg_0_
i_ssi_U_fifo_U_tx_fifo_word_count_reg_1_
i_ssi_U_regfile_ctrlr0_ir_reg_0_
i_ssi_U_regfile_baudr_reg_7_
i_ssi_U_regfile_baudr_reg_2_
i_ssi_U_regfile_ctrlr1_reg_9_
i_ssi_U_regfile_start_xfer_reg
i_ssi_U_regfile_baud2_reg
i_ssi_U_regfile_ctrlr1_reg_15_
i_ssi_U_regfile_ctrlr1_reg_11_
i_ssi_U_regfile_ctrlr1_reg_8_
i_ssi_U_regfile_ctrlr1_reg_3_
i_ssi_U_regfile_ctrlr1_reg_10_
i_ssi_U_regfile_ctrlr1_reg_6_
i_ssi_U_regfile_ctrlr0_ir_reg_2_
i_ssi_U_regfile_ctrlr0_ir_reg_1_
i_ssi_U_regfile_baudr_reg_1_
i_ssi_U_regfile_ctrlr1_reg_7_
i_ssi_U_regfile_ctrlr0_ir_reg_3_
i_ssi_U_regfile_baudr_reg_3_
i_ssi_U_regfile_baudr_reg_6_
i_ssi_U_regfile_baudr_reg_5_
i_i2c_U_DW_apb_i2c_regfile/mst_activity_r_reg
i_i2c_U_DW_apb_i2c_regfile/slv_activity_r_reg
i_i2c_U_DW_apb_i2c_regfile/activity_r_reg
i_i2c_U_DW_apb_i2c_regfile/ic_enable_reg_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_enable_reg_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_rxflr_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_rxflr_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_rxflr_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_rxflr_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_8_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_7_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_11_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_10_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_9_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_8_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_7_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_9_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_8_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_7_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_15_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_14_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_13_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_12_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_11_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_10_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_9_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_15_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_9_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_10_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_11_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_12_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_13_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_14_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_15_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_14_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_13_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_12_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_11_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_10_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_9_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_8_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_15_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_8_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_9_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_10_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_11_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_12_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_13_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_14_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_15_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_14_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_13_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_12_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_11_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_10_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_9_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_8_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_15_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_8_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_9_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_10_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_11_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_12_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_13_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_14_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_5_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_3_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_10_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_9_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_8_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_23_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_22_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_21_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_20_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_19_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_18_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_17_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_16_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_15_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_14_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_13_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_12_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_11_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_10_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_9_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_8_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_7_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_6_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_4_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_1_
i_i2c_U_DW_apb_i2c_regfile/fifo_rst_n_int_reg
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_hs_maddr_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_hs_maddr_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_rx_tl_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_rx_tl_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_rx_tl_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_tx_tl_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_tx_tl_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_tx_tl_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_7_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_4_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_flushed_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_flushed_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_flushed_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_txflr_flushed_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_4_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_11_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_6_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_7_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_intr_mask_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_hs_maddr_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_spklen_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_spklen_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_6_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_setup_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_4_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_2_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_3_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_6_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_con_pre_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_4_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_6_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_sar_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_hcnt_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_5_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_4_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_6_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_0_
i_i2c_U_DW_apb_i2c_regfile/ic_tar_reg_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_hs_lcnt_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_8_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_6_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_2_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_1_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_lcnt_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_lcnt_reg_1_
i_i2c_U_DW_apb_i2c_regfile/ic_sda_hold_reg_0_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_8_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_ss_hcnt_reg_7_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_4_
i_i2c_U_DW_apb_i2c_regfile/r_ic_fs_hcnt_reg_3_


There are 467 positive edge flip-flops in clock domain 'i_i2c_ic_clk', as follows:
****************************************
i_i2c_U_DW_apb_i2c_rx_filter_scl_clk_int_reg
i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_mst_arb_lost_reg
i_i2c_U_DW_apb_i2c_mstfsm_mst_gen_ack_en_r_reg
i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_early_reg
i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
i_i2c_U_DW_apb_i2c_toggle_ic_rd_req_tog_reg
i_i2c_U_DW_apb_i2c_mstfsm_mst_tx_flush_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_sbyte_norstrt_tog_reg
i_i2c_U_DW_apb_i2c_sync_U_ic_gen_call_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_gen_call_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_1_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_1_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_2_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_2_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_3_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_3_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_4_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_4_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_5_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_5_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_6_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_6_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_7_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_7_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_8_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_8_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_9_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_9_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_10_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_10_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_11_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_11_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_12_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_12_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_13_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_13_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_14_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_14_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_15_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_15_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_16_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_16_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_17_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_17_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_18_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_18_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_19_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_19_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_20_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_20_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_21_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_21_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_22_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_22_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_meta_reg_23_
i_i2c_U_DW_apb_i2c_sync_U_ic_sda_hold_sync_sample_syncl_reg_23_
i_i2c_U_DW_apb_i2c_sync_U_ic_rstrt_en_1_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_rstrt_en_1_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_p_det_ifaddr_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_p_det_ifaddr_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_slave_en_1_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_slave_en_1_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_10bit_slv_1_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_10bit_slv_1_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_10bit_mst_1_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_10bit_mst_1_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_master_1_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_master_1_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_toggle_abrt_master_dis_tog_reg
i_i2c_U_DW_apb_i2c_sync_U_ic_ss_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_fs_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_fs_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_hs_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_toggle_abrt_hs_norstrt_tog_reg
i_i2c_U_DW_apb_i2c_sync_U_ic_enable_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_enable_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_ic_bus_idle_reg
i_i2c_U_DW_apb_i2c_sync_U_ic_abort_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_ic_abort_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_mstfsm_ic_abort_sync_d_reg
i_i2c_U_DW_apb_i2c_mstfsm_split_start_en_int_reg
i_i2c_U_DW_apb_i2c_mstfsm_start_en_int_reg
i_i2c_U_DW_apb_i2c_tx_shift_st_scl_s_hld_en_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cmplt_reg
i_i2c_U_DW_apb_i2c_tx_shift_re_start_scl_lcnt_en_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_lcnt_cmplt_reg
i_i2c_U_DW_apb_i2c_mstfsm_re_start_en_int_reg
i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
i_i2c_U_DW_apb_i2c_tx_shift_byte_wait_scl_reg
i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_bit_count_reg_1_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_ack_int_reg
i_i2c_U_DW_apb_i2c_rx_shift_mst_rxbyte_rdy_reg
i_i2c_U_DW_apb_i2c_mstfsm_byte_waiting_q_reg
i_i2c_U_DW_apb_i2c_mstfsm_mst_current_state_reg_3_
i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_3_
i_i2c_U_DW_apb_i2c_mstfsm_mst_activity_reg
i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
i_i2c_U_DW_apb_i2c_mstfsm_mst_current_state_reg_0_
i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_0_
i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_1_
i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_2_
i_i2c_U_DW_apb_i2c_mstfsm_addr_2byte_sent_reg
i_i2c_U_DW_apb_i2c_tx_shift_tx_pop_reg
i_i2c_U_DW_apb_i2c_sync_U_tx_empty_sync_sample_meta_reg_0_
i_i2c_U_DW_apb_i2c_sync_U_tx_empty_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_1_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_2_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_3_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_4_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_5_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_6_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_7_
i_i2c_U_DW_apb_i2c_tx_shift_tx_fifo_data_buf_reg_8_
i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
i_i2c_U_DW_apb_i2c_tx_shift_scl_p_stp_int_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cmplt_reg
i_i2c_U_DW_apb_i2c_mstfsm_mst_current_state_reg_4_
i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
i_i2c_U_DW_apb_i2c_mstfsm_abrt_in_rcve_trns_reg
i_i2c_U_DW_apb_i2c_mstfsm_addr_1byte_sent_reg
i_i2c_U_DW_apb_i2c_mstfsm_delay_stop_en_reg
i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
i_i2c_U_DW_apb_i2c_mstfsm_old_is_read_reg
i_i2c_U_DW_apb_i2c_rx_filter_hs_mcode_en_r_reg
i_i2c_U_DW_apb_i2c_rx_filter_hs_mcode_fed_dtctd_r_reg
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_1_
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_3_
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_7_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_1_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_2_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_3_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_4_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_5_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_6_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_spklen_cnt_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_scl_int_d_reg
i_i2c_U_DW_apb_i2c_rx_filter_p_det_reg
i_i2c_U_DW_apb_i2c_rx_filter_sda_vld_int_reg
i_i2c_U_DW_apb_i2c_rx_filter_s_det_reg
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_10_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_13_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_15_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_1_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_2_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_3_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_4_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_5_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_6_
i_i2c_U_DW_apb_i2c_rx_filter_ic_sda_rx_hold_cnt_reg_7_
i_i2c_U_DW_apb_i2c_rx_filter_scl_edg_hl_q_reg
i_i2c_U_DW_apb_i2c_rx_filter_scl_is_low_qq_reg
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_bit_count_reg_3_
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_cmplt_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_current_state_reg_0_
i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_ready_dly1_reg
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_ack_vld_reg
i_i2c_U_DW_apb_i2c_rx_filter_slv_ack_det_reg
i_i2c_U_DW_apb_i2c_toggle_rx_done_tog_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_tx_flush_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_current_state_reg_3_
i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
i_i2c_U_DW_apb_i2c_slvfsm_slv_current_state_reg_2_
i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_2_
i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_bit_count_reg_0_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_bit_count_reg_1_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_bit_count_reg_2_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_bit_count_reg_3_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_0_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_2_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_4_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_6_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_1_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_3_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_5_
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_shift_reg_reg_7_
i_i2c_U_DW_apb_i2c_rx_shift_rx_gen_call_reg
i_i2c_U_DW_apb_i2c_toggle_rx_gen_call_r_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_hs_mcode_reg
i_i2c_U_DW_apb_i2c_rx_filter_rx_hs_mcode_r_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_addr_10bit_reg
i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_slv_read_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_addr_match_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_current_state_reg_1_
i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_1_
i_i2c_U_DW_apb_i2c_slvfsm_slv_rx_2addr_reg
i_i2c_U_DW_apb_i2c_rx_shift_slv_rxbyte_rdy_reg
i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_activity_reg
i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_slvrd_intx_tog_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_rx_aborted_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_fifo_filled_and_flushed_reg
i_i2c_U_DW_apb_i2c_slvfsm_slv_addressed_reg
i_i2c_U_DW_apb_i2c_rx_filter_p_det_intr_reg
i_i2c_U_DW_apb_i2c_rx_shift_slv_rx_ack_vld_reg
i_i2c_U_DW_apb_i2c_slvfsm_ic_enable_sync_vld_reg
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_0_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_1_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_2_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_3_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_4_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_5_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_6_
i_i2c_U_DW_apb_i2c_slvfsm_stretch_scl_count_reg_7_
i_i2c_U_DW_apb_i2c_tx_shift_scl_hld_low_en_r_reg
i_i2c_U_DW_apb_i2c_toggle_tx_abrt_r_reg
i_i2c_U_DW_apb_i2c_toggle_tx_abrt_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_slvflush_txfifo_tog_reg
i_i2c_U_DW_apb_i2c_toggle_slv_clr_leftover_tog_reg
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_ready_dly2_reg
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_ready_reg
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_bit_count_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_bit_count_reg_1_
i_i2c_U_DW_apb_i2c_tx_shift_slv_tx_bit_count_reg_2_
i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_15_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_10_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_13_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_14_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cmplt_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_15_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_10_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_13_
i_i2c_U_DW_apb_i2c_clk_gen_scl_p_setup_cntr_reg_14_
i_i2c_U_DW_apb_i2c_tx_shift_stop_scl_lcnt_en_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_hs_ackdet_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_sbyte_ackdet_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_7b_addr_noack_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_txdata_noack_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_10addr1_noack_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_10addr2_noack_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_gcall_noack_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_10b_rd_norstrt_tog_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_slv_arblost_tog_reg
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_1_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_2_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_3_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_4_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_5_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_6_
i_i2c_U_DW_apb_i2c_tx_shift_tx_shift_buf_reg_7_
i_i2c_U_DW_apb_i2c_mstfsm_tx_empty_hld_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_user_abrt_tog_reg
i_i2c_U_DW_apb_i2c_mstfsm_abrt_in_idle_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_scl_lcnt_en_reg
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_bit_count_reg_0_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_bit_count_reg_2_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_bit_count_reg_3_
i_i2c_U_DW_apb_i2c_rx_shift_rx_current_src_en_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_scl_hcnt_en_reg
i_i2c_U_DW_apb_i2c_tx_shift_set_tx_empty_en_reg
i_i2c_U_DW_apb_i2c_tx_shift_tx_current_src_en_reg
i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
i_i2c_U_DW_apb_i2c_rx_filter_delay_re_start_en_or_split_start_en_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_delay_re_start_en_or_split_start_en_reg_1_
i_i2c_U_DW_apb_i2c_rx_filter_delay_re_start_en_or_split_start_en_reg_2_
i_i2c_U_DW_apb_i2c_rx_filter_delay_re_start_en_or_split_start_en_reg_3_
i_i2c_U_DW_apb_i2c_tx_shift_scl_s_stp_int_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cmplt_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_10_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_13_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_14_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_15_
i_i2c_U_DW_apb_i2c_tx_shift_re_scl_s_hld_en_reg
i_i2c_U_DW_apb_i2c_toggle_abrt_gcall_read_tog_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_10_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_13_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_14_
i_i2c_U_DW_apb_i2c_clk_gen_scl_low_cntr_reg_15_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_13_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_14_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_15_
i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_1_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_2_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_3_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_4_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_6_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_7_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_8_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_14_
i_i2c_U_DW_apb_i2c_tx_shift_start_sda_gate_r_reg
i_i2c_U_DW_apb_i2c_tx_shift_mst_slv_ack_ext_r_reg
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_0_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_1_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_2_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_3_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_4_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_5_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_6_
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_shift_reg_reg_7_
i_i2c_U_DW_apb_i2c_toggle_arb_lost_tog_reg
i_i2c_U_DW_apb_i2c_mstfsm_ic_abort_chk_win_reg
i_i2c_U_DW_apb_i2c_toggle_tx_pop_tog_reg
i_i2c_U_DW_apb_i2c_tx_shift_mst_tx_ack_int_reg
i_i2c_U_DW_apb_i2c_toggle_s_det_tog_reg
i_i2c_U_DW_apb_i2c_rx_filter_scl_is_low_q_reg
i_i2c_U_DW_apb_i2c_rx_shift_scl_hl_edg_cntr_reg_0_
i_i2c_U_DW_apb_i2c_rx_shift_scl_hl_edg_cntr_reg_1_
i_i2c_U_DW_apb_i2c_rx_shift_scl_hl_edg_cntr_reg_2_
i_i2c_U_DW_apb_i2c_rx_shift_scl_hl_edg_cntr_reg_3_
i_i2c_U_DW_apb_i2c_toggle_rx_gen_call_tog_reg
i_i2c_U_DW_apb_i2c_rx_filter_slv_arb_lost_reg
i_i2c_U_DW_apb_i2c_toggle_rx_push_tog_reg
i_i2c_U_DW_apb_i2c_toggle_p_det_tog_reg
i_i2c_U_DW_apb_i2c_rx_filter_ack_det_reg
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_bwen_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_hcnt_cmplt_int_reg
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_0_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_2_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_4_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_5_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_7_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_8_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_10_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_13_
i_i2c_U_DW_apb_i2c_tx_shift_scl_hcnt_en_int_reg
i_i2c_U_DW_apb_i2c_tx_shift_data_scl_lcnt_en_reg
i_i2c_U_DW_apb_i2c_tx_shift_tx_bit_count_reg_0_
i_i2c_U_DW_apb_i2c_tx_shift_tx_bit_count_reg_1_
i_i2c_U_DW_apb_i2c_tx_shift_tx_bit_count_reg_2_
i_i2c_U_DW_apb_i2c_tx_shift_tx_bit_count_reg_3_
i_i2c_U_DW_apb_i2c_toggle_set_tx_empty_en_tog_reg
i_i2c_U_DW_apb_i2c_tx_shift_mst_tx_bwen_reg
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_0_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_1_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_2_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_3_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_4_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_5_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_6_
i_i2c_U_DW_apb_i2c_rx_shift_rx_push_data_reg_7_
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_5_
i_i2c_U_DW_apb_i2c_tx_shift_re_start_sda_r_reg
i_i2c_U_DW_apb_i2c_tx_shift_start_sda_reg
i_i2c_U_DW_apb_i2c_sync_tx_empty_sync_r_reg
i_i2c_U_DW_apb_i2c_clk_gen_count_en_reg
i_i2c_U_DW_apb_i2c_rx_filter_scl_int_q_reg
i_i2c_U_DW_apb_i2c_rx_filter_sda_data_int_reg
i_i2c_U_DW_apb_i2c_rx_filter_sda_cnt_reg_1_
i_i2c_U_DW_apb_i2c_rx_filter_sda_cnt_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_sda_int_q_reg
i_i2c_U_DW_apb_i2c_tx_shift_stop_sda_reg
i_i2c_U_DW_apb_i2c_tx_shift_stop_scl_reg
i_i2c_U_DW_apb_i2c_tx_shift_re_start_sda_reg
i_i2c_U_DW_apb_i2c_tx_shift_re_start_scl_reg
i_i2c_U_DW_apb_i2c_tx_shift_slv_data_sda_reg
i_i2c_U_DW_apb_i2c_rx_shift_mst_rx_data_scl_reg
i_i2c_U_DW_apb_i2c_rx_filter_sda_post_hold_done_reg
i_i2c_U_DW_apb_i2c_tx_shift_data_scl_reg
i_i2c_U_DW_apb_i2c_tx_shift_data_sda_reg
i_i2c_U_DW_apb_i2c_tx_shift_stop_sda_gate_r_reg
i_i2c_U_DW_apb_i2c_tx_shift_data_sda_prev_r_reg
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_5_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_hld_cntr_reg_10_
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_2_
i_i2c_U_DW_apb_i2c_mstfsm_mst_current_state_reg_1_
i_i2c_U_DW_apb_i2c_clk_gen_scl_s_setup_cntr_reg_9_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_14_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_12_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_15_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_13_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_10_
i_i2c_U_DW_apb_i2c_tx_shift_sda_hold_count_r_reg_11_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_14_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_3_
i_i2c_U_DW_apb_i2c_clk_gen_bus_idle_cntr_reg_12_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_scl_high_cntr_reg_15_
i_i2c_U_DW_apb_i2c_sync_U_ic_ss_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_ic_hs_r_reg
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_4_
i_i2c_U_DW_apb_i2c_mstfsm_mst_current_state_reg_2_
i_i2c_U_DW_apb_i2c_sync_U_ic_hs_sync_sample_syncl_reg_0_
i_i2c_U_DW_apb_i2c_rx_filter_ic_scl_spklen_cnt_reg_6_
i_i2c_U_DW_apb_i2c_clk_gen_min_hld_cntr_reg_0_


There are 130 positive edge flip-flops in clock domain 'i_ssi_ssi_clk', as follows:
****************************************
i_ssi_U_mstfsm_tx_load_en_reg
i_ssi_U_sclkgen_sclk_fe_ir_reg
i_ssi_U_sclkgen_ssi_cnt_reg_5_
i_ssi_U_sclkgen_ssi_cnt_reg_6_
i_ssi_U_sclkgen_ssi_cnt_reg_7_
i_ssi_U_sclkgen_ssi_cnt_reg_8_
i_ssi_U_sclkgen_ssi_cnt_reg_10_
i_ssi_U_sclkgen_ssi_cnt_reg_11_
i_ssi_U_sclkgen_ssi_cnt_reg_12_
i_ssi_U_sclkgen_ssi_cnt_reg_13_
i_ssi_U_sclkgen_ssi_cnt_reg_14_
i_ssi_U_sclkgen_ssi_cnt_reg_15_
i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
i_ssi_U_mstfsm_U_ss_in_n_sync_sample_syncl_reg_0_
i_ssi_U_mstfsm_c_state_reg_0_
i_ssi_U_mstfsm_c_state_reg_1_
i_ssi_U_mstfsm_c_state_reg_2_
i_ssi_U_mstfsm_c_state_reg_3_
i_ssi_U_mstfsm_c_done_ir_reg
i_ssi_U_shift_tx_pop_tgl_reg
i_ssi_U_mstfsm_last_frame_reg
i_ssi_U_mstfsm_abort_ir_reg
i_ssi_U_shift_U_tx_shifter_load_start_bit_ir_reg
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_0_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_1_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_2_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_3_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_4_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_5_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_6_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_7_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_8_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_9_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_10_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_11_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_12_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_13_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_14_
i_ssi_U_shift_U_tx_shifter_tx_buffer_reg_15_
i_ssi_U_shift_rx_push_tgl_reg
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_1_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_2_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_3_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_4_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_5_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_6_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_7_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_8_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_9_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_10_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_11_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_12_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_13_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_14_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_1_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_2_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_3_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_4_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_6_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_7_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_8_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_10_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_12_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_13_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_14_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_0_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_1_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_2_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_3_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_4_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_5_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_6_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_7_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_8_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_9_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_10_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_11_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_12_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_13_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_14_
i_ssi_U_shift_U_rx_shifter_rx_shift_reg_reg_15_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_0_
i_ssi_U_mstfsm_fsm_sleep_reg
i_ssi_U_mstfsm_fsm_busy_reg
i_ssi_U_mstfsm_ctrl_cnt_reg_0_
i_ssi_U_mstfsm_ctrl_cnt_reg_1_
i_ssi_U_mstfsm_ctrl_cnt_reg_2_
i_ssi_U_mstfsm_ctrl_cnt_reg_3_
i_ssi_U_mstfsm_bit_cnt_reg_0_
i_ssi_U_mstfsm_bit_cnt_reg_1_
i_ssi_U_mstfsm_bit_cnt_reg_2_
i_ssi_U_mstfsm_bit_cnt_reg_3_
i_ssi_U_mstfsm_bit_cnt_reg_4_
i_ssi_U_mstfsm_spi1_control_reg
i_ssi_U_mstfsm_spi0_control_reg
i_ssi_U_mstfsm_frame_cnt_reg_15_
i_ssi_U_mstfsm_frame_cnt_reg_14_
i_ssi_U_mstfsm_frame_cnt_reg_13_
i_ssi_U_mstfsm_frame_cnt_reg_12_
i_ssi_U_mstfsm_frame_cnt_reg_11_
i_ssi_U_mstfsm_frame_cnt_reg_9_
i_ssi_U_mstfsm_frame_cnt_reg_8_
i_ssi_U_mstfsm_frame_cnt_reg_7_
i_ssi_U_mstfsm_frame_cnt_reg_6_
i_ssi_U_mstfsm_frame_cnt_reg_5_
i_ssi_U_mstfsm_frame_cnt_reg_4_
i_ssi_U_mstfsm_frame_cnt_reg_3_
i_ssi_U_mstfsm_frame_cnt_reg_2_
i_ssi_U_mstfsm_frame_cnt_reg_1_
i_ssi_U_mstfsm_frame_cnt_reg_0_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_0_
i_ssi_U_shift_ss_n_reg_0_
i_ssi_U_mstfsm_ssi_oe_n_reg
i_ssi_U_mstfsm_frame_cnt_reg_10_
i_ssi_U_mstfsm_fsm_multi_mst_reg
i_ssi_U_sclkgen_sclk_out_reg
i_ssi_U_mstfsm_frame_cnt_reg_16_
i_ssi_U_sclkgen_ssi_cnt_reg_0_
i_ssi_U_sclkgen_ssi_cnt_reg_3_
i_ssi_U_sclkgen_ssi_cnt_reg_4_
i_ssi_U_shift_U_rx_shifter_rx_buffer_reg_15_
i_ssi_U_sclkgen_sclk_re_ir_reg
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_9_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_5_
i_ssi_U_shift_U_tx_shifter_txd_reg
i_ssi_U_sclkgen_ssi_cnt_reg_2_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_15_
i_ssi_U_sclkgen_ssi_cnt_reg_9_
i_ssi_U_sclkgen_ssi_cnt_reg_1_
i_ssi_U_shift_U_tx_shifter_tx_shift_reg_reg_11_



</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
