Analysis & Synthesis report for top
Fri Aug 21 21:39:13 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|flash_spi:flash_spi0|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_jci1:auto_generated
 17. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component
 19. altsyncram Parameter Settings by Entity Instance
 20. lpm_mult Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "core:core_inst|alu:alu_inst|mult:mult_inst"
 22. Port Connectivity Checks: "core:core_inst"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 21 21:39:13 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; top                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,780                                      ;
;     Total combinational functions  ; 2,452                                      ;
;     Dedicated logic registers      ; 563                                        ;
; Total registers                    ; 563                                        ;
; Total pins                         ; 28                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 65,536                                     ;
; Embedded Multiplier 9-bit elements ; 6                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; regfile.v                        ; yes             ; User Verilog HDL File        ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/regfile.v                   ;         ;
; core.v                           ; yes             ; User Verilog HDL File        ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/core.v                      ;         ;
; alu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/alu.v                       ;         ;
; flash_spi.v                      ; yes             ; User Verilog HDL File        ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/flash_spi.v                 ;         ;
; 7seg.v                           ; yes             ; User Verilog HDL File        ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/7seg.v                      ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/top.v                       ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/ram.v                       ;         ;
; mult.v                           ; yes             ; User Wizard-Generated File   ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/mult.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jci1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/db/altsyncram_jci1.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_m8n.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/db/mult_m8n.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,780     ;
;                                             ;           ;
; Total combinational functions               ; 2452      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1570      ;
;     -- 3 input functions                    ; 650       ;
;     -- <=2 input functions                  ; 232       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2242      ;
;     -- arithmetic mode                      ; 210       ;
;                                             ;           ;
; Total registers                             ; 563       ;
;     -- Dedicated logic registers            ; 563       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 28        ;
; Total memory bits                           ; 65536     ;
; Embedded Multiplier 9-bit elements          ; 6         ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 580       ;
; Total fan-out                               ; 10767     ;
; Average fan-out                             ; 3.48      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |top                                      ; 2452 (0)          ; 563 (0)      ; 65536       ; 6            ; 0       ; 3         ; 28   ; 0            ; |top                                                                                                ; work         ;
;    |core:core_inst|                       ; 2274 (948)        ; 487 (231)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst                                                                                 ; work         ;
;       |alu:alu_inst|                      ; 1018 (990)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst                                                                    ; work         ;
;          |mult:mult_inst|                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst|mult:mult_inst                                                     ; work         ;
;             |lpm_mult:lpm_mult_component| ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component                         ; work         ;
;                |mult_m8n:auto_generated|  ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_m8n:auto_generated ; work         ;
;       |regfile:regfile_inst|              ; 308 (308)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:core_inst|regfile:regfile_inst                                                            ; work         ;
;    |flash_spi:flash_spi0|                 ; 60 (60)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|flash_spi:flash_spi0                                                                           ; work         ;
;    |ram:ram_inst|                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:ram_inst                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:ram_inst|altsyncram:altsyncram_component                                                   ; work         ;
;          |altsyncram_jci1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_jci1:auto_generated                    ; work         ;
;    |segment_led:segment_led0|             ; 76 (76)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segment_led:segment_led0                                                                       ; work         ;
;    |segment_led:segment_led1|             ; 42 (42)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segment_led:segment_led1                                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_jci1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; None ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |top|core:core_inst|alu:alu_inst|mult:mult_inst ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/mult.v ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top|ram:ram_inst                               ; C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/ram.v  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|flash_spi:flash_spi0|state                       ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+------------------------------------------+------------------------------------------------------+
; Register name                            ; Reason for Removal                                   ;
+------------------------------------------+------------------------------------------------------+
; core:core_inst|iwrk[0,3..7]              ; Stuck at GND due to stuck port data_in               ;
; segment_led:segment_led1|digit_number[1] ; Merged with segment_led:segment_led0|digit_number[1] ;
; segment_led:segment_led1|digit_number[0] ; Merged with segment_led:segment_led0|digit_number[0] ;
; segment_led:segment_led1|cnt[15]         ; Merged with segment_led:segment_led0|cnt[15]         ;
; segment_led:segment_led1|cnt[14]         ; Merged with segment_led:segment_led0|cnt[14]         ;
; segment_led:segment_led1|cnt[9]          ; Merged with segment_led:segment_led0|cnt[9]          ;
; segment_led:segment_led1|cnt[8]          ; Merged with segment_led:segment_led0|cnt[8]          ;
; segment_led:segment_led1|cnt[6]          ; Merged with segment_led:segment_led0|cnt[6]          ;
; segment_led:segment_led1|cnt[4]          ; Merged with segment_led:segment_led0|cnt[4]          ;
; segment_led:segment_led1|cnt[13]         ; Merged with segment_led:segment_led0|cnt[13]         ;
; segment_led:segment_led1|cnt[12]         ; Merged with segment_led:segment_led0|cnt[12]         ;
; segment_led:segment_led1|cnt[11]         ; Merged with segment_led:segment_led0|cnt[11]         ;
; segment_led:segment_led1|cnt[10]         ; Merged with segment_led:segment_led0|cnt[10]         ;
; segment_led:segment_led1|cnt[7]          ; Merged with segment_led:segment_led0|cnt[7]          ;
; segment_led:segment_led1|cnt[5]          ; Merged with segment_led:segment_led0|cnt[5]          ;
; segment_led:segment_led1|cnt[3]          ; Merged with segment_led:segment_led0|cnt[3]          ;
; segment_led:segment_led1|cnt[2]          ; Merged with segment_led:segment_led0|cnt[2]          ;
; segment_led:segment_led1|cnt[1]          ; Merged with segment_led:segment_led0|cnt[1]          ;
; segment_led:segment_led1|cnt[0]          ; Merged with segment_led:segment_led0|cnt[0]          ;
; core:core_inst|cpu_state[6,7]            ; Merged with core:core_inst|cpu_state[5]              ;
; flash_spi:flash_spi0|state~7             ; Lost fanout                                          ;
; flash_spi:flash_spi0|state~8             ; Lost fanout                                          ;
; core:core_inst|cpu_state[5]              ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 29   ;                                                      ;
+------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 563   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 460   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; flash_spi:flash_spi0|FLASH_CS           ; 3       ;
; core:core_inst|cpu_state[8]             ; 81      ;
; core:core_inst|stat[0]                  ; 13      ;
; flash_spi:flash_spi0|bit_cnt[3]         ; 20      ;
; core:core_inst|sp[0]                    ; 4       ;
; core:core_inst|sp[1]                    ; 4       ;
; core:core_inst|sp[2]                    ; 4       ;
; core:core_inst|sp[9]                    ; 4       ;
; core:core_inst|sp[8]                    ; 4       ;
; core:core_inst|sp[3]                    ; 4       ;
; core:core_inst|sp[4]                    ; 4       ;
; core:core_inst|sp[5]                    ; 4       ;
; core:core_inst|sp[6]                    ; 4       ;
; core:core_inst|sp[7]                    ; 4       ;
; Total number of inverted registers = 14 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|segment_led:segment_led1|DS_E             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|flash_spi:flash_spi0|bit_cnt[0]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top|core:core_inst|tcnt[27]                   ;
; 83:1               ; 4 bits    ; 220 LEs       ; 16 LEs               ; 204 LEs                ; Yes        ; |top|core:core_inst|reg_in[26]                 ;
; 84:1               ; 5 bits    ; 280 LEs       ; 30 LEs               ; 250 LEs                ; Yes        ; |top|core:core_inst|reg_in[6]                  ;
; 84:1               ; 2 bits    ; 112 LEs       ; 12 LEs               ; 100 LEs                ; Yes        ; |top|core:core_inst|reg_in[2]                  ;
; 83:1               ; 4 bits    ; 220 LEs       ; 16 LEs               ; 204 LEs                ; Yes        ; |top|core:core_inst|reg_in[28]                 ;
; 84:1               ; 8 bits    ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |top|core:core_inst|reg_in[16]                 ;
; 85:1               ; 2 bits    ; 112 LEs       ; 10 LEs               ; 102 LEs                ; Yes        ; |top|core:core_inst|reg_in[9]                  ;
; 180:1              ; 3 bits    ; 360 LEs       ; 90 LEs               ; 270 LEs                ; Yes        ; |top|core:core_inst|cpu_state[2]               ;
; 85:1               ; 4 bits    ; 224 LEs       ; 16 LEs               ; 208 LEs                ; Yes        ; |top|core:core_inst|reg_in[15]                 ;
; 182:1              ; 2 bits    ; 242 LEs       ; 46 LEs               ; 196 LEs                ; Yes        ; |top|core:core_inst|cpu_state[4]               ;
; 159:1              ; 4 bits    ; 424 LEs       ; 8 LEs                ; 416 LEs                ; Yes        ; |top|core:core_inst|RAM_DATA[14]               ;
; 159:1              ; 10 bits   ; 1060 LEs      ; 20 LEs               ; 1040 LEs               ; Yes        ; |top|core:core_inst|RAM_DATA[1]                ;
; 84:1               ; 2 bits    ; 112 LEs       ; 10 LEs               ; 102 LEs                ; Yes        ; |top|core:core_inst|reg_in[11]                 ;
; 157:1              ; 2 bits    ; 208 LEs       ; 4 LEs                ; 204 LEs                ; Yes        ; |top|core:core_inst|RAM_DATA[11]               ;
; 64:1               ; 2 bits    ; 84 LEs        ; 10 LEs               ; 74 LEs                 ; Yes        ; |top|core:core_inst|ip[8]                      ;
; 65:1               ; 4 bits    ; 172 LEs       ; 28 LEs               ; 144 LEs                ; Yes        ; |top|core:core_inst|ip[4]                      ;
; 65:1               ; 2 bits    ; 86 LEs        ; 14 LEs               ; 72 LEs                 ; Yes        ; |top|core:core_inst|ip[2]                      ;
; 63:1               ; 2 bits    ; 84 LEs        ; 10 LEs               ; 74 LEs                 ; Yes        ; |top|core:core_inst|ip[11]                     ;
; 66:1               ; 2 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |top|core:core_inst|RAM_ADDR[11]               ;
; 70:1               ; 5 bits    ; 230 LEs       ; 45 LEs               ; 185 LEs                ; Yes        ; |top|core:core_inst|RAM_ADDR[3]                ;
; 70:1               ; 3 bits    ; 138 LEs       ; 27 LEs               ; 111 LEs                ; Yes        ; |top|core:core_inst|RAM_ADDR[1]                ;
; 70:1               ; 2 bits    ; 92 LEs        ; 16 LEs               ; 76 LEs                 ; Yes        ; |top|core:core_inst|RAM_ADDR[8]                ;
; 27:1               ; 8 bits    ; 144 LEs       ; 16 LEs               ; 128 LEs                ; Yes        ; |top|core:core_inst|sp[4]                      ;
; 27:1               ; 2 bits    ; 36 LEs        ; 4 LEs                ; 32 LEs                 ; Yes        ; |top|core:core_inst|sp[8]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|core:core_inst|reg_ra0[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|core:core_inst|alu_arg1[6]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu_arg1[0]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight1   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight0   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|core:core_inst|Mux162                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top|core:core_inst|regfile:regfile_inst|Mux44 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top|core:core_inst|regfile:regfile_inst|Mux9  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight1   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft1    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|core:core_inst|Mux160                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft0    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight0   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft0    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight0   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |top|core:core_inst|Mux158                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |top|core:core_inst|Mux169                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|flash_spi:flash_spi0|Selector7            ;
; 66:1               ; 31 bits   ; 1364 LEs      ; 248 LEs              ; 1116 LEs               ; No         ; |top|core:core_inst|alu:alu_inst|ANS[16]       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|flash_spi:flash_spi0|Selector8            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_jci1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------+
; Parameter Name                     ; Value                  ; Type                        ;
+------------------------------------+------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                     ;
; WIDTH_A                            ; 16                     ; Signed Integer              ;
; WIDTHAD_A                          ; 12                     ; Signed Integer              ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                     ;
; WIDTH_B                            ; 1                      ; Untyped                     ;
; WIDTHAD_B                          ; 1                      ; Untyped                     ;
; NUMWORDS_B                         ; 1                      ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_jci1        ; Untyped                     ;
+------------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 64           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_m8n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                      ;
; Entity Instance                       ; core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                     ;
;     -- LPM_WIDTHB                     ; 32                                                                     ;
;     -- LPM_WIDTHP                     ; 64                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_inst|alu:alu_inst|mult:mult_inst"                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "result[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_inst"                                                                                                                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; STATE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Aug 21 21:38:52 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file core.v
    Info (12023): Found entity 1: core
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file flash_spi.v
    Info (12023): Found entity 1: flash_spi
Info (12021): Found 1 design units, including 1 entities, in source file 7seg.v
    Info (12023): Found entity 1: segment_led
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "segment_led" for hierarchy "segment_led:segment_led0"
Info (12128): Elaborating entity "flash_spi" for hierarchy "flash_spi:flash_spi0"
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jci1.tdf
    Info (12023): Found entity 1: altsyncram_jci1
Info (12128): Elaborating entity "altsyncram_jci1" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_jci1:auto_generated"
Info (12128): Elaborating entity "core" for hierarchy "core:core_inst"
Info (12128): Elaborating entity "regfile" for hierarchy "core:core_inst|regfile:regfile_inst"
Info (12128): Elaborating entity "alu" for hierarchy "core:core_inst|alu:alu_inst"
Info (12128): Elaborating entity "mult" for hierarchy "core:core_inst|alu:alu_inst|mult:mult_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m8n.tdf
    Info (12023): Found entity 1: mult_m8n
Info (12128): Elaborating entity "mult_m8n" for hierarchy "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_m8n:auto_generated"
Info (13014): Ignored 216 buffer(s)
    Info (13019): Ignored 216 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_m8n:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_m8n:auto_generated|mac_out8"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2910 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 2860 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Fri Aug 21 21:39:13 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vvvv32vvvv/FPGA/cpu/verilog/cpu/top.map.smsg.


