# RISC-on-FPGA
Author: James (Luyang) Jiang

This is a basic Reduced Instruction Set Computer on FPGA. It supports the following ARM instructions on DE1-Soc board:
- MOV Rn, #<constant>
- MOV Rd, Rm, <shifter>
- ADD
- CMP
- AND
- MVN
- LDR
- STR

All three files in this repository are written in Verilog.
