// Seed: 1666579104
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    output wor id_3
);
  logic [(  1  ) : 1] id_5;
  ;
  wire id_6;
  assign module_1.id_10 = 0;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  wire id_22;
  wire id_23;
  assign id_5 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    output wand id_16
);
  logic [1 'b0 !=  1 : 1  -  -1] id_18;
  assign id_9 = id_18;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_2
  );
endmodule
