#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17faff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c8320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17cfa90 .functor NOT 1, L_0x18274a0, C4<0>, C4<0>, C4<0>;
L_0x1827280 .functor XOR 2, L_0x1827120, L_0x18271e0, C4<00>, C4<00>;
L_0x1827390 .functor XOR 2, L_0x1827280, L_0x18272f0, C4<00>, C4<00>;
v0x18237d0_0 .net *"_ivl_10", 1 0, L_0x18272f0;  1 drivers
v0x18238d0_0 .net *"_ivl_12", 1 0, L_0x1827390;  1 drivers
v0x18239b0_0 .net *"_ivl_2", 1 0, L_0x1827060;  1 drivers
v0x1823a70_0 .net *"_ivl_4", 1 0, L_0x1827120;  1 drivers
v0x1823b50_0 .net *"_ivl_6", 1 0, L_0x18271e0;  1 drivers
v0x1823c80_0 .net *"_ivl_8", 1 0, L_0x1827280;  1 drivers
v0x1823d60_0 .net "a", 0 0, v0x1821390_0;  1 drivers
v0x1823e00_0 .net "b", 0 0, v0x1821430_0;  1 drivers
v0x1823ea0_0 .net "c", 0 0, v0x18214d0_0;  1 drivers
v0x1823f40_0 .var "clk", 0 0;
v0x1823fe0_0 .net "d", 0 0, v0x1821610_0;  1 drivers
v0x1824080_0 .net "out_pos_dut", 0 0, L_0x1826c00;  1 drivers
v0x1824120_0 .net "out_pos_ref", 0 0, L_0x1825760;  1 drivers
v0x18241c0_0 .net "out_sop_dut", 0 0, L_0x1826120;  1 drivers
v0x1824260_0 .net "out_sop_ref", 0 0, L_0x17fc500;  1 drivers
v0x1824300_0 .var/2u "stats1", 223 0;
v0x18243a0_0 .var/2u "strobe", 0 0;
v0x1824550_0 .net "tb_match", 0 0, L_0x18274a0;  1 drivers
v0x1824620_0 .net "tb_mismatch", 0 0, L_0x17cfa90;  1 drivers
v0x18246c0_0 .net "wavedrom_enable", 0 0, v0x18218e0_0;  1 drivers
v0x1824790_0 .net "wavedrom_title", 511 0, v0x1821980_0;  1 drivers
L_0x1827060 .concat [ 1 1 0 0], L_0x1825760, L_0x17fc500;
L_0x1827120 .concat [ 1 1 0 0], L_0x1825760, L_0x17fc500;
L_0x18271e0 .concat [ 1 1 0 0], L_0x1826c00, L_0x1826120;
L_0x18272f0 .concat [ 1 1 0 0], L_0x1825760, L_0x17fc500;
L_0x18274a0 .cmp/eeq 2, L_0x1827060, L_0x1827390;
S_0x17cc7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17c8320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17cfe70 .functor AND 1, v0x18214d0_0, v0x1821610_0, C4<1>, C4<1>;
L_0x17d0250 .functor NOT 1, v0x1821390_0, C4<0>, C4<0>, C4<0>;
L_0x17d0630 .functor NOT 1, v0x1821430_0, C4<0>, C4<0>, C4<0>;
L_0x17d08b0 .functor AND 1, L_0x17d0250, L_0x17d0630, C4<1>, C4<1>;
L_0x17e7c20 .functor AND 1, L_0x17d08b0, v0x18214d0_0, C4<1>, C4<1>;
L_0x17fc500 .functor OR 1, L_0x17cfe70, L_0x17e7c20, C4<0>, C4<0>;
L_0x1824be0 .functor NOT 1, v0x1821430_0, C4<0>, C4<0>, C4<0>;
L_0x1824c50 .functor OR 1, L_0x1824be0, v0x1821610_0, C4<0>, C4<0>;
L_0x1824d60 .functor AND 1, v0x18214d0_0, L_0x1824c50, C4<1>, C4<1>;
L_0x1824e20 .functor NOT 1, v0x1821390_0, C4<0>, C4<0>, C4<0>;
L_0x1824ef0 .functor OR 1, L_0x1824e20, v0x1821430_0, C4<0>, C4<0>;
L_0x1824f60 .functor AND 1, L_0x1824d60, L_0x1824ef0, C4<1>, C4<1>;
L_0x18250e0 .functor NOT 1, v0x1821430_0, C4<0>, C4<0>, C4<0>;
L_0x1825150 .functor OR 1, L_0x18250e0, v0x1821610_0, C4<0>, C4<0>;
L_0x1825070 .functor AND 1, v0x18214d0_0, L_0x1825150, C4<1>, C4<1>;
L_0x18252e0 .functor NOT 1, v0x1821390_0, C4<0>, C4<0>, C4<0>;
L_0x18253e0 .functor OR 1, L_0x18252e0, v0x1821610_0, C4<0>, C4<0>;
L_0x18254a0 .functor AND 1, L_0x1825070, L_0x18253e0, C4<1>, C4<1>;
L_0x1825650 .functor XNOR 1, L_0x1824f60, L_0x18254a0, C4<0>, C4<0>;
v0x17cf3c0_0 .net *"_ivl_0", 0 0, L_0x17cfe70;  1 drivers
v0x17cf7c0_0 .net *"_ivl_12", 0 0, L_0x1824be0;  1 drivers
v0x17cfba0_0 .net *"_ivl_14", 0 0, L_0x1824c50;  1 drivers
v0x17cff80_0 .net *"_ivl_16", 0 0, L_0x1824d60;  1 drivers
v0x17d0360_0 .net *"_ivl_18", 0 0, L_0x1824e20;  1 drivers
v0x17d0740_0 .net *"_ivl_2", 0 0, L_0x17d0250;  1 drivers
v0x17d09c0_0 .net *"_ivl_20", 0 0, L_0x1824ef0;  1 drivers
v0x181f900_0 .net *"_ivl_24", 0 0, L_0x18250e0;  1 drivers
v0x181f9e0_0 .net *"_ivl_26", 0 0, L_0x1825150;  1 drivers
v0x181fac0_0 .net *"_ivl_28", 0 0, L_0x1825070;  1 drivers
v0x181fba0_0 .net *"_ivl_30", 0 0, L_0x18252e0;  1 drivers
v0x181fc80_0 .net *"_ivl_32", 0 0, L_0x18253e0;  1 drivers
v0x181fd60_0 .net *"_ivl_36", 0 0, L_0x1825650;  1 drivers
L_0x7fb3e28f7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x181fe20_0 .net *"_ivl_38", 0 0, L_0x7fb3e28f7018;  1 drivers
v0x181ff00_0 .net *"_ivl_4", 0 0, L_0x17d0630;  1 drivers
v0x181ffe0_0 .net *"_ivl_6", 0 0, L_0x17d08b0;  1 drivers
v0x18200c0_0 .net *"_ivl_8", 0 0, L_0x17e7c20;  1 drivers
v0x18201a0_0 .net "a", 0 0, v0x1821390_0;  alias, 1 drivers
v0x1820260_0 .net "b", 0 0, v0x1821430_0;  alias, 1 drivers
v0x1820320_0 .net "c", 0 0, v0x18214d0_0;  alias, 1 drivers
v0x18203e0_0 .net "d", 0 0, v0x1821610_0;  alias, 1 drivers
v0x18204a0_0 .net "out_pos", 0 0, L_0x1825760;  alias, 1 drivers
v0x1820560_0 .net "out_sop", 0 0, L_0x17fc500;  alias, 1 drivers
v0x1820620_0 .net "pos0", 0 0, L_0x1824f60;  1 drivers
v0x18206e0_0 .net "pos1", 0 0, L_0x18254a0;  1 drivers
L_0x1825760 .functor MUXZ 1, L_0x7fb3e28f7018, L_0x1824f60, L_0x1825650, C4<>;
S_0x1820860 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17c8320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1821390_0 .var "a", 0 0;
v0x1821430_0 .var "b", 0 0;
v0x18214d0_0 .var "c", 0 0;
v0x1821570_0 .net "clk", 0 0, v0x1823f40_0;  1 drivers
v0x1821610_0 .var "d", 0 0;
v0x1821700_0 .var/2u "fail", 0 0;
v0x18217a0_0 .var/2u "fail1", 0 0;
v0x1821840_0 .net "tb_match", 0 0, L_0x18274a0;  alias, 1 drivers
v0x18218e0_0 .var "wavedrom_enable", 0 0;
v0x1821980_0 .var "wavedrom_title", 511 0;
E_0x17db550/0 .event negedge, v0x1821570_0;
E_0x17db550/1 .event posedge, v0x1821570_0;
E_0x17db550 .event/or E_0x17db550/0, E_0x17db550/1;
S_0x1820b90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1820860;
 .timescale -12 -12;
v0x1820dd0_0 .var/2s "i", 31 0;
E_0x17db3f0 .event posedge, v0x1821570_0;
S_0x1820ed0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1820860;
 .timescale -12 -12;
v0x18210d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18211b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1820860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1821b60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17c8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1825910 .functor AND 1, v0x18214d0_0, v0x1821610_0, C4<1>, C4<1>;
L_0x1825bc0 .functor NOT 1, v0x1821390_0, C4<0>, C4<0>, C4<0>;
L_0x1825c50 .functor NOT 1, v0x1821430_0, C4<0>, C4<0>, C4<0>;
L_0x1825dd0 .functor AND 1, L_0x1825bc0, L_0x1825c50, C4<1>, C4<1>;
L_0x1825f10 .functor AND 1, L_0x1825dd0, v0x18214d0_0, C4<1>, C4<1>;
L_0x1825fd0 .functor OR 1, L_0x1825f10, L_0x1825910, C4<0>, C4<0>;
L_0x1826120 .functor BUFZ 1, L_0x1825fd0, C4<0>, C4<0>, C4<0>;
L_0x1826230 .functor NOT 1, v0x1821430_0, C4<0>, C4<0>, C4<0>;
L_0x18262f0 .functor OR 1, L_0x1826230, v0x1821610_0, C4<0>, C4<0>;
L_0x18263b0 .functor AND 1, v0x18214d0_0, L_0x18262f0, C4<1>, C4<1>;
L_0x18264d0 .functor NOT 1, v0x1821390_0, C4<0>, C4<0>, C4<0>;
L_0x1826650 .functor OR 1, L_0x18264d0, v0x1821430_0, C4<0>, C4<0>;
L_0x1826730 .functor AND 1, L_0x18263b0, L_0x1826650, C4<1>, C4<1>;
L_0x1826840 .functor NOT 1, v0x1821430_0, C4<0>, C4<0>, C4<0>;
L_0x18266c0 .functor OR 1, L_0x1826840, v0x1821610_0, C4<0>, C4<0>;
L_0x1826980 .functor AND 1, v0x18214d0_0, L_0x18266c0, C4<1>, C4<1>;
L_0x1826ad0 .functor NOT 1, v0x1821390_0, C4<0>, C4<0>, C4<0>;
L_0x1826b40 .functor OR 1, L_0x1826ad0, v0x1821610_0, C4<0>, C4<0>;
L_0x1826ca0 .functor AND 1, L_0x1826980, L_0x1826b40, C4<1>, C4<1>;
L_0x1826db0 .functor XNOR 1, L_0x1826730, L_0x1826ca0, C4<0>, C4<0>;
v0x1821d20_0 .net *"_ivl_14", 0 0, L_0x1826230;  1 drivers
v0x1821e00_0 .net *"_ivl_16", 0 0, L_0x18262f0;  1 drivers
v0x1821ee0_0 .net *"_ivl_18", 0 0, L_0x18263b0;  1 drivers
v0x1821fd0_0 .net *"_ivl_2", 0 0, L_0x1825bc0;  1 drivers
v0x18220b0_0 .net *"_ivl_20", 0 0, L_0x18264d0;  1 drivers
v0x18221e0_0 .net *"_ivl_22", 0 0, L_0x1826650;  1 drivers
v0x18222c0_0 .net *"_ivl_26", 0 0, L_0x1826840;  1 drivers
v0x18223a0_0 .net *"_ivl_28", 0 0, L_0x18266c0;  1 drivers
v0x1822480_0 .net *"_ivl_30", 0 0, L_0x1826980;  1 drivers
v0x18225f0_0 .net *"_ivl_32", 0 0, L_0x1826ad0;  1 drivers
v0x18226d0_0 .net *"_ivl_34", 0 0, L_0x1826b40;  1 drivers
v0x18227b0_0 .net *"_ivl_38", 0 0, L_0x1826db0;  1 drivers
v0x1822870_0 .net *"_ivl_4", 0 0, L_0x1825c50;  1 drivers
L_0x7fb3e28f7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1822950_0 .net *"_ivl_40", 0 0, L_0x7fb3e28f7060;  1 drivers
v0x1822a30_0 .net *"_ivl_6", 0 0, L_0x1825dd0;  1 drivers
v0x1822b10_0 .net *"_ivl_8", 0 0, L_0x1825f10;  1 drivers
v0x1822bf0_0 .net "a", 0 0, v0x1821390_0;  alias, 1 drivers
v0x1822da0_0 .net "b", 0 0, v0x1821430_0;  alias, 1 drivers
v0x1822e90_0 .net "c", 0 0, v0x18214d0_0;  alias, 1 drivers
v0x1822f80_0 .net "d", 0 0, v0x1821610_0;  alias, 1 drivers
v0x1823070_0 .net "out_pos", 0 0, L_0x1826c00;  alias, 1 drivers
v0x1823130_0 .net "out_sop", 0 0, L_0x1826120;  alias, 1 drivers
v0x18231f0_0 .net "pos0", 0 0, L_0x1826730;  1 drivers
v0x18232b0_0 .net "pos1", 0 0, L_0x1826ca0;  1 drivers
v0x1823370_0 .net "sop_and_1", 0 0, L_0x1825910;  1 drivers
v0x1823430_0 .net "sop_or", 0 0, L_0x1825fd0;  1 drivers
L_0x1826c00 .functor MUXZ 1, L_0x7fb3e28f7060, L_0x1826730, L_0x1826db0, C4<>;
S_0x18235b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17c8320;
 .timescale -12 -12;
E_0x17c49f0 .event anyedge, v0x18243a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18243a0_0;
    %nor/r;
    %assign/vec4 v0x18243a0_0, 0;
    %wait E_0x17c49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1820860;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1821700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18217a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1820860;
T_4 ;
    %wait E_0x17db550;
    %load/vec4 v0x1821840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1821700_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1820860;
T_5 ;
    %wait E_0x17db3f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %wait E_0x17db3f0;
    %load/vec4 v0x1821700_0;
    %store/vec4 v0x18217a0_0, 0, 1;
    %fork t_1, S_0x1820b90;
    %jmp t_0;
    .scope S_0x1820b90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1820dd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1820dd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17db3f0;
    %load/vec4 v0x1820dd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1820dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1820dd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1820860;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17db550;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1821610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18214d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821430_0, 0;
    %assign/vec4 v0x1821390_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1821700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18217a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17c8320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1823f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18243a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17c8320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1823f40_0;
    %inv;
    %store/vec4 v0x1823f40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17c8320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1821570_0, v0x1824620_0, v0x1823d60_0, v0x1823e00_0, v0x1823ea0_0, v0x1823fe0_0, v0x1824260_0, v0x18241c0_0, v0x1824120_0, v0x1824080_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17c8320;
T_9 ;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1824300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17c8320;
T_10 ;
    %wait E_0x17db550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1824300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
    %load/vec4 v0x1824550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1824300_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1824260_0;
    %load/vec4 v0x1824260_0;
    %load/vec4 v0x18241c0_0;
    %xor;
    %load/vec4 v0x1824260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1824120_0;
    %load/vec4 v0x1824120_0;
    %load/vec4 v0x1824080_0;
    %xor;
    %load/vec4 v0x1824120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1824300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824300_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter0/response1/top_module.sv";
