Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:48:53 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_place_timing_summary.rpt
| Design       : bgm
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[1]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[4]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[6]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[7]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[9]_replica/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[6]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[7]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[7]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[14]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[4]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.752     -329.226                    502                 5859        0.072        0.000                      0                 5859        4.230        0.000                       0                  4538  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.752     -329.226                    502                 5859        0.072        0.000                      0                 5859        4.230        0.000                       0                  4538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          502  Failing Endpoints,  Worst Slack       -1.752ns,  Total Violation     -329.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 a2_add/fract_out_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2_add/out_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.617ns  (logic 4.488ns (38.633%)  route 7.129ns (61.367%))
  Logic Levels:           29  (CARRY4=8 LUT2=4 LUT3=1 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4547, unset)         0.704     0.704    a2_add/clock
    SLICE_X106Y8         FDRE                                         r  a2_add/fract_out_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y8         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  a2_add/fract_out_q_reg[6]_replica/Q
                         net (fo=5, estimated)        0.644     1.689    a2_add/u4/fract_denorm[26]_repN_alias
    SLICE_X107Y8         LUT6 (Prop_lut6_I0_O)        0.097     1.786 f  a2_add/u4/i___39_i_14/O
                         net (fo=1, estimated)        0.309     2.095    a2_add/u4/i___39_i_14_n_0
    SLICE_X111Y9         LUT6 (Prop_lut6_I5_O)        0.097     2.192 f  a2_add/u4/i___39_i_12/O
                         net (fo=1, estimated)        0.197     2.389    a2_add/u4/i___39_i_12_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I1_O)        0.097     2.486 f  a2_add/u4/i___39_i_9/O
                         net (fo=1, estimated)        0.208     2.694    a2_add/u4/i___39_i_9_n_0
    SLICE_X110Y12        LUT5 (Prop_lut5_I2_O)        0.097     2.791 f  a2_add/u4/i___39_i_7/O
                         net (fo=1, estimated)        0.103     2.894    a2_add/u4/i___39_i_7_n_0
    SLICE_X110Y12        LUT6 (Prop_lut6_I0_O)        0.097     2.991 f  a2_add/u4/i___39_i_2/O
                         net (fo=5, estimated)        0.234     3.225    a2_add/u4/fi_ldz[1]
    SLICE_X109Y12        LUT2 (Prop_lut2_I0_O)        0.097     3.322 r  a2_add/u4/i___1_i_10__1/O
                         net (fo=4, estimated)        0.215     3.537    a2_add/u4/i___1_i_10__1_n_0
    SLICE_X109Y12        LUT2 (Prop_lut2_I0_O)        0.097     3.634 r  a2_add/u4/i___1_i_4__1/O
                         net (fo=5, estimated)        0.224     3.858    a2_add/u4/i___1_i_4__1_n_0
    SLICE_X107Y13        LUT2 (Prop_lut2_I0_O)        0.097     3.955 r  a2_add/u4/out_o1[30]_i_15__1/O
                         net (fo=2, estimated)        0.335     4.290    a2_add/u4/out_o1[30]_i_15__1_n_0
    SLICE_X106Y13        LUT6 (Prop_lut6_I5_O)        0.097     4.387 r  a2_add/u4/out_o1[30]_i_12__1/O
                         net (fo=1, routed)           0.000     4.387    a2_add/u4/out_o1[30]_i_12__1_n_0
    SLICE_X106Y13        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.799 r  a2_add/u4/out_o1_reg[30]_i_7/CO[3]
                         net (fo=1, estimated)        0.000     4.799    a2_add/u4/out_o1_reg[30]_i_7_n_0
    SLICE_X106Y14        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.958 f  a2_add/u4/out_o1_reg[30]_i_8/O[0]
                         net (fo=7, estimated)        0.428     5.386    a2_add/u4/u7/out_o1_reg[30][0]
    SLICE_X107Y14        LUT3 (Prop_lut3_I1_O)        0.232     5.618 f  a2_add/u4/u7/out_o1[24]_i_3__1/O
                         net (fo=7, estimated)        0.358     5.976    a2_add/u4/u7/fract_out_q_reg[27]_2
    SLICE_X107Y14        LUT5 (Prop_lut5_I4_O)        0.239     6.215 r  a2_add/u4/u7/out_o1[30]_i_4__4/O
                         net (fo=4, estimated)        0.423     6.638    a2_add/u4/u7/out_o1[30]_i_4__4_n_0
    SLICE_X107Y14        LUT6 (Prop_lut6_I3_O)        0.097     6.735 r  a2_add/u4/u7/i___2_i_9__1_rewire/O
                         net (fo=8, estimated)        0.133     6.868    a2_add/u4/u7_n_1
    SLICE_X107Y14        LUT5 (Prop_lut5_I4_O)        0.097     6.965 f  a2_add/u4/out_reg[22]_srl2_i_3__4/O
                         net (fo=25, estimated)       0.455     7.420    a2_add/u4/u7/out_o1_reg[4]_i_2
    SLICE_X105Y12        LUT2 (Prop_lut2_I1_O)        0.097     7.517 r  a2_add/u4/u7/out_o1[0]_i_6__1/O
                         net (fo=2, estimated)        0.238     7.755    a2_add/u4/u7_n_67
    SLICE_X104Y10        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.199 r  a2_add/u4/out_o1_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.199    a2_add/u4/out_o1_reg[4]_i_2_n_0
    SLICE_X104Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.291 r  a2_add/u4/out_o1_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.291    a2_add/u4/out_o1_reg[8]_i_2_n_0
    SLICE_X104Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.383 r  a2_add/u4/out_o1_reg[12]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.383    a2_add/u4/out_o1_reg[12]_i_2_n_0
    SLICE_X104Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.475 r  a2_add/u4/out_o1_reg[16]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.475    a2_add/u4/out_o1_reg[16]_i_2_n_0
    SLICE_X104Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.567 r  a2_add/u4/out_o1_reg[20]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.567    a2_add/u4/out_o1_reg[20]_i_2_n_0
    SLICE_X104Y15        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     8.741 r  a2_add/u4/out_o1_reg[21]_i_4/CO[2]
                         net (fo=12, estimated)       0.441     9.182    a2_add/u4/u7/fract_out_pl1[22]
    SLICE_X105Y15        LUT5 (Prop_lut5_I2_O)        0.231     9.413 f  a2_add/u4/u7/out_o1[25]_i_1__4/O
                         net (fo=3, estimated)        0.412     9.825    a2_add/u4/u7/out_d[25]
    SLICE_X105Y15        LUT6 (Prop_lut6_I3_O)        0.239    10.064 r  a2_add/u4/u7/out_o1[21]_i_5__4/O
                         net (fo=21, estimated)       0.381    10.445    a2_add/u4/u7/out_o1[21]_i_5__4_n_0
    SLICE_X105Y13        LUT4 (Prop_lut4_I3_O)        0.097    10.542 r  a2_add/u4/u7/out_o1[5]_i_1__4/O
                         net (fo=2, estimated)        0.470    11.012    a2_add/u4/u7/out_d[5]
    SLICE_X103Y13        LUT4 (Prop_lut4_I0_O)        0.097    11.109 r  a2_add/u4/u7/out_reg[31]_srl2_i_9__1/O
                         net (fo=1, estimated)        0.207    11.316    a2_add/u4/u7/out_reg[31]_srl2_i_9__1_n_0
    SLICE_X105Y13        LUT5 (Prop_lut5_I4_O)        0.097    11.413 r  a2_add/u4/u7/out_reg[31]_srl2_i_5__1/O
                         net (fo=1, estimated)        0.302    11.715    a2_add/u4/u7/out_reg[31]_srl2_i_5__1_n_0
    SLICE_X102Y13        LUT4 (Prop_lut4_I1_O)        0.097    11.812 r  a2_add/u4/u7/out_reg[31]_srl2_i_2__4/O
                         net (fo=1, estimated)        0.290    12.102    a2_add/u1/opa_r_reg[31]
    SLICE_X103Y12        LUT5 (Prop_lut5_I1_O)        0.097    12.199 r  a2_add/u1/out_reg[31]_srl2_i_1__4/O
                         net (fo=1, estimated)        0.122    12.321    a2_add/u1_n_28
    SLICE_X102Y12        SRL16E                                       r  a2_add/out_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=4547, unset)         0.669    10.669    a2_add/clock
    SLICE_X102Y12        SRL16E                                       r  a2_add/out_reg[31]_srl2/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X102Y12        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064    10.569    a2_add/out_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                 -1.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 x3_mul/srlopt_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x3_mul/out_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.022%)  route 0.135ns (48.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4547, unset)         0.411     0.411    x3_mul/clock
    SLICE_X69Y30         FDRE                                         r  x3_mul/srlopt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y30         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  x3_mul/srlopt_1/Q
                         net (fo=1, estimated)        0.135     0.687    x3_mul/srlopt_n_1
    SLICE_X66Y29         SRL16E                                       r  x3_mul/out_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4547, unset)         0.432     0.432    x3_mul/clock
    SLICE_X66Y29         SRL16E                                       r  x3_mul/out_reg[22]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    x3_mul/out_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.723         10.000      7.277      DSP48_X3Y20   x1_mul/u5/prod1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X82Y55  a0_add/out_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X82Y55  a0_add/out_reg[22]_srl2/CLK



