==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.416 seconds; peak allocated memory: 677.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.149 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.636 seconds; peak allocated memory: 678.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.972 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.745 seconds; peak allocated memory: 682.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.061 seconds; current allocated memory: 677.305 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'out_stream' (src/paillier_hls.cpp:72:33)
WARNING: [HLS 207-5544] invalid variable expr  (src/paillier_hls.cpp:72:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.039 seconds; peak allocated memory: 677.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.035 seconds; current allocated memory: 677.031 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.265 seconds; current allocated memory: 678.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(unsigned long)' into 'ap_uint<128>::ap_uint(unsigned long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:228)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1636:3817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1636:3815)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into '__cxx_global_var_init' (src/paillier_hls.h:19:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init' (src/paillier_hls.h:19:70)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi256ELb0EEC2EDq256_j' into 'ap_int_base<256, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi256ELb0EEC2EDq256_j' into 'ap_int_base<256, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' into 'ap_uint<128>::ap_uint<256>(ap_uint<256> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into '__cxx_global_var_init.1' (src/paillier_hls.h:20:33)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::plus operator+<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::plus operator+<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::plus operator+<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.2' (src/paillier_hls.h:21:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into '__cxx_global_var_init.3' (src/paillier_hls.h:22:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.3' (src/paillier_hls.h:22:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_uint<128>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.4' (src/paillier_hls.h:25:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into '__cxx_global_var_init.5' (src/paillier_hls.h:26:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.5' (src/paillier_hls.h:26:76)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(long)' into 'ap_uint<128>::ap_uint(long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<128, false>::RType<($_0)64, true>::logic operator|<128, false>(ap_int_base<128, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:3664)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<128, false>::RType<($_0)64, true>::logic operator|<128, false>(ap_int_base<128, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:3662)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<129, true>(ap_int_base<129, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<129, true>(ap_int_base<129, true> const&)' into 'ap_uint<128>::ap_uint<129>(ap_int<129> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<128, false>::mod operator%<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1514:337)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::logic operator&<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::logic operator&<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<130, true>::logic operator&<128, false, 130, true>(ap_int_base<128, false> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<130, true>::logic operator&<128, false, 130, true>(ap_int_base<128, false> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi258ELb1EEC2EDq258_i' into 'ap_int_base<258, true>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi258ELb1EEC2EDq258_i' into 'ap_int_base<258, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi258ELb1EEC2EDq258_i' into 'ap_int_base<258, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<258, true>::RType<130, true>::logic operator&<258, true, 130, true>(ap_int_base<258, true> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base(int)' into 'ap_int_base<258, true>::RType<130, true>::logic operator&<258, true, 130, true>(ap_int_base<258, true> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<258, true>(ap_int_base<258, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<258, true>(ap_int_base<258, true> const&)' into 'ap_uint<128>::ap_uint<258>(ap_int<258> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi257ELb0EEC2EDq257_j' into 'ap_int_base<257, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi257ELb0EEC2EDq257_j' into 'ap_int_base<257, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi257ELb0EEC2EDq257_j' into 'ap_int_base<257, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' into 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base(int)' into 'ap_int_base<257, false>::RType<257, false>::arg1 operator>><257, false>(ap_int_base<257, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<257, false>(ap_int_base<257, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<257, false>(ap_int_base<257, false> const&)' into 'ap_uint<128>::ap_uint<257>(ap_uint<257> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:6:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator-=<128, false>(ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:9:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator>=<128, false>(ap_int_base<128, false> const&) const' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:9:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::RType<257, false>::arg1 operator>><257, false>(ap_int_base<257, false> const&, int)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:8:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:8:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:8:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::RType<130, true>::logic operator&<258, true, 130, true>(ap_int_base<258, true> const&, ap_int_base<130, true> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<130, true>::logic operator&<128, false, 130, true>(ap_int_base<128, false> const&, ap_int_base<130, true> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:37)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:981:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:998:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:988:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:993:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:991:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:23:16)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::operator long long() const' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::logic operator&<128, false>(ap_int_base<128, false> const&, int)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:20:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mod operator%<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:17:17)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_encrypt(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<128, false>::div operator/<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:41:32)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:42:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:42:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<128, false>::div operator/<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator-=<128, false>(ap_int_base<128, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:60:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator>=<128, false>(ap_int_base<128, false> const&) const' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:60:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator+=<128, false>(ap_int_base<128, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:59:18)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:112:15)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:93:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, true>::logic operator|<128, false>(ap_int_base<128, false> const&, long)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:89:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:89:72)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_1' is marked as complete unroll implied by the pipeline pragma (src/paillier_hls.cpp:18:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_110_3' (src/paillier_hls.cpp:110:23) in function 'paillier_fl_kernel' partially with a factor of 4 (src/paillier_hls.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (src/paillier_hls.cpp:18:22) in function 'mod_exp' completely with a factor of 128 (src/paillier_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (src/paillier_hls.cpp:78:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'agg_stream' with compact=bit mode in 129-bits (src/paillier_hls.cpp:103:25)
INFO: [HLS 214-364] Automatically inlining function 'paillier_encrypt(ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:90:40)
INFO: [HLS 214-364] Automatically inlining function 'paillier_decrypt(ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:58:40)
INFO: [HLS 214-364] Automatically inlining function 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:32:26)
INFO: [HLS 214-364] Automatically inlining function 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:33:29)
INFO: [HLS 214-364] Automatically inlining function 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:40:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.36 seconds; current allocated memory: 681.664 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 681.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.696 seconds; current allocated memory: 721.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'in_stream' (src/paillier_hls.cpp:70) of function 'paillier_fl_kernel' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (src/paillier_hls.cpp:121:18) and read (src/paillier_hls.cpp:57:19) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 20.231 seconds; current allocated memory: 51.641 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.333 seconds; peak allocated memory: 728.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.029 seconds; current allocated memory: 677.164 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 678.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(unsigned long)' into 'ap_uint<128>::ap_uint(unsigned long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:228)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1636:3817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1636:3815)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into '__cxx_global_var_init' (src/paillier_hls.h:19:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init' (src/paillier_hls.h:19:70)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi256ELb0EEC2EDq256_j' into 'ap_int_base<256, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi256ELb0EEC2EDq256_j' into 'ap_int_base<256, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' into 'ap_uint<128>::ap_uint<256>(ap_uint<256> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into '__cxx_global_var_init.1' (src/paillier_hls.h:20:33)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::plus operator+<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::plus operator+<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::plus operator+<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::plus operator+<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.2' (src/paillier_hls.h:21:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into '__cxx_global_var_init.3' (src/paillier_hls.h:22:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.3' (src/paillier_hls.h:22:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_uint<128>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.4' (src/paillier_hls.h:25:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into '__cxx_global_var_init.5' (src/paillier_hls.h:26:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into '__cxx_global_var_init.5' (src/paillier_hls.h:26:76)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(long)' into 'ap_uint<128>::ap_uint(long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1498:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<128, false>::RType<($_0)64, true>::logic operator|<128, false>(ap_int_base<128, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:3664)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, true>::logic operator|<128, false, 64, true>(ap_int_base<128, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<128, false>::RType<($_0)64, true>::logic operator|<128, false>(ap_int_base<128, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:3662)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<129, true>(ap_int_base<129, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<129, true>(ap_int_base<129, true> const&)' into 'ap_uint<128>::ap_uint<129>(ap_int<129> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<128, false>::mod operator%<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1514:337)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb1EEC2EDq129_i' into 'ap_int_base<129, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::logic operator&<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::logic operator&<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::logic operator&<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<130, true>::logic operator&<128, false, 130, true>(ap_int_base<128, false> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<130, true>::logic operator&<128, false, 130, true>(ap_int_base<128, false> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi258ELb1EEC2EDq258_i' into 'ap_int_base<258, true>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi258ELb1EEC2EDq258_i' into 'ap_int_base<258, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi258ELb1EEC2EDq258_i' into 'ap_int_base<258, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<258, true>::RType<130, true>::logic operator&<258, true, 130, true>(ap_int_base<258, true> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::ap_int_base(int)' into 'ap_int_base<258, true>::RType<130, true>::logic operator&<258, true, 130, true>(ap_int_base<258, true> const&, ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<258, true>(ap_int_base<258, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<258, true>(ap_int_base<258, true> const&)' into 'ap_uint<128>::ap_uint<258>(ap_int<258> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi257ELb0EEC2EDq257_j' into 'ap_int_base<257, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi257ELb0EEC2EDq257_j' into 'ap_int_base<257, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi257ELb0EEC2EDq257_j' into 'ap_int_base<257, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base<256, false>(ap_int_base<256, false> const&)' into 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::ap_int_base(int)' into 'ap_int_base<257, false>::RType<257, false>::arg1 operator>><257, false>(ap_int_base<257, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<257, false>(ap_int_base<257, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<257, false>(ap_int_base<257, false> const&)' into 'ap_uint<128>::ap_uint<257>(ap_uint<257> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:6:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator-=<128, false>(ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:9:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator>=<128, false>(ap_int_base<128, false> const&) const' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:9:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<257, false>::RType<257, false>::arg1 operator>><257, false>(ap_int_base<257, false> const&, int)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:8:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<256, false>::plus operator+<128, false, 256, false>(ap_int_base<128, false> const&, ap_int_base<256, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:8:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mult operator*<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:8:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<258, true>::RType<130, true>::logic operator&<258, true, 130, true>(ap_int_base<258, true> const&, ap_int_base<130, true> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<128, false>::mult operator*<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<130, true>::logic operator&<128, false, 130, true>(ap_int_base<128, false> const&, ap_int_base<130, true> const&)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'montgomery_mult(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:7:37)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:981:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:998:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:988:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:993:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:991:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:23:16)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, true>::operator long long() const' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::logic operator&<128, false>(ap_int_base<128, false> const&, int)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:20:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::mod operator%<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:17:17)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_encrypt(ap_uint<128>, ap_uint<128>)' (src/paillier_hls.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<128, false>::div operator/<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:41:32)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, false>::logic operator|<128, false>(ap_int_base<128, false> const&, unsigned long)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:42:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:42:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<128, false>::div operator/<130, true, 128, false>(ap_int_base<130, true> const&, ap_int_base<128, false> const&)' into 'paillier_decrypt(ap_uint<128>)' (src/paillier_hls.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator-=<128, false>(ap_int_base<128, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:60:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator>=<128, false>(ap_int_base<128, false> const&) const' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:60:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator+=<128, false>(ap_int_base<128, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:59:18)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:112:15)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<128>, ap_uint<128>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:94:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)64, true>::logic operator|<128, false>(ap_int_base<128, false> const&, long)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:91:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:91:72)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_1' is marked as complete unroll implied by the pipeline pragma (src/paillier_hls.cpp:18:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_110_3' (src/paillier_hls.cpp:110:23) in function 'paillier_fl_kernel' partially with a factor of 4 (src/paillier_hls.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (src/paillier_hls.cpp:18:22) in function 'mod_exp' completely with a factor of 128 (src/paillier_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (src/paillier_hls.cpp:77:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'agg_stream' with compact=bit mode in 129-bits (src/paillier_hls.cpp:103:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'grad_stream' with compact=bit mode in 129-bits (src/paillier_hls.cpp:82:25)
INFO: [HLS 214-364] Automatically inlining function 'paillier_encrypt(ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:92:40)
INFO: [HLS 214-364] Automatically inlining function 'paillier_decrypt(ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:58:40)
INFO: [HLS 214-364] Automatically inlining function 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:32:26)
INFO: [HLS 214-364] Automatically inlining function 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:33:29)
INFO: [HLS 214-364] Automatically inlining function 'mod_exp(ap_uint<128>, ap_uint<128>, ap_uint<128>)' to improve effectiveness of pipeline pragma in function 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:40:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.779 seconds; current allocated memory: 681.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 681.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 721.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 729.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_1' (src/paillier_hls.cpp:77) in function 'paillier_fl_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_3' (src/paillier_hls.cpp:77) in function 'paillier_fl_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/paillier_hls.cpp:86:9) to (src/paillier_hls.cpp:85:19) in function 'paillier_fl_kernel'... converting 255 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.359 seconds; current allocated memory: 784.664 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 818.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 824.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 825.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 513, loop 'VITIS_LOOP_85_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.268 seconds; current allocated memory: 868.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.455 seconds; current allocated memory: 869.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.065 seconds; current allocated memory: 869.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 869.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_3'.
WARNING: [HLS 200-880] The II Violation in module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3' (loop 'VITIS_LOOP_110_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('weights_V_write_ln112', src/paillier_hls.cpp:112) of variable 'zext_ln186_3' on local variable 'weights.V' and 'load' operation ('weights_V_load_1') on local variable 'weights.V'.
WARNING: [HLS 200-880] The II Violation in module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3' (loop 'VITIS_LOOP_110_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('weights_V_write_ln112', src/paillier_hls.cpp:112) of variable 'zext_ln186_3' on local variable 'weights.V' and 'load' operation ('weights_V_load_1') on local variable 'weights.V'.
WARNING: [HLS 200-880] The II Violation in module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3' (loop 'VITIS_LOOP_110_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('weights_V_write_ln112', src/paillier_hls.cpp:112) of variable 'zext_ln186_3' on local variable 'weights.V' and 'load' operation ('weights_V_load_1') on local variable 'weights.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_110_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 869.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 869.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_116_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 869.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 869.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 869.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 869.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 870.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_85_2' pipeline 'VITIS_LOOP_85_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_85_2' in module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_85_2', because the estimated Stream Port Number is 93, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_85_2' is 133356 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_121ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_123ns_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_125ns_128_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_126ns_128_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_127ns_128_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_128ns_128_1_1': 74 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_128s_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_129ns_255_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127s_8s_127_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_85_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.732 seconds; current allocated memory: 991.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_54_1' pipeline 'VITIS_LOOP_54_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.883 seconds; current allocated memory: 1018.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3' pipeline 'VITIS_LOOP_110_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_127ns_129ns_255_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_127s_8s_127_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_295_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_110_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1018.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_116_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_116_4' pipeline 'VITIS_LOOP_116_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_116_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1018.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'grad_stream_U(paillier_fl_kernel_fifo_w129_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'agg_stream_U(paillier_fl_kernel_fifo_w129_d32_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1018.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.93 seconds; current allocated memory: 1020.684 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 1.008 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35 seconds. CPU system time: 1 seconds. Elapsed time: 53.576 seconds; current allocated memory: 355.266 MB.
INFO: [HLS 200-112] Total CPU user time: 37 seconds. Total CPU system time: 1 seconds. Total elapsed time: 66.74 seconds; peak allocated memory: 1.008 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.758 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.314 seconds; peak allocated memory: 678.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.047 seconds; current allocated memory: 677.465 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 't' (src/paillier_hls.cpp:6:30)
WARNING: [HLS 207-5544] invalid variable expr  (src/paillier_hls.cpp:6:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'm' (src/paillier_hls.cpp:7:30)
WARNING: [HLS 207-5544] invalid variable expr  (src/paillier_hls.cpp:7:30)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.166 seconds; peak allocated memory: 677.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 676.527 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.518 seconds; current allocated memory: 678.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_uint<64>::ap_uint(unsigned long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into '__cxx_global_var_init.1' (src/paillier_hls.h:19:32)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<66, true>(ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_uint<64>::ap_uint<66>(ap_int<66> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' into '__cxx_global_var_init.2' (src/paillier_hls.h:20:31)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_uint<64>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::arg1 operator<<<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:228)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::arg1 operator<<<64, false>(ap_int_base<64, false> const&, int)' into '__cxx_global_var_init.4' (src/paillier_hls.h:24:50)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(long)' into 'ap_uint<64>::ap_uint(long)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::mod operator%<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1514:337)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_uint<64>::ap_uint<130>(ap_int<130> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base(int)' into 'ap_int_base<129, false>::RType<129, false>::arg1 operator>><129, false>(ap_int_base<129, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<129, false>(ap_int_base<129, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<129, false>(ap_int_base<129, false> const&)' into 'ap_uint<64>::ap_uint<129>(ap_uint<129> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:6:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator-=<64, false>(ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:11:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator>=<64, false>(ap_int_base<64, false> const&) const' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:11:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<129, false>::arg1 operator>><129, false>(ap_int_base<129, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:8:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:8:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:8:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:8:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:8:33)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:981:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:998:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:988:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:993:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:991:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:26:13)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:25:16)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:22:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mod operator%<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_encrypt(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:36:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<66, true>::RType<64, false>::div operator/<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:43:31)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::RType<64, false>::div operator/<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:43:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator-=<64, false>(ap_int_base<64, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:62:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator>=<64, false>(ap_int_base<64, false> const&) const' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator+=<64, false>(ap_int_base<64, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:61:18)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:117:15)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:98:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (src/paillier_hls.cpp:20:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_115_3' (src/paillier_hls.cpp:115:23) in function 'paillier_fl_kernel' partially with a factor of 2 (src/paillier_hls.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (src/paillier_hls.cpp:20:22) in function 'mod_exp' completely with a factor of 64 (src/paillier_hls.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (src/paillier_hls.cpp:80:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'agg_stream' with compact=bit mode in 65-bits (src/paillier_hls.cpp:108:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.974 seconds; current allocated memory: 680.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 680.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 704.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'in_stream' (src/paillier_hls.cpp:72) of function 'paillier_fl_kernel' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (src/paillier_hls.cpp:126:18) and read (src/paillier_hls.cpp:59:19) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.916 seconds; current allocated memory: 38.445 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 28.187 seconds; peak allocated memory: 714.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.22 seconds; current allocated memory: 0.402 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.213 seconds; peak allocated memory: 678.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.047 seconds; current allocated memory: 676.480 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 't' (src/paillier_hls.cpp:6:30)
WARNING: [HLS 207-5544] invalid variable expr  (src/paillier_hls.cpp:6:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'm' (src/paillier_hls.cpp:7:30)
WARNING: [HLS 207-5544] invalid variable expr  (src/paillier_hls.cpp:7:30)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.895 seconds; current allocated memory: 0.496 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.233 seconds; peak allocated memory: 676.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 0.246 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.086 seconds; peak allocated memory: 676.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.548 seconds; peak allocated memory: 681.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.458 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.505 seconds; peak allocated memory: 677.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.832 seconds; current allocated memory: 0.434 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.896 seconds; peak allocated memory: 678.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 0.203 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.447 seconds; peak allocated memory: 680.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 676.992 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.863 seconds; current allocated memory: 679.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_uint<64>::ap_uint(unsigned long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into '__cxx_global_var_init.1' (src/paillier_hls.h:19:32)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<66, true>(ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_uint<64>::ap_uint<66>(ap_int<66> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' into '__cxx_global_var_init.2' (src/paillier_hls.h:20:31)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_uint<64>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::arg1 operator<<<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:228)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::arg1 operator<<<64, false>(ap_int_base<64, false> const&, int)' into '__cxx_global_var_init.4' (src/paillier_hls.h:24:50)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(long)' into 'ap_uint<64>::ap_uint(long)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::mod operator%<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1514:337)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_uint<64>::ap_uint<130>(ap_int<130> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base(int)' into 'ap_int_base<129, false>::RType<129, false>::arg1 operator>><129, false>(ap_int_base<129, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<129, false>(ap_int_base<129, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<129, false>(ap_int_base<129, false> const&)' into 'ap_uint<64>::ap_uint<129>(ap_uint<129> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:6:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator-=<64, false>(ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:11:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator>=<64, false>(ap_int_base<64, false> const&) const' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:11:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<129, false>::arg1 operator>><129, false>(ap_int_base<129, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:36)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:981:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:998:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:988:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:993:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:991:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:26:13)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:25:16)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:22:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mod operator%<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_encrypt(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:36:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<66, true>::RType<64, false>::div operator/<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:43:31)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::RType<64, false>::div operator/<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:43:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator-=<64, false>(ap_int_base<64, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:62:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator>=<64, false>(ap_int_base<64, false> const&) const' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator+=<64, false>(ap_int_base<64, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:61:18)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:119:15)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:100:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (src/paillier_hls.cpp:20:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_3' (src/paillier_hls.cpp:117:23) in function 'paillier_fl_kernel' partially with a factor of 2 (src/paillier_hls.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (src/paillier_hls.cpp:20:22) in function 'mod_exp' completely with a factor of 64 (src/paillier_hls.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (src/paillier_hls.cpp:81:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'agg_stream' with compact=bit mode in 65-bits (src/paillier_hls.cpp:110:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.917 seconds; current allocated memory: 681.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 681.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 705.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'in_stream' (src/paillier_hls.cpp:72) of function 'paillier_fl_kernel' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (src/paillier_hls.cpp:106:21) and read (src/paillier_hls.cpp:59:19) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.128 seconds; current allocated memory: 39.023 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.771 seconds; peak allocated memory: 716.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.053 seconds; current allocated memory: 677.328 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.999 seconds; current allocated memory: 678.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_uint<64>::ap_uint(unsigned long)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<128, false>::ssdm_int(unsigned __int128)' into 'ap_int_base<128, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into '__cxx_global_var_init.1' (src/paillier_hls.h:19:32)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::plus operator+<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<66, true>(ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_uint<64>::ap_uint<66>(ap_int<66> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::plus operator+<64, false>(ap_int_base<64, false> const&, int)' into '__cxx_global_var_init.2' (src/paillier_hls.h:20:31)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_uint<64>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::arg1 operator<<<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:228)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::arg1 operator<<<64, false>(ap_int_base<64, false> const&, int)' into '__cxx_global_var_init.4' (src/paillier_hls.h:24:50)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(long)' into 'ap_uint<64>::ap_uint(long)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::mod operator%<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1514:337)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::logic operator&<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<32, true>::minus operator-<64, false, 32, true>(ap_int_base<64, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi130ELb1EEC2EDq130_i' into 'ap_int_base<130, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base(int)' into 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<130, true>(ap_int_base<130, true> const&)' into 'ap_uint<64>::ap_uint<130>(ap_int<130> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi129ELb0EEC2EDq129_j' into 'ap_int_base<129, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base(int)' into 'ap_int_base<129, false>::RType<129, false>::arg1 operator>><129, false>(ap_int_base<129, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<129, false>(ap_int_base<129, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<129, false>(ap_int_base<129, false> const&)' into 'ap_uint<64>::ap_uint<129>(ap_uint<129> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:6:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator-=<64, false>(ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:11:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator>=<64, false>(ap_int_base<64, false> const&) const' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:11:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<129, false>::arg1 operator>><129, false>(ap_int_base<129, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<128, false>::plus operator+<64, false, 128, false>(ap_int_base<64, false> const&, ap_int_base<128, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mult operator*<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:10:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::RType<66, true>::logic operator&<130, true, 66, true>(ap_int_base<130, true> const&, ap_int_base<66, true> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::RType<64, false>::mult operator*<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<66, true>::logic operator&<64, false, 66, true>(ap_int_base<64, false> const&, ap_int_base<66, true> const&)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'montgomery_mult(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:7:36)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:981:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:998:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:988:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:993:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:991:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:26:13)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:25:16)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:22:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::logic operator&<64, false>(ap_int_base<64, false> const&, int)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::mod operator%<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'mod_exp(ap_uint<64>, ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:19:17)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_encrypt(ap_uint<64>, ap_uint<64>)' (src/paillier_hls.cpp:36:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<66, true>::RType<64, false>::div operator/<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)32, true>::minus operator-<64, false>(ap_int_base<64, false> const&, int)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:43:31)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::RType<64, false>::div operator/<66, true, 64, false>(ap_int_base<66, true> const&, ap_int_base<64, false> const&)' into 'paillier_decrypt(ap_uint<64>)' (src/paillier_hls.cpp:43:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator-=<64, false>(ap_int_base<64, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:62:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator>=<64, false>(ap_int_base<64, false> const&) const' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator+=<64, false>(ap_int_base<64, false> const&)' into 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' (src/paillier_hls.cpp:61:18)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:116:15)
INFO: [HLS 214-131] Inlining function 'montgomery_mult(ap_uint<64>, ap_uint<64>)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:98:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (src/paillier_hls.cpp:20:22)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_114_3' (src/paillier_hls.cpp:114:23) in function 'paillier_fl_kernel' partially with a factor of 2 (src/paillier_hls.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (src/paillier_hls.cpp:20:22) in function 'mod_exp' completely with a factor of 64 (src/paillier_hls.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'aggregate_gradients(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int)' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (src/paillier_hls.cpp:79:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'agg_stream' with compact=bit mode in 65-bits (src/paillier_hls.cpp:107:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'grad_stream' with compact=bit mode in 65-bits (src/paillier_hls.cpp:87:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.261 seconds; current allocated memory: 681.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 681.207 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.246 seconds; current allocated memory: 704.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 716.969 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_3' (src/paillier_hls.cpp:79) in function 'paillier_fl_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/paillier_hls.cpp:17:9) to (src/paillier_hls.cpp:28:5) in function 'mod_exp'... converting 129 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.222 seconds; current allocated memory: 763.316 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'mod_exp' (src/paillier_hls.cpp:35:28) in function 'paillier_encrypt' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.791 seconds; current allocated memory: 822.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8) on 'select' operation ('ret.V') due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:8): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (src/paillier_hls.cpp:9): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.849 seconds; current allocated memory: 828.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 830.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mod_exp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 127, function 'mod_exp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.306 seconds; current allocated memory: 847.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.607 seconds; current allocated memory: 847.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'paillier_encrypt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 130, function 'paillier_encrypt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.503 seconds; current allocated memory: 847.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.844 seconds; current allocated memory: 847.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 135, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.665 seconds; current allocated memory: 847.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.903 seconds; current allocated memory: 847.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.314 seconds; current allocated memory: 847.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 847.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_3'.
WARNING: [HLS 200-880] The II Violation in module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_114_3' (loop 'VITIS_LOOP_114_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('weights_V_write_ln116', src/paillier_hls.cpp:116) of variable 'zext_ln186' on local variable 'weights.V' and 'load' operation ('weights_V_load_1') on local variable 'weights.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 848.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 848.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_120_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_120_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 849.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 849.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 849.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 849.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.401 seconds; current allocated memory: 851.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mod_exp' pipeline 'mod_exp' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_58ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_59ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_60ns_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_61ns_64_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_62ns_64_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_63ns_64_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_64ns_64_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_65ns_127_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_8s_63_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.588 seconds; current allocated memory: 864.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_encrypt' pipeline 'paillier_encrypt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'paillier_encrypt' is 14049 from HDL expression: ((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp133)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp134)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp132)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp135))))
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_64ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_65ns_127_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_8s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.511 seconds; current allocated memory: 879.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_90_2' is 14366 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp189)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp188)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp191)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp190)))
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_65ns_127_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_8s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_63ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.14 seconds; current allocated memory: 880.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.551 seconds; current allocated memory: 882.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_114_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_65ns_127_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_8s_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_315_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 884.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_120_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_120_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 889.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'grad_stream_U(paillier_fl_kernel_fifo_w65_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'agg_stream_U(paillier_fl_kernel_fifo_w65_d32_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 891.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.646 seconds; current allocated memory: 897.332 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.565 seconds; current allocated memory: 906.508 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 152.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 2 seconds. Elapsed time: 83.163 seconds; current allocated memory: 230.336 MB.
INFO: [HLS 200-112] Total CPU user time: 62 seconds. Total CPU system time: 2 seconds. Total elapsed time: 96.579 seconds; peak allocated memory: 907.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.569 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.066 seconds; peak allocated memory: 681.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.499 seconds; current allocated memory: 0.305 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.605 seconds; peak allocated memory: 677.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.888 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.818 seconds; peak allocated memory: 681.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.959 seconds; current allocated memory: 0.430 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.688 seconds; peak allocated memory: 682.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.44 seconds; current allocated memory: 0.281 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.621 seconds; peak allocated memory: 677.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.558 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.666 seconds; peak allocated memory: 682.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.354 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.352 seconds; peak allocated memory: 680.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.56 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.163 seconds; peak allocated memory: 678.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.101 seconds; peak allocated memory: 678.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.449 seconds; peak allocated memory: 678.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.072 seconds; current allocated memory: 0.266 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.657 seconds; peak allocated memory: 676.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.818 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.906 seconds; peak allocated memory: 682.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.486 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.929 seconds; peak allocated memory: 682.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.678 seconds; current allocated memory: 0.293 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.451 seconds; peak allocated memory: 678.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.662 seconds; peak allocated memory: 681.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.044 seconds; current allocated memory: 676.684 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
ERROR: [HLS 207-5500] Invalid Directive: for current device, mul + lut is invalid combination for bind_op (src/paillier_hls.cpp:63:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 0.543 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.35 seconds; peak allocated memory: 677.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.528 seconds; current allocated memory: 0.238 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.519 seconds; peak allocated memory: 682.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.75 seconds; current allocated memory: 0.227 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.934 seconds; peak allocated memory: 681.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.727 seconds; current allocated memory: 0.227 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.765 seconds; peak allocated memory: 682.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.347 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.483 seconds; peak allocated memory: 677.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.061 seconds; current allocated memory: 677.184 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:22:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:99:52)
WARNING: [HLS 207-5292] unused parameter 'a' (src/paillier_hls.cpp:103:49)
WARNING: [HLS 207-5292] unused parameter 'm' (src/paillier_hls.cpp:103:70)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:117:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:117:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:121:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:121:136)
WARNING: [HLS 207-5292] unused parameter 'num_clients' (src/paillier_hls.cpp:144:95)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:144:126)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:147)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:144:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:144:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:238)
WARNING: [HLS 207-5292] unused parameter 'grad_stream' (src/paillier_hls.cpp:152:129)
WARNING: [HLS 207-5292] unused parameter 'num_clients' (src/paillier_hls.cpp:152:194)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.353 seconds; current allocated memory: 678.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_out' with compact=bit mode in 65-bits (src/paillier_hls.cpp:152:0)
INFO: [HLS 214-241] Aggregating scalar variable 'grad_stream' with compact=bit mode in 65-bits (src/paillier_hls.cpp:152:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_in' with compact=bit mode in 65-bits (src/paillier_hls.cpp:152:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.696 seconds; current allocated memory: 679.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 692.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 703.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_1' (src/paillier_hls.cpp:154) in function 'paillier_fl_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 735.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 739.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 739.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 739.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/num_clients' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 739.980 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 743.383 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 746.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 305.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.413 seconds; current allocated memory: 70.043 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.021 seconds; peak allocated memory: 747.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.445 seconds; current allocated memory: 11.715 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.885 seconds; peak allocated memory: 688.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.479 seconds; current allocated memory: 12.074 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 50.714 seconds; peak allocated memory: 689.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.783 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.96 seconds; peak allocated memory: 677.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.567 seconds; current allocated memory: 0.418 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.498 seconds; peak allocated memory: 677.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.732 seconds; current allocated memory: 0.418 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.512 seconds; peak allocated memory: 681.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.88 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.99 seconds; peak allocated memory: 682.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.882 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.831 seconds; peak allocated memory: 677.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.845 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.874 seconds; peak allocated memory: 682.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 0.223 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.422 seconds; peak allocated memory: 682.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.364 seconds; current allocated memory: 0.371 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.637 seconds; peak allocated memory: 680.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.36 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.456 seconds; peak allocated memory: 681.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.512 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.634 seconds; peak allocated memory: 677.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.05 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.161 seconds; peak allocated memory: 681.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.055 seconds; current allocated memory: 0.414 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.174 seconds; peak allocated memory: 682.781 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.876 seconds; current allocated memory: 0.289 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.718 seconds; peak allocated memory: 679.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.072 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.988 seconds; peak allocated memory: 683.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.022 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.035 seconds; peak allocated memory: 678.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.062 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.926 seconds; peak allocated memory: 681.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.388 seconds; peak allocated memory: 681.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.292 seconds; peak allocated memory: 681.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.862 seconds; peak allocated memory: 682.129 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.981 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.569 seconds; peak allocated memory: 682.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.568 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.591 seconds; peak allocated memory: 682.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.412 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.409 seconds; peak allocated memory: 681.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 676.855 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:30:34)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:61:10)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:61:74)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:65:14)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:65:60)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:77:18)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:77:74)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:95:10)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:95:102)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:97:10)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:97:38)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:98:29)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:98:67)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:100:10)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:100:38)
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (src/paillier_hls.cpp:102:10)
ERROR: [HLS 207-2972] no member named 'endl' in namespace 'std' (src/paillier_hls.cpp:102:45)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.391 seconds; current allocated memory: 0.246 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.72 seconds; peak allocated memory: 677.098 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.039 seconds; current allocated memory: 682.145 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:30:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:112:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:129:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:129:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:133:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:133:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:137:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:137:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:137:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:143:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:143:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:143:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:148:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:148:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:148:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:148:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:148:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.479 seconds; current allocated memory: 683.840 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'paillier_fl_kernel'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.12 seconds; current allocated memory: 1.840 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.561 seconds; peak allocated memory: 683.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.21 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.857 seconds; peak allocated memory: 682.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 681.371 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:30:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:112:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:129:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:129:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:133:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:133:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:137:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:137:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:137:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:143:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:143:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:143:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:148:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:148:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:148:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:148:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:148:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.429 seconds; current allocated memory: 683.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:180:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:167:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.944 seconds; current allocated memory: 683.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 683.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 696.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 708.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 739.293 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 744.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 748.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 749.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 750.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 750.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 751.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 753.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 762.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.292 seconds; current allocated memory: 81.582 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.809 seconds; peak allocated memory: 763.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 18.393 seconds; current allocated memory: 12.094 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.186 seconds; peak allocated memory: 689.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'paillier_fl_kernel' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.687 seconds; current allocated memory: 12.367 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.135 seconds; peak allocated memory: 694.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 676.863 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'base' (src/paillier_hls.cpp:25:24)
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:30:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.324 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.727 seconds; peak allocated memory: 677.129 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.249 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.122 seconds; peak allocated memory: 682.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.873 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.616 seconds; peak allocated memory: 682.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.062 seconds; current allocated memory: 676.992 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:30:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:112:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:129:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:129:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:133:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:133:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:137:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:137:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:137:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:143:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:143:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:143:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:148:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:148:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:148:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:148:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:148:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.058 seconds; current allocated memory: 679.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:180:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:167:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.508 seconds; current allocated memory: 679.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 692.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 703.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 735.316 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 740.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 744.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 745.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 745.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 745.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 747.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 749.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 753.016 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 758.273 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.836 seconds; current allocated memory: 81.641 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.698 seconds; peak allocated memory: 758.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.029 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.971 seconds; peak allocated memory: 677.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.038 seconds; current allocated memory: 676.988 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:30:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:112:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:129:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:129:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:133:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:133:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:137:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:137:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:137:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:143:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:143:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:143:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:148:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:148:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:148:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:148:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:148:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.573 seconds; current allocated memory: 678.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:181:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:168:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.992 seconds; current allocated memory: 679.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 692.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 703.879 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 735.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 741.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_177_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 744.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 746.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 746.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 746.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1' pipeline 'VITIS_LOOP_177_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 748.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 749.414 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 753.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 758.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.211 seconds; current allocated memory: 81.805 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.518 seconds; peak allocated memory: 758.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'paillier_fl_kernel' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.504 seconds; current allocated memory: 13.441 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.775 seconds; peak allocated memory: 690.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.094 seconds; current allocated memory: 676.621 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:112:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:129:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:129:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:133:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:133:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:137:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:137:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:137:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:143:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:143:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:143:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:148:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:148:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:148:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:148:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:148:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.303 seconds; current allocated memory: 678.707 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:181:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:168:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.491 seconds; current allocated memory: 679.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.457 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 692.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 703.895 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 735.668 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 740.129 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_177_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 743.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 744.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 745.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 745.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1' pipeline 'VITIS_LOOP_177_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 746.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 748.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 753.430 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 758.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.13 seconds; current allocated memory: 82.004 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.139 seconds; peak allocated memory: 758.676 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.039 seconds; current allocated memory: 677.164 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.476 seconds; current allocated memory: 679.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.037 seconds; current allocated memory: 679.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 692.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 704.098 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 735.613 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 740.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 743.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 745.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 745.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 745.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 747.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 748.871 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 752.863 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 757.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.254 seconds; current allocated memory: 80.957 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.597 seconds; peak allocated memory: 758.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.465 seconds; current allocated memory: 0.227 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.208 seconds; peak allocated memory: 677.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 677.125 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.713 seconds; current allocated memory: 679.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.091 seconds; current allocated memory: 680.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 680.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 693.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 704.621 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 735.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 740.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 744.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 745.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 745.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 746.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 747.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 749.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 753.500 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 758.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.773 seconds; current allocated memory: 81.633 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.225 seconds; peak allocated memory: 758.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 35.71 seconds; current allocated memory: 12.527 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 49.065 seconds; peak allocated memory: 689.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Fl-pailler_fpga/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.285 seconds; current allocated memory: 9.207 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.74 seconds; peak allocated memory: 686.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.285 seconds; current allocated memory: 8.594 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 37.646 seconds; peak allocated memory: 690.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.157 seconds; current allocated memory: 0.512 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.024 seconds; peak allocated memory: 682.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.035 seconds; current allocated memory: 677.367 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/paillier_hls.cpp:19:9)
ERROR: [HLS 207-5493] return is not valid value for option variable (src/paillier_hls.cpp:19:31)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:20:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:47:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 0.449 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.351 seconds; peak allocated memory: 677.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 676.504 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5548] missing argument for 'variable' (src/paillier_hls.cpp:19:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:47:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:130:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:147:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:147:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:151:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:151:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:155:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:155:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:155:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:161:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:161:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:161:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:166:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:166:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:166:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:166:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:166:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.228 seconds; current allocated memory: 679.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:199:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:186:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.572 seconds; current allocated memory: 679.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 693.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 705.094 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 736.137 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 741.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 745.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 746.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 746.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 747.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' pipeline 'VITIS_LOOP_195_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 748.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 750.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 754.707 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 759.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.153 seconds; current allocated memory: 83.680 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.679 seconds; peak allocated memory: 760.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.043 seconds; current allocated memory: 677.734 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5548] missing argument for 'variable' (src/paillier_hls.cpp:20:9)
WARNING: [HLS 207-5548] missing argument for 'variable' (src/paillier_hls.cpp:21:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:47:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:130:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:147:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:147:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:151:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:151:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:155:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:155:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:155:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:161:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:161:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:161:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:166:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:166:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:166:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:166:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:166:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.896 seconds; current allocated memory: 679.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:199:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:186:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.127 seconds; current allocated memory: 680.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 680.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 694.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 705.566 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 736.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 742.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 746.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 747.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 747.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 747.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' pipeline 'VITIS_LOOP_195_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 749.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 751.094 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 755.402 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 760.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.948 seconds; current allocated memory: 83.199 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.461 seconds; peak allocated memory: 760.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.057 seconds; current allocated memory: 676.461 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5548] missing argument for 'variable' (src/paillier_hls.cpp:19:9)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:20:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:47:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:130:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:147:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:147:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:151:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:151:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:155:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:155:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:155:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:161:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:161:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:161:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:166:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:166:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:166:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:166:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:166:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.969 seconds; current allocated memory: 678.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:199:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:186:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.861 seconds; current allocated memory: 679.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 692.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 704.375 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 735.395 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 740.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 744.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 745.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 745.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 746.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1' pipeline 'VITIS_LOOP_195_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 748.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 749.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 753.574 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 758.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.519 seconds; current allocated memory: 82.668 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.108 seconds; peak allocated memory: 759.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.993 seconds; current allocated memory: 0.305 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.881 seconds; peak allocated memory: 678.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.056 seconds; current allocated memory: 677.438 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/paillier_hls.cpp:19:9)
ERROR: [HLS 207-5493] return is not valid value for option variable (src/paillier_hls.cpp:19:31)
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:20:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'mod_mul', expects function/operation (src/paillier_hls.cpp:47:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 0.598 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.488 seconds; peak allocated memory: 678.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 677.223 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.671 seconds; current allocated memory: 679.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.799 seconds; current allocated memory: 680.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 680.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 692.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 704.371 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 735.680 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 740.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 744.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 746.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 746.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 746.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 748.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 749.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 753.539 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 758.949 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.173 seconds; current allocated memory: 81.863 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.477 seconds; peak allocated memory: 759.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.068 seconds; current allocated memory: 681.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'grad_stream' (src/paillier_hls.cpp:171:33)
WARNING: [HLS 207-5544] invalid variable expr  (src/paillier_hls.cpp:171:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.285 seconds; current allocated memory: 0.637 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.597 seconds; peak allocated memory: 681.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.042 seconds; current allocated memory: 677.191 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.172 seconds; current allocated memory: 679.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.621 seconds; current allocated memory: 679.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 680.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 692.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 704.094 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 735.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 740.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 744.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 745.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 745.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 745.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 747.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 749.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 753.488 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 758.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.038 seconds; current allocated memory: 81.699 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.392 seconds; peak allocated memory: 758.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 36.016 seconds; current allocated memory: 12.242 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 49.433 seconds; peak allocated memory: 688.758 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Fl-pailler_fpga -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.148 seconds; current allocated memory: 12.465 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 43.662 seconds; peak allocated memory: 690.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=F:/Fl-pailler_fpga/export/q.xsc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=F:/Fl-pailler_fpga/export/q.ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/export
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file F:/Fl-pailler_fpga/export/q.xsc -ip_xdc_ooc_file F:/Fl-pailler_fpga/export/q.ooc.xdc -output F:/Fl-pailler_fpga/export -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/export 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [HLS 200-1623] The file specified via 'config_export -ip_xdc_file' does not exist: F:/Fl-pailler_fpga/export/q.xsc
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 0.402 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.608 seconds; peak allocated memory: 677.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=F:/Fl-pailler_fpga/export/q.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=F:/Fl-pailler_fpga/export/q.ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/export
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -ip_xdc_file F:/Fl-pailler_fpga/export/q.xdc -ip_xdc_ooc_file F:/Fl-pailler_fpga/export/q.ooc.xdc -output F:/Fl-pailler_fpga/export -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/export 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [HLS 200-1623] The file specified via 'config_export -ip_xdc_file' does not exist: F:/Fl-pailler_fpga/export/q.xdc
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.653 seconds; peak allocated memory: 677.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=F:/Fl-pailler_fpga/export/q.ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/export
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -ip_xdc_ooc_file F:/Fl-pailler_fpga/export/q.ooc.xdc -output F:/Fl-pailler_fpga/export -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/export 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [HLS 200-1623] The file specified via 'config_export -ip_xdc_ooc_file' does not exist: F:/Fl-pailler_fpga/export/q.ooc.xdc
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.715 seconds; peak allocated memory: 676.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/ 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 473.922 seconds; current allocated memory: 9.668 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 487.493 seconds; peak allocated memory: 685.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -output F:/Fl-pailler_fpga/ -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.898 seconds; current allocated memory: 0.379 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.377 seconds; peak allocated memory: 678.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -output F:/Fl-pailler_fpga/ -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.039 seconds; current allocated memory: 678.910 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.604 seconds; current allocated memory: 681.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.344 seconds; current allocated memory: 681.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 681.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 694.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 706.695 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 737.676 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 742.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 746.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 747.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 747.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 747.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 749.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 751.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 755.902 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 760.590 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.03 seconds; current allocated memory: 81.941 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.334 seconds; peak allocated memory: 760.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -output F:/Fl-pailler_fpga/ -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 36.98 seconds; current allocated memory: 13.129 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 50.098 seconds; peak allocated memory: 689.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.042 seconds; current allocated memory: 677.379 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.125 seconds; current allocated memory: 679.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.525 seconds; current allocated memory: 680.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 680.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 693.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 704.734 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 735.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 741.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 744.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 745.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 746.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 746.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 748.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples' and 'num_clients' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 749.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 753.898 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 759.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.328 seconds; current allocated memory: 82.199 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.661 seconds; peak allocated memory: 759.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.992 seconds; current allocated memory: 0.238 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.829 seconds; peak allocated memory: 678.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 676.160 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.005 seconds; current allocated memory: 678.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.519 seconds; current allocated memory: 679.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 692.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 704.027 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 735.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 740.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 744.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 745.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 745.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 746.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 747.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 749.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 752.840 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 758.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.989 seconds; current allocated memory: 82.453 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.333 seconds; peak allocated memory: 758.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/ 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 207.397 seconds; current allocated memory: 8.578 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 220.821 seconds; peak allocated memory: 686.484 MB.
