
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o spin_clock_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui spin_clock_impl_1.udb 
// Netlist created on Sun Aug 25 16:59:21 2019
// Netlist written on Sun Aug 25 16:59:29 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( smi_nwe_pi, frame_sync_pi, smi_data_pi, line_sync, tlc_gclk, 
             tlc_sclk, tlc_lat, tlc_sin, clk_in, smi_noe_pi, tlc_sout );
  input  smi_nwe_pi, frame_sync_pi;
  input  [7:0] smi_data_pi;
  input  clk_in, smi_noe_pi, tlc_sout;
  output line_sync, tlc_gclk, tlc_sclk, tlc_lat, tlc_sin;
  wire   \tlc_data_7__I_0/lscc_fifo_dc_inst/n157549 , \rd_addr_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155643 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157546 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155641 , \rd_sig_rd_p_w[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157543 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155639 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157540 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155637 , \rd_sig_rd_p_w[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157537 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155635 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157588 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155666 , VCC_net, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157585 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155664 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157582 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] 
         , \tlc_data_7__I_0/lscc_fifo_dc_inst/n155662 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157657 , \wr_addr_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155572 , \wr_addr_r[9] , 
         \wr_addr_p1_r[9] , \wr_addr_p1_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157534 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157579 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155660 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157648 , \wr_addr_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155566 , \wr_addr_r[3] , 
         \wr_addr_p1_r[3] , \wr_addr_p1_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155568 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157576 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] 
         , \tlc_data_7__I_0/lscc_fifo_dc_inst/n155658 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157573 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157606 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155655 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_chk , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157603 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155653 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157600 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155651 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157597 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155649 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157594 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155647 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157570 , \wr_addr_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155564 , \wr_addr_r[1] , 
         \wr_addr_p1_r[1] , \wr_addr_p1_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157567 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157651 , \wr_addr_r[6] , 
         \wr_addr_r[5] , \wr_addr_p1_r[5] , \wr_addr_p1_r[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155570 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157654 , \wr_addr_r[8] , 
         \wr_addr_r[7] , \wr_addr_p1_r[7] , \wr_addr_p1_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n157591 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] , n157612, 
         \line_time_counter[6] , n155622, \line_time_counter[5] , n80, n79, 
         n155624, n126, n127, n157504, n21, n155585, n22, global_rst_N_122, 
         n44790, sys_clk, n155587, \tlc0/n37[0] , \tlc0/n157633 , 
         \tlc0/bank_offset[0] , \tlc0/n51302 , tlc_sclk_c, \tlc0/n155609 , 
         \tlc0/n157561 , \tlc0/bank_offset[10] , \tlc0/n155561 , 
         \tlc0/bank_offset[9] , \tlc0/bank_offset[11] , \tlc0/n157558 , 
         \tlc0/n155559 , \tlc0/fifo_counter[7] , \tlc0/bank_offset[7] , 
         \tlc0/bank_offset[8] , \tlc0/n157555 , \tlc0/fifo_counter[6] , 
         \tlc0/n155557 , \tlc0/fifo_counter[5] , \tlc0/bank_offset[5] , 
         \tlc0/bank_offset[6] , \tlc0/n29[5] , \tlc0/n157672 , \tlc0/n155580 , 
         \tlc0/sr_bit_counter[5] , \tlc0/n7 , \tlc0/n29[4] , \tlc0/n29[3] , 
         \tlc0/n157669 , \tlc0/sr_bit_counter[4] , \tlc0/n155578 , 
         \tlc0/sr_bit_counter[3] , \tlc0/n37[7] , \tlc0/n157645 , 
         \tlc0/n155615 , \tlc0/n37[6] , \tlc0/n37[5] , \tlc0/n157642 , 
         \tlc0/n155613 , \tlc0/n29[2] , \tlc0/n29[1] , \tlc0/n157666 , 
         \tlc0/sr_bit_counter[2] , \tlc0/n155576 , \tlc0/sr_bit_counter[1] , 
         \tlc0/n157552 , \tlc0/fifo_counter[4] , \tlc0/bank_offset[4] , 
         \tlc0/n37[4] , \tlc0/n37[3] , \tlc0/n157639 , \tlc0/n155611 , 
         \tlc0/bank_offset[3] , \tlc0/n37[2] , \tlc0/n37[1] , \tlc0/n157636 , 
         \tlc0/bank_offset[2] , \tlc0/bank_offset[1] , \tlc0/n29[0] , 
         \tlc0/n157663 , \tlc0/sr_bit_counter[0] , n128, n129, n157501, n23, 
         n155583, n24, n106, n107, n157660, \frame_time_counter[24] , n155605, 
         \frame_time_counter[23] , n157609, \line_time_counter[4] , n155620, 
         \line_time_counter[3] , n82, n81, n157531, \line_time_counter[2] , 
         n155618, \line_time_counter[1] , n84, n83, n108, n109, n157630, 
         \frame_time_counter[22] , n155603, \frame_time_counter[21] , n157627, 
         n155632, \line_time_counter[15] , n70, n130, n157498, n25, n110, n111, 
         n157564, \frame_time_counter[20] , n155601, \frame_time_counter[19] , 
         n157528, \line_time_counter[0] , n85, n112, n113, n157525, 
         \frame_time_counter[18] , n155599, \frame_time_counter[17] , n114, 
         n115, n157522, \frame_time_counter[16] , n155597, 
         \frame_time_counter[15] , n157624, \line_time_counter[14] , n155630, 
         \line_time_counter[13] , n72, n71, n116, n117, n157519, 
         \frame_time_counter[14] , n155595, \frame_time_counter[13] , n157621, 
         \line_time_counter[12] , n155628, \line_time_counter[11] , n74, n73, 
         n157618, \line_time_counter[10] , n155626, \line_time_counter[9] , 
         n76, n75, n157615, \line_time_counter[8] , \line_time_counter[7] , 
         n78, n77, n118, n119, n157516, \frame_time_counter[12] , n155593, 
         \frame_time_counter[11] , n120, n121, n157513, 
         \frame_time_counter[10] , n155591, \frame_time_counter[9] , n122, 
         n123, n157510, n17, n155589, n18_adj_49068, n124, n125, n157507, n19, 
         n20_adj_49067, n154043, n154044, global_rst, \wr_grey_sync_r[5] , 
         \wr_grey_sync_r[4] , \wp_sync1_r[4] , \wp_sync1_r[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[0] , 
         \rd_encode_grey_o.genblk1[0].bin_val[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w , 
         \rd_grey_sync_r[0] , \rd_grey_sync_r[1] , \wr_grey_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[0] , 
         \wr_encode_grey_o.genblk1[0].bin_val[1] , full_o, smi_nwe_pi_c, 
         \wr_grey_sync_r[0] , \wr_grey_sync_r[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_nxt_r , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156877 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156878 , tlc_empty, n154041, 
         n154042, \wr_grey_sync_r[6] , \wp_sync1_r[6] , \wp_sync1_r[7] , 
         n154034, n154040, \wr_grey_sync_r[8] , \wr_grey_sync_r[9] , 
         \wp_sync1_r[9] , \wp_sync1_r[8] , n154029, n154039, \wp_sync1_r[10] , 
         n154004, n154038, \wp_sync1_r[0] , \wp_sync1_r[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[0] 
         , n154036, n154037, \wp_sync1_r[3] , \wp_sync1_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] 
         , n154027, n154035, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] 
         , n154032, n154033, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] 
         , n154030, n154031, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] 
         , n154024, n154028, \rd_encode_grey_o.genblk1[1].bin_val[3] , 
         \rd_encode_grey_o.genblk1[0].bin_val[3] , n154050, n156246, n154065, 
         n154006, \rp_sync1_r[0] , \rp_sync1_r[1] , n154072, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154005 , n154047, n154003, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[9] , 
         \rd_encode_grey_o.genblk1[2].bin_val[1] , \rd_grey_sync_r[9] , 
         \rd_grey_sync_r[8] , n154082, n154002, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] 
         , \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[6] , 
         \rd_encode_grey_o.genblk1[1].bin_val[1] , \rd_grey_sync_r[6] , 
         \rd_grey_sync_r[5] , \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[4] , \rd_grey_sync_r[4] , 
         \rd_grey_sync_r[2] , n156302, n156300, n154055, n156314, n156332, 
         n156330, \tlc_data_7__I_0/lscc_fifo_dc_inst/n156342 , n154090, 
         n156414, n154080, n154081, \rp_sync1_r[3] , \rp_sync1_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] 
         , n154078, n154079, \rp_sync1_r[5] , \rp_sync1_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] 
         , n154076, n154077, \rp_sync1_r[7] , \rp_sync1_r[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] 
         , n154074, n154075, \rp_sync1_r[9] , \rp_sync1_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] 
         , n154056, n154073, \rp_sync1_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_176 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154070 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154071 , \wr_grey_w[8] , 
         \wr_grey_w[9] , \wr_addr_nxt_r[8] , 
         \wr_encode_grey_o.genblk1[2].bin_val[2] , \wr_grey_w[5] , 
         \wr_grey_w[6] , \wr_encode_grey_o.genblk1[1].bin_val[1] , 
         \wr_encode_grey_o.genblk1[1].bin_val[3] , \wr_grey_w[2] , 
         \wr_grey_w[4] , \wr_encode_grey_o.genblk1[0].bin_val[3] , 
         \wr_grey_sync_r[2] , \tlc_data_7__I_0/lscc_fifo_dc_inst/n154068 , 
         n154069, n154066, \tlc_data_7__I_0/lscc_fifo_dc_inst/n154067 , 
         n154063, n154064, n154061, n154062, n154059, n154060, n154057, 
         n154058, n156284, n154051, n154045, n154046, n103, n102, n15, 
         \line_time[0] , \line_time[1] , 
         \tlc0/line_cdc[1]/sig_000/FeedThruLUT , \tlc0/line_cdc[1] , 
         line_sync_adj_49066, n154087, 
         \line_sync_adj_49066/sig_001/FeedThruLUT , line_prev, 
         \tlc0/line_pulse , \tlc0/line_cdc[0]/sig_004/FeedThruLUT , 
         \line_sync_c/sig_002/FeedThruLUT , \tlc0/line_cdc[0] , line_sync_c, 
         \tlc0/n23652[1] , \tlc0/n44799 , \tlc0/n156870 , \tlc0/n157101 , 
         \tlc0/n157107 , \tlc0/n155062 , \tlc0/n7_adj_49042 , tlc_sin_c, 
         \tlc0/n155045 , \tlc0/color_bit_counter[0] , \tlc0/n153327 , 
         \tlc0/n153957 , n100, n101, \line_time[3] , \line_time[2] , n98, n99, 
         \line_time[5] , \line_time[4] , n96, n97, \line_time[7] , 
         \line_time[6] , n94, n95, \line_time[9] , \line_time[8] , n92, n93, 
         \line_time[11] , \line_time[10] , n90, n91, \line_time[13] , 
         \line_time[12] , n88, n89, \line_time[15] , \line_time[14] , n154022, 
         n154023, n154020, n154021, n154018, n154019, n154016, n154017, 
         n154014, n154015, n154012, n154013, n154010, n154011, n154084, 
         n154009, n154083, n154007, \frame_cdc[0] , \frame_cdc[1] , frame_sync, 
         n154869, n152755, n150159, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156670 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49051 , tlc_rd, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156072 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n44 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156652 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49052 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156071 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n47 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156404 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156624 , \tlc0/n152757 , 
         \tlc0/n156608 , \tlc0/n156370 , \tlc0/state[1] , 
         \tlc0/bank_offset[11]/sig_003/FeedThruLUT , \tlc0/state[0] , 
         \tlc0/n156344 , \tlc0/n156857 , \tlc0/n157098 , \tlc0/n156856 , 
         \tlc0/data[67] , \tlc0/data[66] , \tlc0/n156859 , \tlc0/n156860 , 
         \tlc0/data[69] , \tlc0/data[68] , \tlc0/n156863 , \tlc0/n156862 , 
         \tlc0/n157104 , \tlc0/data[73] , \tlc0/data[72] , \tlc0/n156866 , 
         \tlc0/n156865 , \tlc0/data[76] , \tlc0/data[77] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156381 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n153271 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n16_adj_49059 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n15 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n153287 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156648 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156668 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156407 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156401 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156630 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n153276 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n13 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156634 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156383 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n20_adj_49060 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49053 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n17 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156650 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n10 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n18 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n16 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n14 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n11_adj_49056 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156082 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156620 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156658 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156622 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156628 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156636 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156396 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156664 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49055 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n20 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n15_adj_49057 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49058 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n18_adj_49061 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49062 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n14_adj_49063 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49064 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n156373 , n16, n20, n10, 
         \tlc0/n336 , \tlc0/n9 , \tlc0/n51 , \tlc0/n65 , \tlc0/n7_adj_49050 , 
         \tlc0/n200 , \tlc0/n8 , \tlc0/n154736 , \tlc0/n180 , \tlc0/n183 , 
         \tlc0/n153213 , \tlc0/n4 , \tlc0/n123 , \tlc0/n155289 , \tlc0/n27[3] , 
         \tlc0/n155545 , \tlc0/color_bit_counter[3] , 
         \tlc0/color_bit_counter[1] , \tlc0/color_bit_counter[2] , 
         \tlc0/n153324 , \tlc0/n156640 , \tlc0/n14 , \tlc0/n13 , \tlc0/n111 , 
         \tlc0/n9_adj_49038 , \tlc0/n152739 , \tlc0/n156076 , \tlc0/data[79] , 
         \tlc0/n156371 , \tlc0/n11 , \tlc0/n156292 , \tlc0/n12 , 
         \tlc0/n156875 , \tlc0/n7_adj_49047 , \tlc0/n5 , n18, \tlc0/n156896 , 
         \tlc0/n120 , \tlc0/n109 , \tlc0/n155292 , \tlc0/n133 , \tlc0/n27[1] , 
         \tlc0/n156097 , \tlc0/n69 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o , \tlc0/n4_adj_49034 , 
         n154008, prev_frame_sync, \GND_net\000/BUF0 , \tlc0/data[71] , 
         \tlc0/n156354 , \tlc0/n156616 , \tlc0/n130 , \tlc0/n10 , 
         \tlc0/state_3__N_2489$n0 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154025 , \tlc0/n6 , 
         \tlc0/data[65] , \tlc0/data[74] , \tlc0/n156347 , \tlc0/n156348 , 
         \tlc0/n203 , \tlc0/data[64] , \tlc0/state_3__N_2489 , \tlc0/n156346 , 
         \tlc0/n173_adj_49049 , \tlc0/data[75] , \tlc0/n156357 , 
         \tlc0/lat_N_49023 , \tlc0/n55 , tlc_lat_c, \tlc0/n183_adj_49036 , 
         \tlc0/n156355 , \tlc0/n173_adj_49039 , \tlc0/n156353 , \tlc0/n173 , 
         \tlc0/data[78] , \tlc0/n156359 , \tlc0/n183_adj_49040 , 
         \tlc0/data[70] , \tlc0/n156351 , \tlc0/n163 , \tlc0/n183_adj_49033 , 
         \tlc0/n173_adj_49048 , \tlc0/n193_adj_49043 , \tlc0/n156350 , 
         \tlc0/n193_adj_49046 , \tlc0/n183_adj_49044 , \tlc0/n156345 , 
         \tlc0/n193_adj_49045 , \tlc0/n156358 , \tlc0/n183_adj_49037 , 
         \tlc0/n156352 , \tlc0/n153681 , \tlc0/n193 , \tlc0/n156349 , 
         \tlc0/n183_adj_49035 , \tlc0/n156356 , \tlc0/n62 , GND_net, 
         frame_sync_pi_c, clk_in_c, \tlc_sclk_I_0/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157549 ), 
    .B1(\rd_addr_r[10] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155643 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155643 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157549 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10] ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157549 ));
  SLICE_1 SLICE_1( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157546 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155641 ), .B0(\rd_sig_rd_p_w[7] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155641 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157546 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155643 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157546 ));
  SLICE_2 SLICE_2( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157543 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155639 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155639 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157543 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155641 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157543 ));
  SLICE_3 SLICE_3( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157540 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155637 ), .B0(\rd_sig_rd_p_w[3] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155637 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157540 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155639 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157540 ));
  SLICE_4 SLICE_4( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157537 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155635 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155635 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157537 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155637 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157537 ));
  SLICE_5 SLICE_5( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157588 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155666 ), .C0(VCC_net), 
    .B0(VCC_net), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155666 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157588 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[10] ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157588 ));
  SLICE_6 SLICE_6( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157585 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155664 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[8] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155664 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157585 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[9] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155666 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157585 ));
  SLICE_7 SLICE_7( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157582 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[7] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155662 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[6] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155662 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157582 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[7] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155664 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157582 ));
  SLICE_8 SLICE_8( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157657 ), 
    .B1(\wr_addr_r[10] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155572 ), 
    .B0(\wr_addr_r[9] ), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155572 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157657 ), .F0(\wr_addr_p1_r[9] ), 
    .F1(\wr_addr_p1_r[10] ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157657 ));
  SLICE_9 SLICE_9( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157534 ), 
    .C1(VCC_net), .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157534 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[0] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155635 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157534 ));
  SLICE_10 SLICE_10( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157579 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[5] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155660 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[4] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155660 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157579 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155662 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157579 ));
  SLICE_11 SLICE_11( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157648 ), 
    .B1(\wr_addr_r[4] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155566 ), 
    .B0(\wr_addr_r[3] ), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155566 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157648 ), .F0(\wr_addr_p1_r[3] ), 
    .F1(\wr_addr_p1_r[4] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155568 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157648 ));
  SLICE_12 SLICE_12( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157576 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[3] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155658 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155658 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157576 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155660 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157576 ));
  SLICE_13 SLICE_13( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157573 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), .D0(VCC_net), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157573 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155658 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157573 ));
  SLICE_14 SLICE_14( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157606 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155655 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[10] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155655 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157606 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[10] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_chk ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157606 ));
  SLICE_15 SLICE_15( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157603 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155653 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[8] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155653 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157603 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[9] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155655 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157603 ));
  SLICE_16 SLICE_16( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157600 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[7] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155651 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[6] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155651 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157600 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[7] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155653 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157600 ));
  SLICE_17 SLICE_17( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157597 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[5] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155649 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[4] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155649 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157597 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155651 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157597 ));
  SLICE_18 SLICE_18( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157594 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[3] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155647 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155647 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157594 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155649 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157594 ));
  SLICE_19 SLICE_19( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157570 ), 
    .B1(\wr_addr_r[2] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155564 ), 
    .B0(\wr_addr_r[1] ), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155564 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157570 ), .F0(\wr_addr_p1_r[1] ), 
    .F1(\wr_addr_p1_r[2] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155566 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157570 ));
  SLICE_20 SLICE_20( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157567 ), 
    .C1(VCC_net), .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157567 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[0] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155564 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157567 ));
  SLICE_21 SLICE_21( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157651 ), 
    .B1(\wr_addr_r[6] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155568 ), 
    .B0(\wr_addr_r[5] ), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155568 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157651 ), .F0(\wr_addr_p1_r[5] ), 
    .F1(\wr_addr_p1_r[6] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155570 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157651 ));
  SLICE_22 SLICE_22( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157654 ), 
    .B1(\wr_addr_r[8] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155570 ), 
    .B0(\wr_addr_r[7] ), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155570 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157654 ), .F0(\wr_addr_p1_r[7] ), 
    .F1(\wr_addr_p1_r[8] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155572 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157654 ));
  SLICE_23 SLICE_23( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157591 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), .D0(VCC_net), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157591 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155647 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n157591 ));
  SLICE_24 SLICE_24( .D1(n157612), .C1(\line_time_counter[6] ), .B1(VCC_net), 
    .D0(n155622), .C0(\line_time_counter[5] ), .B0(VCC_net), .CIN0(n155622), 
    .CIN1(n157612), .F0(n80), .F1(n79), .COUT1(n155624), .COUT0(n157612));
  SLICE_25 SLICE_25( .DI1(n126), .DI0(n127), .D1(n157504), .C1(n21), 
    .D0(n155585), .C0(n22), .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), 
    .CIN0(n155585), .CIN1(n157504), .Q0(n22), .Q1(n21), .F0(n127), .F1(n126), 
    .COUT1(n155587), .COUT0(n157504));
  SLICE_26 SLICE_26( .DI1(\tlc0/n37[0] ), .D1(\tlc0/n157633 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(VCC_net), .LSR(\tlc0/n51302 ), 
    .CLK(tlc_sclk_c), .CIN1(\tlc0/n157633 ), .Q1(\tlc0/bank_offset[0] ), 
    .F1(\tlc0/n37[0] ), .COUT1(\tlc0/n155609 ), .COUT0(\tlc0/n157633 ));
  SLICE_27 SLICE_27( .D1(\tlc0/n157561 ), .B1(\tlc0/bank_offset[10] ), 
    .D0(\tlc0/n155561 ), .B0(\tlc0/bank_offset[9] ), .CIN0(\tlc0/n155561 ), 
    .CIN1(\tlc0/n157561 ), .COUT1(\tlc0/bank_offset[11] ), 
    .COUT0(\tlc0/n157561 ));
  SLICE_28 SLICE_28( .D1(\tlc0/n157558 ), .D0(\tlc0/n155559 ), 
    .C0(\tlc0/fifo_counter[7] ), .CIN0(\tlc0/n155559 ), .CIN1(\tlc0/n157558 ), 
    .F0(\tlc0/bank_offset[7] ), .F1(\tlc0/bank_offset[8] ), 
    .COUT1(\tlc0/n155561 ), .COUT0(\tlc0/n157558 ));
  SLICE_29 SLICE_29( .D1(\tlc0/n157555 ), .C1(\tlc0/fifo_counter[6] ), 
    .D0(\tlc0/n155557 ), .C0(\tlc0/fifo_counter[5] ), 
    .B0(\tlc0/bank_offset[10] ), .CIN0(\tlc0/n155557 ), .CIN1(\tlc0/n157555 ), 
    .F0(\tlc0/bank_offset[5] ), .F1(\tlc0/bank_offset[6] ), 
    .COUT1(\tlc0/n155559 ), .COUT0(\tlc0/n157555 ));
  SLICE_30 SLICE_30( .DI0(\tlc0/n29[5] ), .D1(\tlc0/n157672 ), 
    .D0(\tlc0/n155580 ), .C0(\tlc0/sr_bit_counter[5] ), .B0(VCC_net), 
    .LSR(\tlc0/n7 ), .CLK(tlc_sclk_c), .CIN0(\tlc0/n155580 ), 
    .CIN1(\tlc0/n157672 ), .Q0(\tlc0/sr_bit_counter[5] ), .F0(\tlc0/n29[5] ), 
    .COUT0(\tlc0/n157672 ));
  SLICE_31 SLICE_31( .DI1(\tlc0/n29[4] ), .DI0(\tlc0/n29[3] ), 
    .D1(\tlc0/n157669 ), .C1(\tlc0/sr_bit_counter[4] ), .B1(VCC_net), 
    .D0(\tlc0/n155578 ), .C0(\tlc0/sr_bit_counter[3] ), .B0(VCC_net), 
    .LSR(\tlc0/n7 ), .CLK(tlc_sclk_c), .CIN0(\tlc0/n155578 ), 
    .CIN1(\tlc0/n157669 ), .Q0(\tlc0/sr_bit_counter[3] ), 
    .Q1(\tlc0/sr_bit_counter[4] ), .F0(\tlc0/n29[3] ), .F1(\tlc0/n29[4] ), 
    .COUT1(\tlc0/n155580 ), .COUT0(\tlc0/n157669 ));
  SLICE_32 SLICE_32( .DI0(\tlc0/n37[7] ), .D1(\tlc0/n157645 ), 
    .D0(\tlc0/n155615 ), .C0(\tlc0/fifo_counter[7] ), .LSR(\tlc0/n51302 ), 
    .CLK(tlc_sclk_c), .CIN0(\tlc0/n155615 ), .CIN1(\tlc0/n157645 ), 
    .Q0(\tlc0/fifo_counter[7] ), .F0(\tlc0/n37[7] ), .COUT0(\tlc0/n157645 ));
  SLICE_33 SLICE_33( .DI1(\tlc0/n37[6] ), .DI0(\tlc0/n37[5] ), 
    .D1(\tlc0/n157642 ), .C1(\tlc0/fifo_counter[6] ), .D0(\tlc0/n155613 ), 
    .C0(\tlc0/fifo_counter[5] ), .LSR(\tlc0/n51302 ), .CLK(tlc_sclk_c), 
    .CIN0(\tlc0/n155613 ), .CIN1(\tlc0/n157642 ), .Q0(\tlc0/fifo_counter[5] ), 
    .Q1(\tlc0/fifo_counter[6] ), .F0(\tlc0/n37[5] ), .F1(\tlc0/n37[6] ), 
    .COUT1(\tlc0/n155615 ), .COUT0(\tlc0/n157642 ));
  SLICE_34 SLICE_34( .DI1(\tlc0/n29[2] ), .DI0(\tlc0/n29[1] ), 
    .D1(\tlc0/n157666 ), .C1(\tlc0/sr_bit_counter[2] ), .B1(VCC_net), 
    .D0(\tlc0/n155576 ), .C0(\tlc0/sr_bit_counter[1] ), .B0(VCC_net), 
    .LSR(\tlc0/n7 ), .CLK(tlc_sclk_c), .CIN0(\tlc0/n155576 ), 
    .CIN1(\tlc0/n157666 ), .Q0(\tlc0/sr_bit_counter[1] ), 
    .Q1(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n29[1] ), .F1(\tlc0/n29[2] ), 
    .COUT1(\tlc0/n155578 ), .COUT0(\tlc0/n157666 ));
  SLICE_35 SLICE_35( .D1(\tlc0/n157552 ), .C1(\tlc0/fifo_counter[4] ), 
    .B1(\tlc0/bank_offset[9] ), .CIN1(\tlc0/n157552 ), 
    .F1(\tlc0/bank_offset[4] ), .COUT1(\tlc0/n155557 ), .COUT0(\tlc0/n157552 ));
  SLICE_36 SLICE_36( .DI1(\tlc0/n37[4] ), .DI0(\tlc0/n37[3] ), 
    .D1(\tlc0/n157639 ), .C1(\tlc0/fifo_counter[4] ), .D0(\tlc0/n155611 ), 
    .C0(\tlc0/bank_offset[3] ), .LSR(\tlc0/n51302 ), .CLK(tlc_sclk_c), 
    .CIN0(\tlc0/n155611 ), .CIN1(\tlc0/n157639 ), .Q0(\tlc0/bank_offset[3] ), 
    .Q1(\tlc0/fifo_counter[4] ), .F0(\tlc0/n37[3] ), .F1(\tlc0/n37[4] ), 
    .COUT1(\tlc0/n155613 ), .COUT0(\tlc0/n157639 ));
  SLICE_37 SLICE_37( .DI1(\tlc0/n37[2] ), .DI0(\tlc0/n37[1] ), 
    .D1(\tlc0/n157636 ), .C1(\tlc0/bank_offset[2] ), .D0(\tlc0/n155609 ), 
    .C0(\tlc0/bank_offset[1] ), .LSR(\tlc0/n51302 ), .CLK(tlc_sclk_c), 
    .CIN0(\tlc0/n155609 ), .CIN1(\tlc0/n157636 ), .Q0(\tlc0/bank_offset[1] ), 
    .Q1(\tlc0/bank_offset[2] ), .F0(\tlc0/n37[1] ), .F1(\tlc0/n37[2] ), 
    .COUT1(\tlc0/n155611 ), .COUT0(\tlc0/n157636 ));
  SLICE_38 SLICE_38( .DI1(\tlc0/n29[0] ), .D1(\tlc0/n157663 ), 
    .C1(\tlc0/sr_bit_counter[0] ), .B1(VCC_net), .LSR(\tlc0/n7 ), 
    .CLK(tlc_sclk_c), .CIN1(\tlc0/n157663 ), .Q1(\tlc0/sr_bit_counter[0] ), 
    .F1(\tlc0/n29[0] ), .COUT1(\tlc0/n155576 ), .COUT0(\tlc0/n157663 ));
  SLICE_39 SLICE_39( .DI1(n128), .DI0(n129), .D1(n157501), .C1(n23), 
    .D0(n155583), .C0(n24), .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), 
    .CIN0(n155583), .CIN1(n157501), .Q0(n24), .Q1(n23), .F0(n129), .F1(n128), 
    .COUT1(n155585), .COUT0(n157501));
  SLICE_40 SLICE_40( .DI1(n106), .DI0(n107), .D1(n157660), 
    .C1(\frame_time_counter[24] ), .D0(n155605), .C0(\frame_time_counter[23] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155605), 
    .CIN1(n157660), .Q0(\frame_time_counter[23] ), 
    .Q1(\frame_time_counter[24] ), .F0(n107), .F1(n106), .COUT0(n157660));
  SLICE_41 SLICE_41( .D1(n157609), .C1(\line_time_counter[4] ), .B1(VCC_net), 
    .D0(n155620), .C0(\line_time_counter[3] ), .B0(VCC_net), .CIN0(n155620), 
    .CIN1(n157609), .F0(n82), .F1(n81), .COUT1(n155622), .COUT0(n157609));
  SLICE_42 SLICE_42( .D1(n157531), .C1(\line_time_counter[2] ), .B1(VCC_net), 
    .D0(n155618), .C0(\line_time_counter[1] ), .B0(VCC_net), .CIN0(n155618), 
    .CIN1(n157531), .F0(n84), .F1(n83), .COUT1(n155620), .COUT0(n157531));
  SLICE_43 SLICE_43( .DI1(n108), .DI0(n109), .D1(n157630), 
    .C1(\frame_time_counter[22] ), .D0(n155603), .C0(\frame_time_counter[21] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155603), 
    .CIN1(n157630), .Q0(\frame_time_counter[21] ), 
    .Q1(\frame_time_counter[22] ), .F0(n109), .F1(n108), .COUT1(n155605), 
    .COUT0(n157630));
  SLICE_44 SLICE_44( .D1(n157627), .D0(n155632), .C0(\line_time_counter[15] ), 
    .B0(VCC_net), .CIN0(n155632), .CIN1(n157627), .F0(n70), .COUT0(n157627));
  SLICE_45 SLICE_45( .DI1(n130), .D1(n157498), .C1(n25), .B1(VCC_net), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN1(n157498), 
    .Q1(n25), .F1(n130), .COUT1(n155583), .COUT0(n157498));
  SLICE_46 SLICE_46( .DI1(n110), .DI0(n111), .D1(n157564), 
    .C1(\frame_time_counter[20] ), .D0(n155601), .C0(\frame_time_counter[19] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155601), 
    .CIN1(n157564), .Q0(\frame_time_counter[19] ), 
    .Q1(\frame_time_counter[20] ), .F0(n111), .F1(n110), .COUT1(n155603), 
    .COUT0(n157564));
  SLICE_47 SLICE_47( .D1(n157528), .C1(\line_time_counter[0] ), .B1(VCC_net), 
    .CIN1(n157528), .F1(n85), .COUT1(n155618), .COUT0(n157528));
  SLICE_48 SLICE_48( .DI1(n112), .DI0(n113), .D1(n157525), 
    .C1(\frame_time_counter[18] ), .D0(n155599), .C0(\frame_time_counter[17] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155599), 
    .CIN1(n157525), .Q0(\frame_time_counter[17] ), 
    .Q1(\frame_time_counter[18] ), .F0(n113), .F1(n112), .COUT1(n155601), 
    .COUT0(n157525));
  SLICE_49 SLICE_49( .DI1(n114), .DI0(n115), .D1(n157522), 
    .C1(\frame_time_counter[16] ), .D0(n155597), .C0(\frame_time_counter[15] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155597), 
    .CIN1(n157522), .Q0(\frame_time_counter[15] ), 
    .Q1(\frame_time_counter[16] ), .F0(n115), .F1(n114), .COUT1(n155599), 
    .COUT0(n157522));
  SLICE_50 SLICE_50( .D1(n157624), .C1(\line_time_counter[14] ), .B1(VCC_net), 
    .D0(n155630), .C0(\line_time_counter[13] ), .B0(VCC_net), .CIN0(n155630), 
    .CIN1(n157624), .F0(n72), .F1(n71), .COUT1(n155632), .COUT0(n157624));
  SLICE_51 SLICE_51( .DI1(n116), .DI0(n117), .D1(n157519), 
    .C1(\frame_time_counter[14] ), .D0(n155595), .C0(\frame_time_counter[13] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155595), 
    .CIN1(n157519), .Q0(\frame_time_counter[13] ), 
    .Q1(\frame_time_counter[14] ), .F0(n117), .F1(n116), .COUT1(n155597), 
    .COUT0(n157519));
  SLICE_52 SLICE_52( .D1(n157621), .C1(\line_time_counter[12] ), .B1(VCC_net), 
    .D0(n155628), .C0(\line_time_counter[11] ), .B0(VCC_net), .CIN0(n155628), 
    .CIN1(n157621), .F0(n74), .F1(n73), .COUT1(n155630), .COUT0(n157621));
  SLICE_53 SLICE_53( .D1(n157618), .C1(\line_time_counter[10] ), .B1(VCC_net), 
    .D0(n155626), .C0(\line_time_counter[9] ), .B0(VCC_net), .CIN0(n155626), 
    .CIN1(n157618), .F0(n76), .F1(n75), .COUT1(n155628), .COUT0(n157618));
  SLICE_54 SLICE_54( .D1(n157615), .C1(\line_time_counter[8] ), .B1(VCC_net), 
    .D0(n155624), .C0(\line_time_counter[7] ), .B0(VCC_net), .CIN0(n155624), 
    .CIN1(n157615), .F0(n78), .F1(n77), .COUT1(n155626), .COUT0(n157615));
  SLICE_55 SLICE_55( .DI1(n118), .DI0(n119), .D1(n157516), 
    .C1(\frame_time_counter[12] ), .D0(n155593), .C0(\frame_time_counter[11] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155593), 
    .CIN1(n157516), .Q0(\frame_time_counter[11] ), 
    .Q1(\frame_time_counter[12] ), .F0(n119), .F1(n118), .COUT1(n155595), 
    .COUT0(n157516));
  SLICE_56 SLICE_56( .DI1(n120), .DI0(n121), .D1(n157513), 
    .C1(\frame_time_counter[10] ), .D0(n155591), .C0(\frame_time_counter[9] ), 
    .CE(global_rst_N_122), .LSR(n44790), .CLK(sys_clk), .CIN0(n155591), 
    .CIN1(n157513), .Q0(\frame_time_counter[9] ), 
    .Q1(\frame_time_counter[10] ), .F0(n121), .F1(n120), .COUT1(n155593), 
    .COUT0(n157513));
  SLICE_57 SLICE_57( .DI1(n122), .DI0(n123), .D1(n157510), .C1(n17), 
    .D0(n155589), .C0(n18_adj_49068), .CE(global_rst_N_122), .LSR(n44790), 
    .CLK(sys_clk), .CIN0(n155589), .CIN1(n157510), .Q0(n18_adj_49068), 
    .Q1(n17), .F0(n123), .F1(n122), .COUT1(n155591), .COUT0(n157510));
  SLICE_58 SLICE_58( .DI1(n124), .DI0(n125), .D1(n157507), .C1(n19), 
    .D0(n155587), .C0(n20_adj_49067), .CE(global_rst_N_122), .LSR(n44790), 
    .CLK(sys_clk), .CIN0(n155587), .CIN1(n157507), .Q0(n20_adj_49067), 
    .Q1(n19), .F0(n125), .F1(n124), .COUT1(n155589), .COUT0(n157507));
  SLICE_59 SLICE_59( .DI1(n154043), .DI0(n154044), .D1(global_rst), 
    .B1(\wr_grey_sync_r[5] ), .C0(global_rst), .B0(\wr_grey_sync_r[4] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[4] ), .Q1(\wp_sync1_r[5] ), .F0(n154044), 
    .F1(n154043));
  SLICE_60 SLICE_60( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[1] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[0] ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2] ), 
    .C1(\rd_encode_grey_o.genblk1[0].bin_val[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .D0(\rd_encode_grey_o.genblk1[0].bin_val[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[0] ), .Q1(\rd_grey_sync_r[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[1] ));
  SLICE_62 SLICE_62( .DI1(\wr_grey_w[1] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[0] ), 
    .D1(\wr_addr_r[2] ), .C1(\wr_encode_grey_o.genblk1[0].bin_val[1] ), 
    .B1(\wr_addr_p1_r[2] ), .A1(full_o), 
    .D0(\wr_encode_grey_o.genblk1[0].bin_val[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[0] ), .B0(full_o), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[0] ), .LSR(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_grey_sync_r[0] ), .Q1(\wr_grey_sync_r[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[0] ), .F1(\wr_grey_w[1] ));
  SLICE_63 SLICE_63( 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_nxt_r ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156877 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_chk ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156878 ), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(tlc_empty), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_nxt_r ));
  SLICE_65 SLICE_65( .DI1(n154041), .DI0(n154042), .D1(\wr_addr_r[7] ), 
    .B1(global_rst), .C0(global_rst), .B0(\wr_grey_sync_r[6] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[6] ), .Q1(\wp_sync1_r[7] ), .F0(n154042), 
    .F1(n154041));
  SLICE_67 SLICE_67( .DI1(n154034), .DI0(n154040), .D1(global_rst), 
    .B1(\wr_grey_sync_r[8] ), .C0(global_rst), .A0(\wr_grey_sync_r[9] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[9] ), .Q1(\wp_sync1_r[8] ), .F0(n154040), 
    .F1(n154034));
  SLICE_68 SLICE_68( .DI1(n154029), .DI0(n154039), .D1(global_rst), 
    .C1(\wp_sync1_r[10] ), .C0(global_rst), .A0(\wr_addr_r[10] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[10] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), .F0(n154039), 
    .F1(n154029));
  SLICE_69 SLICE_69( .DI1(n154004), .DI0(n154038), .D1(global_rst), 
    .B1(\wp_sync1_r[0] ), .C0(\wp_sync1_r[1] ), .A0(global_rst), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , .F0(n154038), .F1(n154004));
  SLICE_70 SLICE_70( .DI1(n154036), .DI0(n154037), .D1(\wp_sync1_r[3] ), 
    .B1(global_rst), .D0(global_rst), .B0(\wp_sync1_r[2] ), .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(n154037), .F1(n154036));
  SLICE_72 SLICE_72( .DI1(n154027), .DI0(n154035), .D1(global_rst), 
    .A1(\wp_sync1_r[5] ), .C0(global_rst), .B0(\wp_sync1_r[4] ), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , .F0(n154035), .F1(n154027));
  SLICE_74 SLICE_74( .DI1(n154032), .DI0(n154033), .D1(\wp_sync1_r[7] ), 
    .B1(global_rst), .C0(\wp_sync1_r[6] ), .A0(global_rst), .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(n154033), .F1(n154032));
  SLICE_76 SLICE_76( .DI1(n154030), .DI0(n154031), .C1(global_rst), 
    .A1(\wp_sync1_r[9] ), .D0(global_rst), .C0(\wp_sync1_r[8] ), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(n154031), .F1(n154030));
  SLICE_79 SLICE_79( .DI1(n154024), .DI0(n154028), .D1(global_rst), 
    .A1(\rd_encode_grey_o.genblk1[1].bin_val[3] ), .C0(global_rst), 
    .B0(\rd_encode_grey_o.genblk1[0].bin_val[3] ), .CLK(tlc_sclk_c), 
    .Q0(\rd_sig_rd_p_w[3] ), .Q1(\rd_sig_rd_p_w[7] ), .F0(n154028), 
    .F1(n154024));
  SLICE_81 SLICE_81( .DI1(n154050), .DI0(n156246), .D1(\wr_addr_r[10] ), 
    .C1(global_rst), .B1(full_o), .A1(\wr_addr_p1_r[10] ), .D0(global_rst), 
    .C0(\wr_addr_p1_r[9] ), .B0(full_o), .A0(\wr_addr_r[9] ), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_addr_r[9] ), .Q1(\wr_addr_r[10] ), 
    .F0(n156246), .F1(n154050));
  SLICE_84 SLICE_84( .DI1(n154065), .DI0(n154006), .C1(\rd_grey_sync_r[1] ), 
    .B1(global_rst), .C0(global_rst), .B0(\rd_grey_sync_r[0] ), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[0] ), .Q1(\rp_sync1_r[1] ), 
    .F0(n154006), .F1(n154065));
  SLICE_85 SLICE_85( .DI1(n154072), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154005 ), .D1(global_rst), 
    .C1(\rd_encode_grey_o.genblk1[0].bin_val[1] ), .D0(global_rst), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[0] ), .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154005 ), .F1(n154072));
  SLICE_87 SLICE_87( .DI1(n154047), .DI0(n154003), .D1(global_rst), 
    .C1(\wr_grey_sync_r[1] ), .C0(global_rst), .A0(\wr_grey_sync_r[0] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[0] ), .Q1(\wp_sync1_r[1] ), .F0(n154003), 
    .F1(n154047));
  SLICE_88 SLICE_88( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[8] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[9] ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8] ), 
    .A1(\rd_encode_grey_o.genblk1[2].bin_val[1] ), 
    .D0(\rd_encode_grey_o.genblk1[2].bin_val[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10] ), 
    .B0(\rd_addr_r[10] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[9] ), .Q1(\rd_grey_sync_r[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[9] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[8] ));
  SLICE_90 SLICE_90( .DI1(n154082), .DI0(n154002), .D1(\rp_sync1_r[1] ), 
    .C1(global_rst), .D0(global_rst), .B0(\rp_sync1_r[0] ), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , .F0(n154002), .F1(n154082));
  SLICE_91 SLICE_91( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[5] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[6] ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .B1(\rd_encode_grey_o.genblk1[1].bin_val[1] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .D0(\rd_encode_grey_o.genblk1[1].bin_val[3] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[6] ), .Q1(\rd_grey_sync_r[5] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[5] ));
  SLICE_93 SLICE_93( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[2] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[4] ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2] ), 
    .A1(\rd_encode_grey_o.genblk1[0].bin_val[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .A0(\rd_encode_grey_o.genblk1[1].bin_val[1] ), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[4] ), .Q1(\rd_grey_sync_r[2] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[2] ));
  SLICE_96 SLICE_96( .DI1(n156302), .DI0(n156300), .D1(\wr_addr_r[6] ), 
    .C1(global_rst), .B1(\wr_addr_p1_r[6] ), .A1(full_o), .D0(global_rst), 
    .C0(\wr_addr_r[5] ), .B0(full_o), .A0(\wr_addr_p1_r[5] ), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_addr_r[5] ), .Q1(\wr_addr_r[6] ), .F0(n156300), 
    .F1(n156302));
  SLICE_97 SLICE_97( .DI1(n154055), .DI0(n156314), .D1(\wr_addr_r[3] ), 
    .C1(global_rst), .B1(full_o), .A1(\wr_addr_p1_r[3] ), .D0(global_rst), 
    .C0(\wr_addr_r[4] ), .B0(\wr_addr_p1_r[4] ), .A0(full_o), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_addr_r[4] ), .Q1(\wr_addr_r[3] ), .F0(n156314), 
    .F1(n154055));
  SLICE_98 SLICE_98( .DI1(n156332), .DI0(n156330), .D1(\wr_addr_p1_r[1] ), 
    .C1(global_rst), .B1(full_o), .A1(\wr_addr_r[1] ), .D0(global_rst), 
    .C0(full_o), .B0(\wr_addr_r[2] ), .A0(\wr_addr_p1_r[2] ), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_addr_r[2] ), .Q1(\wr_addr_r[1] ), .F0(n156330), 
    .F1(n156332));
  SLICE_100 SLICE_100( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156342 ), 
    .DI0(n154090), .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[0] ), 
    .C1(global_rst), .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[0] ), 
    .A1(full_o), .D0(global_rst), .B0(n156414), .A0(full_o), 
    .CLK(smi_nwe_pi_c), .Q0(full_o), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[0] ), .F0(n154090), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156342 ));
  SLICE_103 SLICE_103( .DI1(n154080), .DI0(n154081), .C1(\rp_sync1_r[3] ), 
    .A1(global_rst), .D0(global_rst), .B0(\rp_sync1_r[2] ), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(n154081), .F1(n154080));
  SLICE_105 SLICE_105( .DI1(n154078), .DI0(n154079), .D1(\rp_sync1_r[5] ), 
    .B1(global_rst), .C0(global_rst), .A0(\rp_sync1_r[4] ), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , .F0(n154079), .F1(n154078));
  SLICE_107 SLICE_107( .DI1(n154076), .DI0(n154077), .C1(global_rst), 
    .A1(\rp_sync1_r[7] ), .D0(global_rst), .C0(\rp_sync1_r[6] ), 
    .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(n154077), .F1(n154076));
  SLICE_109 SLICE_109( .DI1(n154074), .DI0(n154075), .D1(\rp_sync1_r[9] ), 
    .B1(global_rst), .C0(global_rst), .A0(\rp_sync1_r[8] ), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(n154075), .F1(n154074));
  SLICE_111 SLICE_111( .DI1(n154056), .DI0(n154073), .C1(global_rst), 
    .A1(\rd_addr_r[10] ), .D0(global_rst), .A0(\rp_sync1_r[10] ), 
    .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_176 ), 
    .Q1(\rp_sync1_r[10] ), .F0(n154073), .F1(n154056));
  SLICE_113 SLICE_113( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154070 ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154071 ), .D1(global_rst), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4] ), .D0(global_rst), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154071 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154070 ));
  SLICE_114 SLICE_114( .DI1(\wr_grey_w[8] ), .DI0(\wr_grey_w[9] ), .D1(full_o), 
    .C1(\wr_addr_nxt_r[8] ), .B1(\wr_addr_r[9] ), .A1(\wr_addr_p1_r[9] ), 
    .D0(\wr_encode_grey_o.genblk1[2].bin_val[2] ), .C0(full_o), 
    .B0(\wr_addr_p1_r[9] ), .A0(\wr_addr_r[9] ), .LSR(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_grey_sync_r[9] ), .Q1(\wr_grey_sync_r[8] ), 
    .F0(\wr_grey_w[9] ), .F1(\wr_grey_w[8] ));
  SLICE_117 SLICE_117( .DI1(\wr_grey_w[5] ), .DI0(\wr_grey_w[6] ), 
    .D1(\wr_encode_grey_o.genblk1[1].bin_val[1] ), .C1(full_o), 
    .B1(\wr_addr_r[6] ), .A1(\wr_addr_p1_r[6] ), .D0(\wr_addr_p1_r[6] ), 
    .C0(\wr_addr_r[6] ), .B0(\wr_encode_grey_o.genblk1[1].bin_val[3] ), 
    .A0(full_o), .LSR(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\wr_grey_sync_r[6] ), .Q1(\wr_grey_sync_r[5] ), .F0(\wr_grey_w[6] ), 
    .F1(\wr_grey_w[5] ));
  SLICE_119 SLICE_119( .DI1(\wr_grey_w[2] ), .DI0(\wr_grey_w[4] ), 
    .D1(\wr_addr_r[2] ), .C1(full_o), .B1(\wr_addr_p1_r[2] ), 
    .A1(\wr_encode_grey_o.genblk1[0].bin_val[3] ), .D0(full_o), 
    .C0(\wr_addr_r[4] ), .B0(\wr_encode_grey_o.genblk1[1].bin_val[1] ), 
    .A0(\wr_addr_p1_r[4] ), .LSR(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\wr_grey_sync_r[4] ), .Q1(\wr_grey_sync_r[2] ), .F0(\wr_grey_w[4] ), 
    .F1(\wr_grey_w[2] ));
  SLICE_122 SLICE_122( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154068 ), 
    .DI0(n154069), .D1(global_rst), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), .C0(global_rst), 
    .A0(\rd_encode_grey_o.genblk1[1].bin_val[1] ), .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), .F0(n154069), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154068 ));
  SLICE_124 SLICE_124( .DI1(n154066), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154067 ), .D1(global_rst), 
    .A1(\rd_encode_grey_o.genblk1[2].bin_val[1] ), .D0(global_rst), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154067 ), .F1(n154066));
  SLICE_127 SLICE_127( .DI1(n154063), .DI0(n154064), .C1(\rd_sig_rd_p_w[3] ), 
    .A1(global_rst), .B0(global_rst), .A0(\rd_grey_sync_r[2] ), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[2] ), .Q1(\rp_sync1_r[3] ), 
    .F0(n154064), .F1(n154063));
  SLICE_129 SLICE_129( .DI1(n154061), .DI0(n154062), .C1(\rd_grey_sync_r[5] ), 
    .B1(global_rst), .C0(\rd_grey_sync_r[4] ), .A0(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[4] ), .Q1(\rp_sync1_r[5] ), 
    .F0(n154062), .F1(n154061));
  SLICE_131 SLICE_131( .DI1(n154059), .DI0(n154060), .D1(\rd_sig_rd_p_w[7] ), 
    .C1(global_rst), .D0(global_rst), .C0(\rd_grey_sync_r[6] ), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[6] ), .Q1(\rp_sync1_r[7] ), 
    .F0(n154060), .F1(n154059));
  SLICE_133 SLICE_133( .DI1(n154057), .DI0(n154058), .B1(global_rst), 
    .A1(\rd_grey_sync_r[9] ), .C0(global_rst), .A0(\rd_grey_sync_r[8] ), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[8] ), .Q1(\rp_sync1_r[9] ), 
    .F0(n154058), .F1(n154057));
  SLICE_137 SLICE_137( .DI1(n156284), .DI0(n154051), .D1(\wr_addr_r[8] ), 
    .C1(global_rst), .B1(\wr_addr_p1_r[8] ), .A1(full_o), .D0(global_rst), 
    .C0(\wr_addr_r[7] ), .B0(full_o), .A0(\wr_addr_p1_r[7] ), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_addr_r[7] ), .Q1(\wr_addr_r[8] ), .F0(n154051), 
    .F1(n156284));
  SLICE_140 SLICE_140( .DI1(n154045), .DI0(n154046), .C1(\wr_addr_r[3] ), 
    .A1(global_rst), .D0(global_rst), .B0(\wr_grey_sync_r[2] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[2] ), .Q1(\wp_sync1_r[3] ), .F0(n154046), 
    .F1(n154045));
  SLICE_144 SLICE_144( .DI1(n103), .DI0(n102), .D1(n15), .C1(n85), 
    .A1(\line_time[0] ), .D0(n15), .C0(\line_time[1] ), .B0(n84), 
    .CE(global_rst_N_122), .CLK(sys_clk), .Q0(\line_time_counter[1] ), 
    .Q1(\line_time_counter[0] ), .F0(n102), .F1(n103));
  SLICE_146 SLICE_146( .DI0(\tlc0/line_cdc[1]/sig_000/FeedThruLUT ), 
    .C0(\tlc0/line_cdc[1] ), .CLK(tlc_sclk_c), .Q0(line_sync_adj_49066), 
    .F0(\tlc0/line_cdc[1]/sig_000/FeedThruLUT ));
  SLICE_147 SLICE_147( .DI1(n154087), 
    .DI0(\line_sync_adj_49066/sig_001/FeedThruLUT ), .D1(line_prev), 
    .C1(line_sync_adj_49066), .B0(line_sync_adj_49066), .CLK(tlc_sclk_c), 
    .Q0(line_prev), .Q1(\tlc0/line_pulse ), 
    .F0(\line_sync_adj_49066/sig_001/FeedThruLUT ), .F1(n154087));
  SLICE_149 SLICE_149( .DI1(\tlc0/line_cdc[0]/sig_004/FeedThruLUT ), 
    .DI0(\line_sync_c/sig_002/FeedThruLUT ), .C1(\tlc0/line_cdc[0] ), 
    .D0(line_sync_c), .CLK(tlc_sclk_c), .Q0(\tlc0/line_cdc[0] ), 
    .Q1(\tlc0/line_cdc[1] ), .F0(\line_sync_c/sig_002/FeedThruLUT ), 
    .F1(\tlc0/line_cdc[0]/sig_004/FeedThruLUT ));
  SLICE_154 SLICE_154( .DI0(\tlc0/n23652[1] ), .D0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/bank_offset[9] ), .CE(\tlc0/n44799 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/bank_offset[10] ), .F0(\tlc0/n23652[1] ));
  SLICE_174 SLICE_174( .DI0(\tlc0/n156870 ), .C0(\tlc0/n157101 ), 
    .B0(\tlc0/sr_bit_counter[3] ), .A0(\tlc0/n157107 ), .CE(\tlc0/n155062 ), 
    .LSR(\tlc0/n7_adj_49042 ), .CLK(tlc_sclk_c), .Q0(tlc_sin_c), 
    .F0(\tlc0/n156870 ));
  SLICE_177 SLICE_177( .DI0(\tlc0/n155045 ), .A0(\tlc0/color_bit_counter[0] ), 
    .CE(\tlc0/n153327 ), .LSR(\tlc0/n153957 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/color_bit_counter[0] ), .F0(\tlc0/n155045 ));
  SLICE_178 SLICE_178( .DI1(n100), .DI0(n101), .D1(n15), .C1(\line_time[3] ), 
    .B1(n82), .D0(n15), .C0(\line_time[2] ), .B0(n83), .CE(global_rst_N_122), 
    .CLK(sys_clk), .Q0(\line_time_counter[2] ), .Q1(\line_time_counter[3] ), 
    .F0(n101), .F1(n100));
  SLICE_180 SLICE_180( .DI1(n98), .DI0(n99), .D1(n80), .C1(\line_time[5] ), 
    .A1(n15), .D0(\line_time[4] ), .C0(n81), .B0(n15), .CE(global_rst_N_122), 
    .CLK(sys_clk), .Q0(\line_time_counter[4] ), .Q1(\line_time_counter[5] ), 
    .F0(n99), .F1(n98));
  SLICE_182 SLICE_182( .DI1(n96), .DI0(n97), .C1(n15), .B1(\line_time[7] ), 
    .A1(n78), .D0(n79), .B0(n15), .A0(\line_time[6] ), .CE(global_rst_N_122), 
    .CLK(sys_clk), .Q0(\line_time_counter[6] ), .Q1(\line_time_counter[7] ), 
    .F0(n97), .F1(n96));
  SLICE_184 SLICE_184( .DI1(n94), .DI0(n95), .D1(n76), .C1(n15), 
    .A1(\line_time[9] ), .D0(n15), .B0(\line_time[8] ), .A0(n77), 
    .CE(global_rst_N_122), .CLK(sys_clk), .Q0(\line_time_counter[8] ), 
    .Q1(\line_time_counter[9] ), .F0(n95), .F1(n94));
  SLICE_186 SLICE_186( .DI1(n92), .DI0(n93), .D1(n15), .C1(\line_time[11] ), 
    .B1(n74), .C0(n75), .B0(\line_time[10] ), .A0(n15), .CE(global_rst_N_122), 
    .CLK(sys_clk), .Q0(\line_time_counter[10] ), .Q1(\line_time_counter[11] ), 
    .F0(n93), .F1(n92));
  SLICE_188 SLICE_188( .DI1(n90), .DI0(n91), .C1(\line_time[13] ), .B1(n15), 
    .A1(n72), .D0(n73), .C0(n15), .B0(\line_time[12] ), .CE(global_rst_N_122), 
    .CLK(sys_clk), .Q0(\line_time_counter[12] ), .Q1(\line_time_counter[13] ), 
    .F0(n91), .F1(n90));
  SLICE_190 SLICE_190( .DI1(n88), .DI0(n89), .D1(n15), .C1(n70), 
    .A1(\line_time[15] ), .D0(n71), .C0(n15), .B0(\line_time[14] ), 
    .CE(global_rst_N_122), .CLK(sys_clk), .Q0(\line_time_counter[14] ), 
    .Q1(\line_time_counter[15] ), .F0(n89), .F1(n88));
  SLICE_192 SLICE_192( .DI1(n154022), .DI0(n154023), .D1(\line_time[14] ), 
    .C1(\frame_time_counter[23] ), .B1(n44790), .D0(\frame_time_counter[24] ), 
    .C0(n44790), .B0(\line_time[15] ), .CLK(sys_clk), .Q0(\line_time[15] ), 
    .Q1(\line_time[14] ), .F0(n154023), .F1(n154022));
  SLICE_194 SLICE_194( .DI1(n154020), .DI0(n154021), .D1(n44790), 
    .C1(\line_time[12] ), .A1(\frame_time_counter[21] ), .D0(\line_time[13] ), 
    .C0(\frame_time_counter[22] ), .A0(n44790), .CLK(sys_clk), 
    .Q0(\line_time[13] ), .Q1(\line_time[12] ), .F0(n154021), .F1(n154020));
  SLICE_196 SLICE_196( .DI1(n154018), .DI0(n154019), 
    .D1(\frame_time_counter[19] ), .C1(\line_time[10] ), .B1(n44790), 
    .D0(\frame_time_counter[20] ), .C0(\line_time[11] ), .A0(n44790), 
    .CLK(sys_clk), .Q0(\line_time[11] ), .Q1(\line_time[10] ), .F0(n154019), 
    .F1(n154018));
  SLICE_198 SLICE_198( .DI1(n154016), .DI0(n154017), .D1(n44790), 
    .C1(\line_time[8] ), .B1(\frame_time_counter[17] ), .D0(\line_time[9] ), 
    .C0(n44790), .A0(\frame_time_counter[18] ), .CLK(sys_clk), 
    .Q0(\line_time[9] ), .Q1(\line_time[8] ), .F0(n154017), .F1(n154016));
  SLICE_200 SLICE_200( .DI1(n154014), .DI0(n154015), .D1(\line_time[6] ), 
    .C1(\frame_time_counter[15] ), .A1(n44790), .D0(\frame_time_counter[16] ), 
    .B0(n44790), .A0(\line_time[7] ), .CLK(sys_clk), .Q0(\line_time[7] ), 
    .Q1(\line_time[6] ), .F0(n154015), .F1(n154014));
  SLICE_202 SLICE_202( .DI1(n154012), .DI0(n154013), 
    .D1(\frame_time_counter[13] ), .C1(n44790), .A1(\line_time[4] ), 
    .C0(\frame_time_counter[14] ), .B0(n44790), .A0(\line_time[5] ), 
    .CLK(sys_clk), .Q0(\line_time[5] ), .Q1(\line_time[4] ), .F0(n154013), 
    .F1(n154012));
  SLICE_204 SLICE_204( .DI1(n154010), .DI0(n154011), .C1(n44790), 
    .B1(\frame_time_counter[11] ), .A1(\line_time[2] ), .D0(n44790), 
    .C0(\line_time[3] ), .B0(\frame_time_counter[12] ), .CLK(sys_clk), 
    .Q0(\line_time[3] ), .Q1(\line_time[2] ), .F0(n154011), .F1(n154010));
  SLICE_206 SLICE_206( .DI1(n154084), .DI0(n154009), 
    .C1(\frame_time_counter[9] ), .B1(\line_time[0] ), .A1(n44790), 
    .D0(\frame_time_counter[10] ), .B0(n44790), .A0(\line_time[1] ), 
    .CLK(sys_clk), .Q0(\line_time[1] ), .Q1(\line_time[0] ), .F0(n154009), 
    .F1(n154084));
  SLICE_208 SLICE_208( .DI1(n154083), .DI0(n154007), .D1(\frame_cdc[0] ), 
    .C1(\frame_cdc[1] ), .B1(global_rst), .D0(\frame_cdc[1] ), .C0(frame_sync), 
    .A0(global_rst), .CLK(sys_clk), .Q0(frame_sync), .Q1(\frame_cdc[1] ), 
    .F0(n154007), .F1(n154083));
  SLICE_212 SLICE_212( .DI0(n154869), .D0(n152755), 
    .A0(\line_time_counter[3] ), .CE(global_rst_N_122), .LSR(n150159), 
    .CLK(sys_clk), .Q0(line_sync_c), .F0(n154869));
  SLICE_213 SLICE_213( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156670 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49051 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] ), .A1(tlc_rd), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156072 ), .B0(tlc_empty), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[7] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49051 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n44 ));
  SLICE_215 SLICE_215( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156652 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49052 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] ), .A1(tlc_rd), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[7] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156071 ), .B0(tlc_empty), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49052 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n47 ));
  SLICE_217 SLICE_217( .D1(\wr_addr_p1_r[3] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156404 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[0] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156404 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156624 ));
  SLICE_219 SLICE_219( .D1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n152757 ), .F1(\tlc0/n156608 ));
  SLICE_220 SLICE_220( .D1(\tlc0/n152757 ), .C1(\tlc0/n156370 ), 
    .B1(\tlc0/n156608 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/state[1] ), 
    .C0(\tlc0/bank_offset[11]/sig_003/FeedThruLUT ), .B0(\tlc0/state[0] ), 
    .F0(\tlc0/n156370 ), .F1(\tlc0/n156344 ));
  SLICE_221 SLICE_221( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n156857 ), 
    .B1(\tlc0/n157098 ), .A1(\tlc0/n156856 ), .D0(\tlc0/data[67] ), 
    .B0(\tlc0/data[66] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n156857 ), 
    .F1(\tlc0/n157101 ));
  SLICE_222 SLICE_222( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n156859 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n156860 ), .D0(\tlc0/data[69] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[68] ), .F0(\tlc0/n156859 ), 
    .F1(\tlc0/n157098 ));
  SLICE_223 SLICE_223( .D1(\tlc0/n156863 ), .C1(\tlc0/n156862 ), 
    .B1(\tlc0/n157104 ), .A1(\tlc0/sr_bit_counter[2] ), .D0(\tlc0/data[73] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[72] ), .F0(\tlc0/n156862 ), 
    .F1(\tlc0/n157107 ));
  SLICE_224 SLICE_224( .D1(\tlc0/n156866 ), .C1(\tlc0/n156865 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/sr_bit_counter[2] ), 
    .D0(\tlc0/data[76] ), .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[77] ), 
    .F0(\tlc0/n156865 ), .F1(\tlc0/n157104 ));
  SLICE_225 SLICE_225( .D1(\wr_addr_r[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156381 ), .B1(\wr_addr_r[2] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153271 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156381 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16_adj_49059 ));
  SLICE_227 SLICE_227( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15 ));
  SLICE_229 SLICE_229( .D1(\wr_addr_p1_r[9] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153287 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153271 ), .A1(\wr_addr_p1_r[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_176 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153287 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156648 ));
  SLICE_231 SLICE_231( .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156668 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156668 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156670 ));
  SLICE_233 SLICE_233( .D1(\wr_addr_p1_r[4] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156407 ), .B1(\wr_addr_p1_r[8] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156401 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_176 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156407 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156630 ));
  SLICE_235 SLICE_235( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_176 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153276 ), .B1(\wr_addr_p1_r[1] ), 
    .A1(\wr_addr_p1_r[10] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153276 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n13 ));
  SLICE_237 SLICE_237( .D0(\wr_addr_p1_r[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .A0(\wr_addr_p1_r[7] ), .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156634 ));
  SLICE_238 SLICE_238( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n13 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156383 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156648 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156634 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , .A0(\wr_addr_p1_r[2] ), .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156383 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n20_adj_49060 ));
  SLICE_239 SLICE_239( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49053 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n17 ));
  SLICE_240 SLICE_240( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49053 ));
  SLICE_241 SLICE_241( .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156650 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156650 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156652 ));
  SLICE_243 SLICE_243( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156071 ));
  SLICE_245 SLICE_245( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n17 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n18 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n11_adj_49056 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n18 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156082 ));
  SLICE_247 SLICE_247( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156620 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156658 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156622 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156628 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156636 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156396 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .A0(\rd_sig_rd_p_w[7] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156658 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156664 ));
  SLICE_250 SLICE_250( .D1(\rd_sig_rd_p_w[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .A0(\rd_sig_rd_p_w[3] ), .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156636 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[3] ));
  SLICE_251 SLICE_251( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16 ));
  SLICE_252 SLICE_252( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156396 ));
  SLICE_253 SLICE_253( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49055 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49055 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156072 ));
  SLICE_256 SLICE_256( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156622 ));
  SLICE_257 SLICE_257( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156628 ));
  SLICE_259 SLICE_259( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n20 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15_adj_49057 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16_adj_49059 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49058 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156407 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153287 ), .B0(\wr_addr_r[9] ), 
    .A0(\wr_addr_r[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15_adj_49057 ), .F1(n156414));
  SLICE_260 SLICE_260( .D1(\wr_addr_r[1] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n18_adj_49061 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49062 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153276 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156401 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14_adj_49063 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49064 ), .A0(\wr_addr_r[4] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n18_adj_49061 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n20 ));
  SLICE_261 SLICE_261( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[0] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14 ));
  SLICE_264 SLICE_264( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156401 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n153271 ));
  SLICE_265 SLICE_265( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156404 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156373 ), .B1(\wr_addr_r[6] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[0] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156373 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14_adj_49063 ));
  SLICE_267 SLICE_267( .D1(\line_time_counter[1] ), .C1(n152755), 
    .B1(\line_time_counter[0] ), .A1(\line_time_counter[15] ), .D0(n16), 
    .C0(n20), .B0(\line_time_counter[9] ), .A0(\line_time_counter[11] ), 
    .F0(n152755), .F1(n10));
  SLICE_268 SLICE_268( .C0(n10), .B0(\line_time_counter[3] ), 
    .A0(\line_time_counter[2] ), .F0(n15));
  SLICE_270 SLICE_270( .D0(\line_time_counter[10] ), 
    .A0(\line_time_counter[4] ), .F0(n16));
  SLICE_271 SLICE_271( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n336 ), .F1(\tlc0/n9 ));
  SLICE_272 SLICE_272( .D1(\tlc0/n51 ), .C1(\tlc0/n65 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n336 ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n65 ), .F1(\tlc0/n7_adj_49050 ));
  SLICE_274 SLICE_274( .D1(\tlc0/n200 ), .C1(\tlc0/n8 ), 
    .B1(\tlc0/n7_adj_49050 ), .A1(\tlc0/n154736 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n180 ), .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n183 ), 
    .F0(\tlc0/n8 ), .F1(\tlc0/n153213 ));
  SLICE_275 SLICE_275( .D1(\tlc0/n51 ), .C1(\tlc0/n4 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), .F0(\tlc0/n4 ), 
    .F1(\tlc0/n180 ));
  SLICE_276 SLICE_276( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n51 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[11]/sig_003/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n51 ), 
    .F1(\tlc0/n200 ));
  SLICE_277 SLICE_277( .D1(\tlc0/n153213 ), .B1(\tlc0/bank_offset[3] ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n153213 ), .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n123 ), 
    .F1(\tlc0/n155289 ));
  SLICE_279 SLICE_279( .DI1(\tlc0/n27[3] ), .D1(\tlc0/state[0] ), 
    .C1(\tlc0/n155545 ), .B1(\tlc0/color_bit_counter[3] ), 
    .A1(\tlc0/state[1] ), .D0(\tlc0/sr_bit_counter[5] ), 
    .C0(\tlc0/color_bit_counter[1] ), .B0(\tlc0/color_bit_counter[2] ), 
    .A0(\tlc0/color_bit_counter[3] ), .CE(\tlc0/n153324 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/color_bit_counter[3] ), .F0(\tlc0/n156640 ), .F1(\tlc0/n27[3] ));
  SLICE_280 SLICE_280( .D1(\tlc0/n156640 ), .C1(\tlc0/n7 ), 
    .B1(\tlc0/color_bit_counter[0] ), .A1(\tlc0/sr_bit_counter[4] ), 
    .C0(\tlc0/state[0] ), .B0(\tlc0/state[1] ), .F0(\tlc0/n7 ), 
    .F1(\tlc0/n7_adj_49042 ));
  SLICE_281 SLICE_281( .D1(\tlc0/state[1] ), .C1(\tlc0/n14 ), .B1(\tlc0/n13 ), 
    .A1(\tlc0/state[0] ), .D0(\tlc0/fifo_counter[6] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/fifo_counter[7] ), .A0(\tlc0/n111 ), 
    .F0(\tlc0/n14 ), .F1(\tlc0/n153327 ));
  SLICE_284 SLICE_284( .D0(\tlc0/bank_offset[11] ), 
    .F0(\tlc0/bank_offset[11]/sig_003/FeedThruLUT ));
  SLICE_285 SLICE_285( .C1(\tlc0/n9_adj_49038 ), .B1(\tlc0/state[0] ), 
    .A1(\tlc0/state[1] ), .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/n152739 ), 
    .B0(\tlc0/bank_offset[10] ), .F0(\tlc0/n9_adj_49038 ), .F1(\tlc0/n153324 ));
  SLICE_287 SLICE_287( .D1(\tlc0/n152757 ), .C1(\tlc0/n156076 ), 
    .B1(\tlc0/data[79] ), .A1(\tlc0/n156370 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n156076 ), .F1(\tlc0/n156371 ));
  SLICE_289 SLICE_289( .D1(\tlc0/state[0] ), .C1(\tlc0/n11 ), 
    .B1(\tlc0/n152739 ), .A1(\tlc0/state[1] ), .D0(\tlc0/state[1] ), 
    .C0(\tlc0/n152739 ), .A0(\tlc0/state[0] ), .F0(\tlc0/n51302 ), 
    .F1(\tlc0/n156292 ));
  SLICE_290 SLICE_290( .D1(\tlc0/fifo_counter[4] ), .C1(\tlc0/n111 ), 
    .B1(\tlc0/n12 ), .A1(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n111 ), .F1(\tlc0/n152739 ));
  SLICE_291 SLICE_291( .D1(\tlc0/fifo_counter[5] ), .C1(\tlc0/n11 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/fifo_counter[4] ), 
    .C0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n11 ), 
    .F1(\tlc0/n13 ));
  SLICE_293 SLICE_293( .D1(\tlc0/n9_adj_49038 ), .B1(\tlc0/state[1] ), 
    .A1(\tlc0/state[0] ), .D0(\tlc0/state[0] ), .C0(\tlc0/n156875 ), 
    .B0(\tlc0/state[1] ), .A0(\tlc0/n9_adj_49038 ), .F0(\tlc0/n7_adj_49047 ), 
    .F1(\tlc0/n153957 ));
  SLICE_294 SLICE_294( .C1(\tlc0/n5 ), .B1(\tlc0/sr_bit_counter[0] ), 
    .A1(\tlc0/sr_bit_counter[1] ), .D0(\tlc0/sr_bit_counter[5] ), 
    .C0(\tlc0/sr_bit_counter[4] ), .B0(\tlc0/sr_bit_counter[3] ), 
    .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n5 ), .F1(\tlc0/n156875 ));
  SLICE_295 SLICE_295( .D1(\line_time_counter[6] ), .C1(n18), 
    .B1(\line_time_counter[7] ), .A1(\line_time_counter[5] ), 
    .D0(\line_time_counter[13] ), .C0(\line_time_counter[14] ), 
    .B0(\line_time_counter[12] ), .A0(\line_time_counter[8] ), .F0(n18), 
    .F1(n20));
  SLICE_297 SLICE_297( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n183 ), 
    .F1(\tlc0/n154736 ));
  SLICE_299 SLICE_299( .DI1(\tlc0/n156896 ), .C1(\tlc0/n44799 ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/n11 ), .C0(\tlc0/state[0] ), 
    .B0(\tlc0/state[1] ), .A0(\tlc0/n152739 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/bank_offset[9] ), .F0(\tlc0/n44799 ), .F1(\tlc0/n156896 ));
  SLICE_301 SLICE_301( .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[1] ), 
    .D0(\tlc0/n153213 ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n120 ), 
    .F1(\tlc0/n109 ));
  SLICE_302 SLICE_302( .D1(\tlc0/n153213 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/bank_offset[3] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n153213 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n155292 ), .F1(\tlc0/n133 ));
  SLICE_303 SLICE_303( .DI1(\tlc0/n27[1] ), .D1(\tlc0/state[0] ), 
    .C1(\tlc0/color_bit_counter[0] ), .B1(\tlc0/color_bit_counter[1] ), 
    .A1(\tlc0/state[1] ), .D0(\tlc0/color_bit_counter[2] ), 
    .B0(\tlc0/color_bit_counter[0] ), .A0(\tlc0/color_bit_counter[1] ), 
    .CE(\tlc0/n153324 ), .CLK(tlc_sclk_c), .Q1(\tlc0/color_bit_counter[1] ), 
    .F0(\tlc0/n155545 ), .F1(\tlc0/n27[1] ));
  SLICE_304 SLICE_304( .DI1(\tlc0/n156097 ), .D1(\tlc0/color_bit_counter[0] ), 
    .C1(\tlc0/color_bit_counter[2] ), .B1(\tlc0/color_bit_counter[1] ), 
    .D0(\tlc0/color_bit_counter[3] ), .C0(\tlc0/color_bit_counter[1] ), 
    .B0(\tlc0/color_bit_counter[2] ), .A0(\tlc0/color_bit_counter[0] ), 
    .CE(\tlc0/n153327 ), .LSR(\tlc0/n153957 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/color_bit_counter[2] ), .F0(\tlc0/n69 ), .F1(\tlc0/n156097 ));
  SLICE_305 SLICE_305( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[10] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n47 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[8] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[9] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156878 ));
  SLICE_306 SLICE_306( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[10] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n44 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[9] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156877 ));
  SLICE_307 SLICE_307( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), .A1(tlc_rd), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), .B0(tlc_rd), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .F1(\rd_encode_grey_o.genblk1[0].bin_val[1] ));
  SLICE_308 SLICE_308( .D0(global_rst), .F0(global_rst_N_122));
  SLICE_311 SLICE_311( 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156620 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[5] ));
  SLICE_316 SLICE_316( .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n4_adj_49034 ));
  SLICE_318 SLICE_318( .DI1(n154008), .D1(prev_frame_sync), .C1(frame_sync), 
    .B1(global_rst), .D0(frame_sync), .C0(global_rst), .A0(prev_frame_sync), 
    .CLK(sys_clk), .Q1(prev_frame_sync), .F0(n44790), .F1(n154008));
  SLICE_319 SLICE_319( .D1(tlc_rd), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), .A0(tlc_rd), 
    .F0(\rd_encode_grey_o.genblk1[2].bin_val[1] ), 
    .F1(\rd_encode_grey_o.genblk1[1].bin_val[1] ));
  SLICE_320 SLICE_320( .DI1(\GND_net\000/BUF0 ), .D0(\line_time_counter[15] ), 
    .B0(global_rst), .CLK(sys_clk), .Q1(global_rst), .F0(n150159), 
    .F1(\GND_net\000/BUF0 ));
  SLICE_322 SLICE_322( .A1(\rd_sig_rd_p_w[7] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[7] ));
  SLICE_324 SLICE_324( .C0(\tlc0/n156344 ), .A0(\tlc0/data[71] ), 
    .F0(\tlc0/n156354 ));
  SLICE_326 SLICE_326( .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/fifo_counter[5] ), 
    .B0(\tlc0/fifo_counter[6] ), .A0(\tlc0/fifo_counter[7] ), .F0(\tlc0/n12 ), 
    .F1(\tlc0/n156616 ));
  SLICE_328 SLICE_328( .D1(\tlc0/bank_offset[1] ), .A1(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n130 ), .F1(\tlc0/n10 ));
  SLICE_329 SLICE_329( 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n11_adj_49056 ));
  SLICE_330 SLICE_330( .DI1(\tlc0/state_3__N_2489$n0 ), .D1(\tlc0/state[0] ), 
    .B1(\tlc0/state[1] ), .D0(tlc_rd), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3] ), 
    .A0(\rd_sig_rd_p_w[3] ), .CLK(tlc_sclk_c), .Q1(tlc_rd), 
    .F0(\rd_encode_grey_o.genblk1[0].bin_val[3] ), 
    .F1(\tlc0/state_3__N_2489$n0 ));
  SLICE_331 SLICE_331( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156082 ), .C1(tlc_rd), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156664 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), .B0(\rd_sig_rd_p_w[7] ), 
    .A0(tlc_rd), .LSR(global_rst), .CLK(tlc_sclk_c), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .F0(\rd_encode_grey_o.genblk1[1].bin_val[3] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r ));
  SLICE_332 SLICE_332( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w ));
  SLICE_333 SLICE_333( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), .F0(VCC_net), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[1] ));
  SLICE_334 SLICE_334( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[0] ));
  SLICE_337 SLICE_337( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154025 ), 
    .D1(global_rst), .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10] ), 
    .A1(\rd_addr_r[10] ), .B0(\rd_addr_r[10] ), .CLK(tlc_sclk_c), 
    .Q1(\rd_addr_r[10] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49065[10] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154025 ));
  SLICE_338 SLICE_338( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[8] ));
  SLICE_340 SLICE_340( .D1(\wr_addr_r[5] ), .C1(\wr_addr_p1_r[5] ), 
    .A1(full_o), .C0(\wr_addr_r[10] ), .B0(full_o), .A0(\wr_addr_p1_r[10] ), 
    .F0(\wr_encode_grey_o.genblk1[2].bin_val[2] ), 
    .F1(\wr_encode_grey_o.genblk1[1].bin_val[1] ));
  SLICE_341 SLICE_341( .D1(\wr_addr_r[7] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .B1(full_o), .D0(full_o), .C0(\wr_addr_p1_r[7] ), .A0(\wr_addr_r[7] ), 
    .F0(\wr_encode_grey_o.genblk1[1].bin_val[3] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49062 ));
  SLICE_344 SLICE_344( .D1(\wr_addr_r[1] ), .C1(\wr_addr_p1_r[1] ), 
    .B1(full_o), .C0(full_o), .B0(\wr_addr_p1_r[3] ), .A0(\wr_addr_r[3] ), 
    .F0(\wr_encode_grey_o.genblk1[0].bin_val[3] ), 
    .F1(\wr_encode_grey_o.genblk1[0].bin_val[1] ));
  SLICE_346 SLICE_346( 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[2] ));
  SLICE_348 SLICE_348( .D1(\wr_addr_r[8] ), .C1(full_o), 
    .B1(\wr_addr_p1_r[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n20_adj_49060 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156624 ), .B0(full_o), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n156630 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49058 ), 
    .F1(\wr_addr_nxt_r[8] ));
  SLICE_350 SLICE_350( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .B0(\wr_addr_r[3] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49064 ));
  SLICE_353 SLICE_353( .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n6 ));
  SLICE_354 SLICE_354( .D1(\tlc0/data[65] ), .A1(\tlc0/n156344 ), 
    .D0(\tlc0/n156344 ), .A0(\tlc0/data[74] ), .F0(\tlc0/n156347 ), 
    .F1(\tlc0/n156348 ));
  SLICE_355 SLICE_355( .DI1(\tlc0/n203 ), .D1(\tlc0/n123 ), 
    .C1(\tlc0/bank_offset[1] ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/data[64] ), .B0(\tlc0/n156344 ), .A0(\tlc0/data[64] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156346 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[64] ), .F0(\tlc0/n156346 ), .F1(\tlc0/n203 ));
  SLICE_356 SLICE_356( .DI1(\tlc0/n173_adj_49049 ), .D1(\tlc0/n155289 ), 
    .C1(\tlc0/bank_offset[1] ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/data[75] ), .D0(\tlc0/n156344 ), .B0(\tlc0/data[75] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156357 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[75] ), .F0(\tlc0/n156357 ), .F1(\tlc0/n173_adj_49049 ));
  SLICE_357 SLICE_357( .DI1(\tlc0/lat_N_49023 ), .D1(\tlc0/n69 ), 
    .C1(\tlc0/n55 ), .B1(\tlc0/n5 ), .A1(\tlc0/n4_adj_49034 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .LSR(\tlc0/n7 ), .CLK(tlc_sclk_c), .Q1(tlc_lat_c), .F0(\tlc0/n55 ), 
    .F1(\tlc0/lat_N_49023 ));
  SLICE_358 SLICE_358( .DI1(\tlc0/n183_adj_49036 ), .D1(\tlc0/n133 ), 
    .C1(\tlc0/data[76] ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/bank_offset[2] ), .B0(\tlc0/data[76] ), .A0(\tlc0/n156344 ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156355 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[76] ), .F0(\tlc0/n156355 ), .F1(\tlc0/n183_adj_49036 ));
  SLICE_360 SLICE_360( .DI1(\tlc0/n173_adj_49039 ), .D1(\tlc0/data[77] ), 
    .C1(\tlc0/bank_offset[2] ), .B1(\tlc0/n130 ), .A1(\tlc0/n153213 ), 
    .D0(\tlc0/n156344 ), .C0(\tlc0/data[77] ), .CE(\tlc0/state_3__N_2489 ), 
    .LSR(\tlc0/n156353 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[77] ), 
    .F0(\tlc0/n156353 ), .F1(\tlc0/n173_adj_49039 ));
  SLICE_361 SLICE_361( .DI1(\tlc0/n173 ), .D1(\tlc0/n133 ), 
    .C1(\tlc0/data[78] ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/data[78] ), .B0(\tlc0/n156344 ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156359 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[78] ), .F0(\tlc0/n156359 ), .F1(\tlc0/n173 ));
  SLICE_365 SLICE_365( .DI1(\tlc0/n183_adj_49040 ), .D1(\tlc0/n155292 ), 
    .C1(\tlc0/data[70] ), .B1(\tlc0/bank_offset[1] ), .D0(\tlc0/data[70] ), 
    .B0(\tlc0/n156344 ), .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156351 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[70] ), .F0(\tlc0/n156351 ), 
    .F1(\tlc0/n183_adj_49040 ));
  SLICE_366 SLICE_366( .DI1(\tlc0/n163 ), .D1(\tlc0/n153213 ), 
    .C1(\tlc0/n156616 ), .B1(\tlc0/data[79] ), .A1(\tlc0/n109 ), 
    .C0(\tlc0/data[79] ), .B0(\tlc0/data[78] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156371 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[79] ), .F0(\tlc0/n156866 ), .F1(\tlc0/n163 ));
  SLICE_367 SLICE_367( .DI1(\tlc0/n183_adj_49033 ), .D1(\tlc0/n120 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/data[74] ), .D0(\tlc0/data[74] ), 
    .B0(\tlc0/data[75] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156347 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[74] ), .F0(\tlc0/n156863 ), .F1(\tlc0/n183_adj_49033 ));
  SLICE_371 SLICE_371( .DI1(\tlc0/n173_adj_49048 ), .D1(\tlc0/data[71] ), 
    .C1(\tlc0/n6 ), .B1(\tlc0/n153213 ), .A1(\tlc0/n111 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[71] ), .B0(\tlc0/data[70] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156354 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[71] ), .F0(\tlc0/n156860 ), .F1(\tlc0/n173_adj_49048 ));
  SLICE_373 SLICE_373( .DI1(\tlc0/n193_adj_49043 ), .D1(\tlc0/n120 ), 
    .C1(\tlc0/data[66] ), .B1(\tlc0/bank_offset[3] ), .D0(\tlc0/data[66] ), 
    .B0(\tlc0/n156344 ), .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156350 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[66] ), .F0(\tlc0/n156350 ), 
    .F1(\tlc0/n193_adj_49043 ));
  SLICE_374 SLICE_374( .DI1(\tlc0/n193_adj_49046 ), .D1(\tlc0/n123 ), 
    .C1(\tlc0/bank_offset[1] ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/data[65] ), .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[65] ), 
    .B0(\tlc0/data[64] ), .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156348 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[65] ), .F0(\tlc0/n156856 ), 
    .F1(\tlc0/n193_adj_49046 ));
  SLICE_375 SLICE_375( .DI1(\tlc0/n183_adj_49044 ), .D1(\tlc0/n123 ), 
    .C1(\tlc0/bank_offset[1] ), .B1(\tlc0/data[67] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n156344 ), .C0(\tlc0/data[67] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156345 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[67] ), .F0(\tlc0/n156345 ), .F1(\tlc0/n183_adj_49044 ));
  SLICE_376 SLICE_376( .DI1(\tlc0/n193_adj_49045 ), .D1(\tlc0/n155292 ), 
    .C1(\tlc0/data[68] ), .B1(\tlc0/bank_offset[1] ), .D0(\tlc0/data[68] ), 
    .B0(\tlc0/n156344 ), .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156358 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[68] ), .F0(\tlc0/n156358 ), 
    .F1(\tlc0/n193_adj_49045 ));
  SLICE_377 SLICE_377( .DI1(\tlc0/n183_adj_49037 ), .D1(\tlc0/n10 ), 
    .C1(\tlc0/data[69] ), .B1(\tlc0/n6 ), .A1(\tlc0/n153213 ), 
    .C0(\tlc0/n156344 ), .B0(\tlc0/data[69] ), .CE(\tlc0/state_3__N_2489 ), 
    .LSR(\tlc0/n156352 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[69] ), 
    .F0(\tlc0/n156352 ), .F1(\tlc0/n183_adj_49037 ));
  SLICE_378 SLICE_378( .DI1(\tlc0/n153681 ), .C1(\tlc0/line_pulse ), 
    .B1(\tlc0/state[1] ), .A1(tlc_empty), .B0(\tlc0/state[0] ), 
    .A0(\tlc0/state[1] ), .CE(\tlc0/n7_adj_49047 ), .LSR(\tlc0/n156292 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/state[0] ), .F0(\tlc0/state_3__N_2489 ), 
    .F1(\tlc0/n153681 ));
  SLICE_379 SLICE_379( .DI1(\tlc0/n193 ), .D1(\tlc0/n155289 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/data[72] ), .D0(\tlc0/n156344 ), .B0(\tlc0/data[72] ), 
    .CE(\tlc0/state_3__N_2489 ), .LSR(\tlc0/n156349 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[72] ), .F0(\tlc0/n156349 ), .F1(\tlc0/n193 ));
  SLICE_381 SLICE_381( .DI1(\tlc0/n183_adj_49035 ), .D1(\tlc0/n153213 ), 
    .C1(\tlc0/bank_offset[2] ), .B1(\tlc0/data[73] ), .A1(\tlc0/n130 ), 
    .C0(\tlc0/n156344 ), .A0(\tlc0/data[73] ), .CE(\tlc0/state_3__N_2489 ), 
    .LSR(\tlc0/n156356 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[73] ), 
    .F0(\tlc0/n156356 ), .F1(\tlc0/n183_adj_49035 ));
  SLICE_384 SLICE_384( .DI1(\tlc0/n62 ), .D1(\tlc0/state[1] ), .C1(\tlc0/n69 ), 
    .B1(\tlc0/state[0] ), .C0(\tlc0/state[1] ), .A0(\tlc0/state[0] ), 
    .CE(\tlc0/n7_adj_49047 ), .CLK(tlc_sclk_c), .Q1(\tlc0/state[1] ), 
    .F0(\tlc0/n155062 ), .F1(\tlc0/n62 ));
  SLICE_386 SLICE_386( .F0(GND_net));
  SLICE_388 SLICE_388( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ));
  frame_cdc_i0_i0 frame_cdc_i0_i0( .PADDI(frame_sync_pi_c), 
    .CE(global_rst_N_122), .INCLK(sys_clk), .DI0(\frame_cdc[0] ));
  OSCInst0 OSCInst0( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(sys_clk));
  tlc_sclk_I_0_lscc_pll_inst_u_PLL_B \tlc_sclk_I_0.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_in_c), 
    .FEEDBACK(\tlc_sclk_I_0/lscc_pll_inst/feedback_w ), 
    .RESET_N(global_rst_N_122), 
    .INTFBOUT(\tlc_sclk_I_0/lscc_pll_inst/feedback_w ), .OUTCORE(tlc_sclk_c));
  smi_data_pi_6_ \smi_data_pi[6]_I ( .smidatapi6(smi_data_pi[6]));
  smi_nwe_pi smi_nwe_pi_I( .PADDI(smi_nwe_pi_c), .smi_nwe_pi(smi_nwe_pi));
  frame_sync_pi frame_sync_pi_I( .PADDI(frame_sync_pi_c), 
    .frame_sync_pi(frame_sync_pi));
  smi_data_pi_4_ \smi_data_pi[4]_I ( .smidatapi4(smi_data_pi[4]));
  smi_data_pi_5_ \smi_data_pi[5]_I ( .smidatapi5(smi_data_pi[5]));
  smi_data_pi_7_ \smi_data_pi[7]_I ( .smidatapi7(smi_data_pi[7]));
  smi_data_pi_2_ \smi_data_pi[2]_I ( .smidatapi2(smi_data_pi[2]));
  smi_data_pi_3_ \smi_data_pi[3]_I ( .smidatapi3(smi_data_pi[3]));
  smi_data_pi_0_ \smi_data_pi[0]_I ( .smidatapi0(smi_data_pi[0]));
  line_sync line_sync_I( .PADDO(line_sync_c), .line_sync(line_sync));
  tlc_gclk tlc_gclk_I( .PADDO(GND_net), .tlc_gclk(tlc_gclk));
  tlc_sclk tlc_sclk_I( .PADDO(tlc_sclk_c), .tlc_sclk(tlc_sclk));
  tlc_lat tlc_lat_I( .PADDO(tlc_lat_c), .tlc_lat(tlc_lat));
  tlc_sin tlc_sin_I( .PADDO(tlc_sin_c), .tlc_sin(tlc_sin));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  smi_data_pi_1_ \smi_data_pi[1]_I ( .smidatapi1(smi_data_pi[1]));
endmodule

module SLICE_0 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_11 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module SLICE_1 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_9 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_7 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_5 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_3 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_5 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124102_12 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124102_10 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124102_8 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_8 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_11 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_9 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124102_6 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_11 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_5 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_12 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124102_4 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124102_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_14 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124103_12 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124103_10 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124103_8 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124103_6 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124103_4 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_19 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_3 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_20 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_7 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_9 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124103_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_7( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i4( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i5( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_26 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122255_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/fifo_counter_122255__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc0/add_124155_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc0/add_124155_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc0/add_124155_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_30 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122258_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/sr_bit_counter_122258__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122258_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/sr_bit_counter_122258__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/sr_bit_counter_122258__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122255_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/fifo_counter_122255__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122255_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/fifo_counter_122255__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/fifo_counter_122255__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122258_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/sr_bit_counter_122258__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/sr_bit_counter_122258__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc0/add_124155_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122255_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/fifo_counter_122255__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/fifo_counter_122255__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122255_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/fifo_counter_122255__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/fifo_counter_122255__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_38 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122258_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/sr_bit_counter_122258__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i2( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i3( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_40 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i24( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i25( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_5( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_3( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i22( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i23( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_44 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_17( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 frame_time_counter_122254__i1( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i20( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i21( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_47 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 line_time_counter_122253_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i18( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i19( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i16( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i17( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_15( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i14( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i15( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_13( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_11( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 line_time_counter_122253_add_4_9( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i12( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i13( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i10( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i11( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i8( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i9( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122254_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 frame_time_counter_122254__i6( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 frame_time_counter_122254__i7( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, D1, B1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i127400_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i127401_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_60 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_0_.bin_val_3__I_0_i2_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_0_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x1EB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x1BE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_62 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \wr_encode_grey_o.genblk1_0_.bin_val_3__I_0_i2_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_0_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x1DE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module SLICE_63 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \tlc_data_7__I_0/lscc_fifo_dc_inst/i68_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_65 ( input DI1, DI0, D1, B1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 i127398_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i127399_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_67 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i127391_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i127397_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_68 ( input DI1, DI0, D1, C1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 i127386_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i127396_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i127361_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 i127395_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_70 ( input DI1, DI0, D1, B1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 i127393_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 i127394_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_72 ( input DI1, DI0, D1, A1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 i127384_2_lut_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i127392_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_74 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 i127389_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 i127390_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_76 ( input DI1, DI0, C1, A1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i127387_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i127388_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_79 ( input DI1, DI0, D1, A1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 i127381_2_lut_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i127385_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_81 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i127407_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 i1_2_lut_4_lut_4_lut_adj_21326( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0E02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input DI1, DI0, C1, B1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40017 i127422_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i127363_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_85 ( input DI1, DI0, D1, C1, D0, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 i127429_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \tlc_data_7__I_0.lscc_fifo_dc_inst.i127362_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input DI1, DI0, D1, C1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 i127404_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i127360_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_88 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_2_.bin_val_2__I_0_36_i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_2_.bin_val_2__I_0_36_i2_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input DI1, DI0, D1, C1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40020 i127439_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 i127359_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_91 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_1_.bin_val_3__I_0_i2_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_1_.bin_val_3__I_0_i3_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x369C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_93 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_0_.bin_val_3__I_0_i3_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_1_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x569A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 i1_2_lut_4_lut_4_lut_adj_21325( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 i1_2_lut_2_lut_adj_21323( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_97 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i127412_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 i1_2_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i1_2_lut_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i1_2_lut_4_lut_4_lut_adj_21324( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40028 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 i127447_4_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/full_r ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x0066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_103 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i127437_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 i127438_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_105 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40007 i127435_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i127436_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_107 ( input DI1, DI0, C1, A1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i127433_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i127434_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_109 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40007 i127431_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i127432_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_111 ( input DI1, DI0, C1, A1, D0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i127413_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 i127430_2_lut_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 \tlc_data_7__I_0.lscc_fifo_dc_inst.i127427_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \tlc_data_7__I_0.lscc_fifo_dc_inst.i127428_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40034 \wr_encode_grey_o.genblk1_2_.bin_val_2__I_0_34_i1_2_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \wr_encode_grey_o.genblk1_2_.bin_val_2__I_0_34_i2_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x3C5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40036 \wr_encode_grey_o.genblk1_1_.bin_val_3__I_0_i2_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \wr_encode_grey_o.genblk1_1_.bin_val_3__I_0_i3_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x35CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x396C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40038 \wr_encode_grey_o.genblk1_0_.bin_val_3__I_0_i3_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \wr_encode_grey_o.genblk1_1_.bin_val_3__I_0_i1_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x56A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x3C66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_122 ( input DI1, DI0, D1, C1, B1, A1, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40040 \tlc_data_7__I_0.lscc_fifo_dc_inst.i127425_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 i127426_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_124 ( input DI1, DI0, D1, A1, D0, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 i127423_2_lut_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \tlc_data_7__I_0.lscc_fifo_dc_inst.i127424_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input DI1, DI0, C1, A1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i127420_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 i127421_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input DI1, DI0, C1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40017 i127418_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 i127419_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_131 ( input DI1, DI0, D1, C1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40020 i127416_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i127417_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_133 ( input DI1, DI0, B1, A1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i127414_2_lut_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i127415_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i1_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 i127408_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i127402_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 i127403_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_144 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 line_time_counter_122253_mux_6_i1_3_lut( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 line_time_counter_122253_mux_6_i2_3_lut( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i0( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i1( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40048 SLICE_146_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/line_sync_c_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input DI1, DI0, D1, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 i127444_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 SLICE_147_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \tlc0/line_pulse_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/line_prev_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40050 SLICE_149_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 SLICE_149_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tlc0/line_cdc_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/line_cdc_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input DI0, D0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40052 \tlc0/i45_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/bank_counter_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40053 \tlc0/i129866_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/sout ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40054 \tlc0/i128392_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/color_bit_counter_122256__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_178 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40055 line_time_counter_122253_mux_6_i4_3_lut( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 line_time_counter_122253_mux_6_i3_3_lut( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i3( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i2( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_180 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40056 line_time_counter_122253_mux_6_i6_3_lut( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 line_time_counter_122253_mux_6_i5_3_lut( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i5( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i4( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40058 line_time_counter_122253_mux_6_i8_3_lut( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 line_time_counter_122253_mux_6_i7_3_lut( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i7( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i6( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40060 line_time_counter_122253_mux_6_i10_3_lut( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 line_time_counter_122253_mux_6_i9_3_lut( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i9( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i8( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40055 line_time_counter_122253_mux_6_i12_3_lut( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 line_time_counter_122253_mux_6_i11_3_lut( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 line_time_counter_122253__i11( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i10( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_188 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 line_time_counter_122253_mux_6_i14_3_lut( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 line_time_counter_122253_mux_6_i13_3_lut( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i13( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i12( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 line_time_counter_122253_mux_6_i16_3_lut( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 line_time_counter_122253_mux_6_i15_3_lut( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 line_time_counter_122253__i15( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 line_time_counter_122253__i14( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40065 i127379_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 i127380_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i14( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i15( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40066 i127377_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 i127378_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 i127375_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 i127376_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40055 i127373_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 i127374_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_200 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 i127371_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 i127372_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i6( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 i127369_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 i127370_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 line_time_i0_i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40073 i127367_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 i127368_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_206 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40074 i127441_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 i127366_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 line_time_i0_i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 line_time_i0_i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_208 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40075 i127440_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 i127364_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 frame_cdc_i0_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 frame_sync_c( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( input DI0, D0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40077 i130030_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 line_sync_i0( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x0055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40079 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x555D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut_adj_21298 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut_adj_21301 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129680_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40082 \tlc_data_7__I_0.lscc_fifo_dc_inst.i1_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( input D1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \tlc0/i129664_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \tlc0/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40085 \tlc0/i1_4_lut_adj_21277 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \tlc0/i1_2_lut_3_lut_adj_21247 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_221 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \tlc0/n157098_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \tlc0/i129853_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40089 \tlc0/sr_bit_counter[1]_bdd_4_lut_82 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40064 \tlc0/i129855_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_223 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \tlc0/n157104_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \tlc0/i129858_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \tlc0/sr_bit_counter[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \tlc0/i129861_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_225 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_4_lut_adj_21317 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21293 ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40096 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21311 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40097 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129704_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40098 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21295 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129726_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129724_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129686_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40101 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_235 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut_adj_21319 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21297 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x4182") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input D0, C0, B0, A0, output F0 );

  lut40104 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129690_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xE77E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \tlc_data_7__I_0/lscc_fifo_dc_inst/i9_4_lut_adj_21318 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21300 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40107 \tlc_data_7__I_0/lscc_fifo_dc_inst/i6_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut_adj_21316 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21303 ( .A(GNDI), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_241 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129708_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129706_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_243 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut_adj_21302 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \tlc_data_7__I_0/lscc_fifo_dc_inst/i10_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40115 \tlc_data_7__I_0/lscc_fifo_dc_inst/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129720_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40117 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129714_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_250 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_33_inv_0_i4_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129692_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40120 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40121 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21307 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_252 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21312 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21309 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_3_lut_adj_21305 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut_adj_21306 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40123 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129678_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40124 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21310 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129684_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40125 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21308 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut_adj_21313 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut_adj_21314 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \tlc_data_7__I_0/lscc_fifo_dc_inst/i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \tlc_data_7__I_0/lscc_fifo_dc_inst/i7_4_lut_adj_21320 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \tlc_data_7__I_0/lscc_fifo_dc_inst/i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40131 \tlc_data_7__I_0.lscc_fifo_dc_inst.i1_2_lut_adj_21304 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21296 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \tlc_data_7__I_0.lscc_fifo_dc_inst.i1_2_lut_adj_21294 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \tlc_data_7__I_0/lscc_fifo_dc_inst/i3_4_lut_adj_21321 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21322 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40138 i5_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40139 i5_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \tlc0/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \tlc0/i289_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xB05A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 \tlc0/i129891_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \tlc0/i1_2_lut_adj_21292 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x10DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \tlc0/i5_4_lut_adj_21289 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \tlc0/i2_4_lut_adj_21291 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 \tlc0/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \tlc0/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x40F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \tlc0/i1_4_lut_adj_21290 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \tlc0/i1_2_lut_3_lut_adj_21248 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x4F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \tlc0/i1_2_lut_3_lut_adj_21239 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \tlc0/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40151 \tlc0/color_bit_counter_122256_mux_6_i4_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \tlc0/i129696_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/color_bit_counter_122256__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xD700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40153 \tlc0/i130024_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \tlc0/state_3__I_0_49_i5_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x0F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \tlc0/i1_4_lut_adj_21244 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \tlc0/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D0, output F0 );
  wire   GNDI;

  lut40051 SLICE_284_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_285 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \tlc0/i1_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \tlc0/i1_2_lut_3_lut_adj_21267 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x8C8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40159 \tlc0/i2_4_lut_adj_21258 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \tlc0/i2_3_lut_adj_21259 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x8808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \tlc0/i1_4_lut_adj_21272 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \tlc0/i130019_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \tlc0/i6_4_lut_adj_21278 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \tlc0/i1_2_lut_adj_21263 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \tlc0/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \tlc0/i1_2_lut_adj_21284 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \tlc0/i1_3_lut_adj_21260 ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \tlc0/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xDD3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \tlc0.i129882_2_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \tlc0/i2_4_lut_adj_21273 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40171 i9_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 i7_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \tlc0/i128096_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \tlc0/i346_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x929A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_299 ( input DI1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40175 \tlc0/i129892_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \tlc0/i130027_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/bank_counter_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \tlc0/i1_2_lut_adj_21253 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \tlc0/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \tlc0/i1_2_lut_3_lut_adj_21282 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \tlc0/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40151 \tlc0/color_bit_counter_122256_mux_6_i2_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \tlc0/i128894_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/color_bit_counter_122256__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40182 \tlc0/i1_2_lut_3_lut_adj_21270 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \tlc0/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/color_bit_counter_122256__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D0, C0, B0, A0, output F0 );

  lut40184 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129879_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D0, C0, B0, A0, output F0 );

  lut40185 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129883_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40186 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i2_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_en_i_I_0_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input D0, output F0 );
  wire   GNDI;

  lut40188 i1_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i6_1_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \tlc_data_7__I_0/lscc_fifo_dc_inst/i129676_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40191 \tlc0/i1_2_lut_adj_21274 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input DI1, D1, C1, B1, D0, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40192 i127365_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 i127340_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 prev_frame_sync_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40194 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i6_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i10_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input DI1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40196 \GND_net\000/BUF0/BUF0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 i123962_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 global_rst_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input A1, D0, output F0, F1 );
  wire   GNDI;

  lut40198 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i8_1_lut 
    ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i5_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40166 \tlc0/i1_2_lut_adj_21276 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_326 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \tlc0/i129672_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \tlc0/i5_4_lut_adj_21279 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \tlc0/i2_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \tlc0/i1_2_lut_3_lut_adj_21286 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFF55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40202 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_i11_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input DI1, D1, B1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40203 SLICE_330_K1( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i4_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/fifo_rd ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40205 \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r_I_94_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i8_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x4474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut40118 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i10_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i7_1_lut 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_333 ( input D1, output F0, F1 );
  wire   GNDI;

  lut40118 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i2_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input D0, output F0 );
  wire   GNDI;

  lut40188 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_33_inv_0_i1_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_337 ( input DI1, D1, C1, B1, A1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40207 \tlc_data_7__I_0.lscc_fifo_dc_inst.i127382_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_33_inv_0_i11_1_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D0, output F0 );
  wire   GNDI;

  lut40188 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i9_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_340 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 i128181_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i11_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_341 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i8_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x3FF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 i128173_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i4_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input C0, output F0 );
  wire   GNDI;

  lut40212 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i3_1_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 i128083_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut_adj_21315 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40215 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_9__I_0_i4_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_353 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40216 \tlc0/i1_2_lut_adj_21237 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \tlc0/i1_2_lut_adj_21254 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \tlc0/i1_2_lut_adj_21238 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input DI1, D1, C1, B1, A1, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40219 \tlc0/i1_3_lut_4_lut_adj_21240 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \tlc0/i1_2_lut_adj_21241 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i64 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40221 \tlc0/i1_3_lut_4_lut_adj_21285 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \tlc0/i1_2_lut_adj_21242 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i75 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input DI1, D1, C1, B1, A1, D0, A0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40222 \tlc0/i130016_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_21243 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/lat ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x1113") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input DI1, D1, C1, B1, A1, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40223 \tlc0/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \tlc0/i1_2_lut_adj_21245 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i76 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40225 \tlc0/i1_4_lut_adj_21250 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \tlc0/i1_2_lut_adj_21251 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i77 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_361 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40227 \tlc0/i1_3_lut_4_lut_adj_21249 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40228 \tlc0/i1_2_lut_adj_21252 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i78 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input DI1, D1, C1, B1, D0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40229 \tlc0/i1_3_lut_adj_21256 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \tlc0/i1_2_lut_adj_21257 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i70 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40230 \tlc0/i1_4_lut_adj_21255 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \tlc0/i129862_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i79 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_367 ( input DI1, D1, B1, A1, D0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40231 \tlc0/i1_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \tlc0/i129859_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i74 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xAA22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_371 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40233 \tlc0/i1_3_lut_4_lut_adj_21288 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \tlc0/i129856_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i71 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_373 ( input DI1, D1, C1, B1, D0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40235 \tlc0/i1_3_lut_adj_21261 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \tlc0/i1_2_lut_adj_21262 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i66 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_374 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40236 \tlc0/i1_3_lut_4_lut_adj_21269 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \tlc0/i129852_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i65 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40237 \tlc0/i1_3_lut_4_lut_adj_21264 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \tlc0/i1_2_lut_adj_21265 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i67 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input DI1, D1, C1, B1, D0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40235 \tlc0/i1_3_lut_adj_21266 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \tlc0/i1_2_lut_adj_21268 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i68 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_377 ( input DI1, D1, C1, B1, A1, C0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40238 \tlc0/i1_3_lut_4_lut_adj_21287 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \tlc0/i1_2_lut_adj_21271 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i69 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input DI1, C1, B1, A1, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40240 \tlc0/i128151_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \tlc0/i1_2_lut_adj_21280 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \tlc0/state__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xDCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_379 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40242 \tlc0/i1_3_lut_4_lut_adj_21246 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \tlc0/i1_2_lut_adj_21281 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i72 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_381 ( input DI1, D1, C1, B1, A1, C0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40243 \tlc0/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \tlc0/i1_2_lut_adj_21283 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i73 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input DI1, D1, C1, B1, C0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40244 \tlc0/i1_4_lut_3_lut_adj_21275 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \tlc0/i128409_1_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \tlc0/state__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF3CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_386 ( output F0 );
  wire   GNDI;

  lut40245 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D0, C0, B0, A0, output F0 );

  lut40082 \tlc_data_7__I_0.lscc_fifo_dc_inst.i1_2_lut_adj_21299 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module frame_cdc_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B frame_cdc_i0_i0( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.DDROUT = "NO";
  defparam INST10.LATCHIN = "NONE_REG";
endmodule

module OSCInst0 ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B OSCInst0( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module tlc_sclk_I_0_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE );
  wire   GNDI;

  PLL_B_B \tlc_sclk_I_0/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "87";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module smi_data_pi_6_ ( input smidatapi6 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[6].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module smi_nwe_pi ( output PADDI, input smi_nwe_pi );
  wire   GNDI;

  BB_B_B \smi_nwe_pi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smi_nwe_pi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smi_nwe_pi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module frame_sync_pi ( output PADDI, input frame_sync_pi );
  wire   GNDI;

  BB_B_B \frame_sync_pi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(frame_sync_pi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (frame_sync_pi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_4_ ( input smidatapi4 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module smi_data_pi_5_ ( input smidatapi5 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[5].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module smi_data_pi_7_ ( input smidatapi7 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[7].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module smi_data_pi_2_ ( input smidatapi2 );
  wire   GNDI;

  BB_OD_B \smi_data_pi_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module smi_data_pi_3_ ( input smidatapi3 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module smi_data_pi_0_ ( input smidatapi0 );
  wire   GNDI;

  BB_OD_B \smi_data_pi_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module line_sync ( input PADDO, output line_sync );
  wire   VCCI;

  BB_B_B \line_sync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(line_sync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => line_sync) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_gclk ( input PADDO, output tlc_gclk );
  wire   VCCI;

  BB_B_B \tlc_gclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_gclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_gclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_sclk ( input PADDO, output tlc_sclk );
  wire   VCCI;

  BB_B_B \tlc_sclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_sclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_sclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_lat ( input PADDO, output tlc_lat );
  wire   VCCI;

  BB_B_B \tlc_lat_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_lat));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_lat) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_sin ( input PADDO, output tlc_sin );
  wire   VCCI;

  BB_B_B \tlc_sin_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_sin));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_sin) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_1_ ( input smidatapi1 );
  wire   GNDI;

  BB_OD_B \smi_data_pi_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(), 
    .B(smidatapi1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule
