{
  "cells": [
    {
      "cell_type": "markdown",
      "id": "23c83bdb",
      "metadata": {},
      "source": [
        "# Chapter 4.1"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "7e4aaf1e",
      "metadata": {},
      "source": [
        "## if-else Statements"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "a60f6521",
      "metadata": {},
      "source": [
        "\n",
        "The `if-else` statement is the most fundamental conditional control structure in SystemVerilog."
      ]
    },
    {
      "cell_type": "markdown",
      "id": "064c1f8c",
      "metadata": {},
      "source": [
        "### Basic Syntax\n",
        "\n",
        "```systemverilog\n",
        "if (condition1) begin\n",
        "    // statements\n",
        "end else if (condition2) begin\n",
        "    // statements\n",
        "end else begin\n",
        "    // statements\n",
        "end\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "f892dd9e",
      "metadata": {},
      "source": [
        "### Single Statement (without begin-end)\n",
        "\n",
        "```systemverilog\n",
        "if (condition)\n",
        "    statement;\n",
        "else\n",
        "    statement;\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "32334e8b",
      "metadata": {},
      "source": [
        "## Practical Examples"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "eb7ccf1f",
      "metadata": {},
      "source": [
        "### Example 1: Simple Comparator"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 1,
      "id": "872683a2",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// comparator.sv\n",
              "module comparator(\n",
              "    input logic [7:0] a, b,\n",
              "    output logic gt, eq, lt\n",
              ");\n",
              "    always_comb begin\n",
              "        if (a > b) begin\n",
              "            gt = 1'b1;\n",
              "            eq = 1'b0;\n",
              "            lt = 1'b0;\n",
              "        end else if (a == b) begin\n",
              "            gt = 1'b0;\n",
              "            eq = 1'b1;\n",
              "            lt = 1'b0;\n",
              "        end else begin\n",
              "            gt = 1'b0;\n",
              "            eq = 1'b0;\n",
              "            lt = 1'b1;\n",
              "        end\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// comparator_testbench.sv\n",
              "module comparator_testbench;  // Testbench module\n",
              "    \n",
              "    // Testbench signals\n",
              "    logic [7:0] a, b;\n",
              "    logic gt, eq, lt;\n",
              "    \n",
              "    // Instantiate design under test\n",
              "    comparator DUT (\n",
              "        .a(a),\n",
              "        .b(b),\n",
              "        .gt(gt),\n",
              "        .eq(eq),\n",
              "        .lt(lt)\n",
              "    );\n",
              "\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"comparator_testbench.vcd\");       // Specify the VCD file\n",
              "        $dumpvars(0, comparator_testbench);          // Dump all variables\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Starting Comparator Tests\");\n",
              "        $display(\"====================\");\n",
              "        $display();\n",
              "\n",
              "        // Test case 1: a > b\n",
              "        a = 8'h50; b = 8'h30;\n",
              "        #1;  // Wait for combinational logic to settle\n",
              "        $display(\n",
              "            \"Test 1: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b1 && eq == 1'b0 && lt == 1'b0) \n",
              "            else $error(\"Test 1 failed: Expected gt=1, eq=0, lt=0\");\n",
              "\n",
              "        // Test case 2: a == b\n",
              "        a = 8'h42; b = 8'h42;\n",
              "        #1;\n",
              "        $display(\n",
              "            \"Test 2: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b0 && eq == 1'b1 && lt == 1'b0) \n",
              "            else $error(\"Test 2 failed: Expected gt=0, eq=1, lt=0\");\n",
              "\n",
              "        // Test case 3: a < b\n",
              "        a = 8'h10; b = 8'h60;\n",
              "        #1;\n",
              "        $display(\n",
              "            \"Test 3: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b0 && eq == 1'b0 && lt == 1'b1) \n",
              "            else $error(\"Test 3 failed: Expected gt=0, eq=0, lt=1\");\n",
              "\n",
              "        // Test case 4: Edge case - maximum values\n",
              "        a = 8'hFF; b = 8'hFF;\n",
              "        #1;\n",
              "        $display(\n",
              "            \"Test 4: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b0 && eq == 1'b1 && lt == 1'b0) \n",
              "            else $error(\"Test 4 failed: Expected gt=0, eq=1, lt=0\");\n",
              "\n",
              "        // Test case 5: Edge case - minimum values\n",
              "        a = 8'h00; b = 8'h00;\n",
              "        #1;\n",
              "        $display(\n",
              "            \"Test 5: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b0 && eq == 1'b1 && lt == 1'b0) \n",
              "            else $error(\"Test 5 failed: Expected gt=0, eq=1, lt=0\");\n",
              "\n",
              "        // Test case 6: One maximum, one minimum\n",
              "        a = 8'hFF; b = 8'h00;\n",
              "        #1;\n",
              "        $display(\n",
              "            \"Test 6: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b1 && eq == 1'b0 && lt == 1'b0) \n",
              "            else $error(\"Test 6 failed: Expected gt=1, eq=0, lt=0\");\n",
              "\n",
              "        // Test case 7: One minimum, one maximum\n",
              "        a = 8'h00; b = 8'hFF;\n",
              "        #1;\n",
              "        $display(\n",
              "            \"Test 7: a=%0d, b=%0d -> gt=%b, eq=%b, lt=%b\", \n",
              "            a, b, gt, eq, lt);\n",
              "        assert (gt == 1'b0 && eq == 1'b0 && lt == 1'b1) \n",
              "            else $error(\"Test 7 failed: Expected gt=0, eq=0, lt=1\");\n",
              "\n",
              "        $display();\n",
              "        $display(\"All tests completed!\");\n",
              "        $display(\"====================\");\n",
              "        $display();\n",
              "        \n",
              "        $finish;  // End simulation\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "error during connect: Get \"http://%2F%2F.%2Fpipe%2FdockerDesktopLinuxEngine/v1.5\n",
            "1/networks?filters=%7B%22name%22%3A%7B%22notebooks_default%22%3Atrue%7D%7D\":\n",
            "open //./pipe/dockerDesktopLinuxEngine: The system cannot find the file\n",
            "specified.\n",
            "================================================================================\n",
            "Process finished with return code: 1\n",
            "\n",
            "\ud83d\udc33 Docker Connection Error Detected:\n",
            "- Please start Docker Desktop\n",
            "- Wait for Docker to fully initialize\n",
            "- Try running 'docker ps' to verify Docker is working\n",
            "Chapter_4_examples/example_1__comparator/obj_dir directory not found, skipping cleanup.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "1"
            ]
          },
          "execution_count": 1,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_1__comparator/\"\n",
        "files = [\"comparator.sv\", \"comparator_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "8baa4b08",
      "metadata": {},
      "source": [
        "### Example 2: Priority Encoder"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 3,
      "id": "0d5a2ceb",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// priority_encoder.sv\n",
              "module priority_encoder(\n",
              "    input logic [7:0] data_in,\n",
              "    output logic [2:0] encoded_out,\n",
              "    output logic valid\n",
              ");\n",
              "    always_comb begin\n",
              "        if (data_in[7])\n",
              "            encoded_out = 3'd7;\n",
              "        else if (data_in[6])\n",
              "            encoded_out = 3'd6;\n",
              "        else if (data_in[5])\n",
              "            encoded_out = 3'd5;\n",
              "        else if (data_in[4])\n",
              "            encoded_out = 3'd4;\n",
              "        else if (data_in[3])\n",
              "            encoded_out = 3'd3;\n",
              "        else if (data_in[2])\n",
              "            encoded_out = 3'd2;\n",
              "        else if (data_in[1])\n",
              "            encoded_out = 3'd1;\n",
              "        else if (data_in[0])\n",
              "            encoded_out = 3'd0;\n",
              "        else\n",
              "            encoded_out = 3'd0;\n",
              "            \n",
              "        valid = |data_in; // OR reduction - valid when any bit is set\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// priority_encoder_testbench.sv\n",
              "module priority_encoder_testbench;  // Testbench module\n",
              "    \n",
              "    // Testbench signals\n",
              "    logic [7:0] data_in;\n",
              "    logic [2:0] encoded_out;\n",
              "    logic valid;\n",
              "    \n",
              "    // Test counter\n",
              "    integer test_count = 0;\n",
              "    integer pass_count = 0;\n",
              "    \n",
              "    // Instantiate design under test\n",
              "    priority_encoder DUT (\n",
              "        .data_in(data_in),\n",
              "        .encoded_out(encoded_out),\n",
              "        .valid(valid)\n",
              "    );\n",
              "\n",
              "    // Task to run a test case\n",
              "    task run_test(\n",
              "        input [7:0] test_data,\n",
              "        input [2:0] expected_out,\n",
              "        input expected_valid,\n",
              "        input string test_name\n",
              "    );\n",
              "        test_count++;\n",
              "        data_in = test_data;\n",
              "        #1; // Wait for combinational logic to settle\n",
              "        \n",
              "        $display(\"Test %0d: %s\", test_count, test_name);\n",
              "        $display(\"  Input: 8'b%08b (0x%02h)\", data_in, data_in);\n",
              "        $display(\"  Output: encoded_out=%0d, valid=%b\", encoded_out, valid);\n",
              "        $display(\"  Expected: encoded_out=%0d, valid=%b\", expected_out, expected_valid);\n",
              "        \n",
              "        if (encoded_out == expected_out && valid == expected_valid) begin\n",
              "            $display(\"PASS\");\n",
              "            pass_count++;\n",
              "        end else begin\n",
              "            $display(\"FAIL\");\n",
              "            $error(\"Test %0d failed: Expected encoded_out=%0d, valid=%b, got encoded_out=%0d, valid=%b\", \n",
              "                   test_count, expected_out, expected_valid, encoded_out, valid);\n",
              "        end\n",
              "        $display();\n",
              "    endtask\n",
              "\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"priority_encoder_testbench.vcd\");       // Specify the VCD file\n",
              "        $dumpvars(0, priority_encoder_testbench);          // Dump all variables in the test module\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Hello from testbench!\");\n",
              "        $display(\"Starting Priority Encoder Tests\");\n",
              "        $display(\"==============================\");\n",
              "        $display();\n",
              "        $display(\"Priority Encoder: Encodes the position of the highest priority (MSB) active bit\");\n",
              "        $display(\"- 8-bit input, 3-bit encoded output\");\n",
              "        $display(\"- Bit 7 has highest priority, Bit 0 has lowest priority\");\n",
              "        $display(\"- Valid output indicates if any input bit is active\");\n",
              "        $display();\n",
              "\n",
              "        // Test 1: No input (all zeros)\n",
              "        run_test(8'b00000000, 3'd0, 1'b0, \"All zeros - no valid input\");\n",
              "\n",
              "        // Test 2: Single bit tests (one bit at a time)\n",
              "        run_test(8'b00000001, 3'd0, 1'b1, \"Only bit 0 active\");\n",
              "        run_test(8'b00000010, 3'd1, 1'b1, \"Only bit 1 active\");\n",
              "        run_test(8'b00000100, 3'd2, 1'b1, \"Only bit 2 active\");\n",
              "        run_test(8'b00001000, 3'd3, 1'b1, \"Only bit 3 active\");\n",
              "        run_test(8'b00010000, 3'd4, 1'b1, \"Only bit 4 active\");\n",
              "        run_test(8'b00100000, 3'd5, 1'b1, \"Only bit 5 active\");\n",
              "        run_test(8'b01000000, 3'd6, 1'b1, \"Only bit 6 active\");\n",
              "        run_test(8'b10000000, 3'd7, 1'b1, \"Only bit 7 active (highest priority)\");\n",
              "\n",
              "        // Test 3: Multiple bits - priority should go to highest bit\n",
              "        run_test(8'b10000001, 3'd7, 1'b1, \"Bits 7 and 0 - priority to bit 7\");\n",
              "        run_test(8'b01000010, 3'd6, 1'b1, \"Bits 6 and 1 - priority to bit 6\");\n",
              "        run_test(8'b00100100, 3'd5, 1'b1, \"Bits 5 and 2 - priority to bit 5\");\n",
              "        run_test(8'b00011000, 3'd4, 1'b1, \"Bits 4 and 3 - priority to bit 4\");\n",
              "\n",
              "        // Test 4: Sequential patterns\n",
              "        run_test(8'b11111111, 3'd7, 1'b1, \"All bits set - priority to bit 7\");\n",
              "        run_test(8'b01111111, 3'd6, 1'b1, \"Bits 6-0 set - priority to bit 6\");\n",
              "        run_test(8'b00111111, 3'd5, 1'b1, \"Bits 5-0 set - priority to bit 5\");\n",
              "        run_test(8'b00011111, 3'd4, 1'b1, \"Bits 4-0 set - priority to bit 4\");\n",
              "        run_test(8'b00001111, 3'd3, 1'b1, \"Bits 3-0 set - priority to bit 3\");\n",
              "        run_test(8'b00000111, 3'd2, 1'b1, \"Bits 2-0 set - priority to bit 2\");\n",
              "        run_test(8'b00000011, 3'd1, 1'b1, \"Bits 1-0 set - priority to bit 1\");\n",
              "\n",
              "        // Test 5: Random patterns to verify priority\n",
              "        run_test(8'b10101010, 3'd7, 1'b1, \"Alternating pattern starting with bit 7\");\n",
              "        run_test(8'b01010101, 3'd6, 1'b1, \"Alternating pattern starting with bit 6\");\n",
              "        run_test(8'b00110011, 3'd5, 1'b1, \"Pattern 00110011 - priority to bit 5\");\n",
              "        run_test(8'b00001100, 3'd3, 1'b1, \"Pattern 00001100 - priority to bit 3\");\n",
              "\n",
              "        // Test 6: Edge cases\n",
              "        run_test(8'b11000000, 3'd7, 1'b1, \"Only upper bits (7,6) - priority to bit 7\");\n",
              "        run_test(8'b00000011, 3'd1, 1'b1, \"Only lower bits (1,0) - priority to bit 1\");\n",
              "\n",
              "        // Summary\n",
              "        $display(\"Test Summary:\");\n",
              "        $display(\"============\");\n",
              "        $display(\"Total tests: %0d\", test_count);\n",
              "        $display(\"Passed: %0d\", pass_count);\n",
              "        $display(\"Failed: %0d\", test_count - pass_count);\n",
              "        \n",
              "        if (pass_count == test_count) begin\n",
              "            $display(\"ALL TESTS PASSED!\");\n",
              "        end else begin\n",
              "            $display(\"Some tests failed. Please review.\");\n",
              "        end\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Priority Encoder Testing Complete!\");\n",
              "        $display(\"=================================\");\n",
              "        $display();\n",
              "        \n",
              "        $finish;  // End simulation\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "\n",
            "Hello from testbench!\n",
            "Starting Priority Encoder Tests\n",
            "==============================\n",
            "\n",
            "Priority Encoder: Encodes the position of the highest priority (MSB) active bit\n",
            "- 8-bit input, 3-bit encoded output\n",
            "- Bit 7 has highest priority, Bit 0 has lowest priority\n",
            "- Valid output indicates if any input bit is active\n",
            "\n",
            "Test 1: All zeros - no valid input\n",
            "  Input: 8'b00000000 (0x00)\n",
            "  Output: encoded_out=0, valid=0\n",
            "  Expected: encoded_out=0, valid=0\n",
            "PASS\n",
            "\n",
            "Test 2: Only bit 0 active\n",
            "  Input: 8'b00000001 (0x01)\n",
            "  Output: encoded_out=0, valid=1\n",
            "  Expected: encoded_out=0, valid=1\n",
            "PASS\n",
            "\n",
            "Test 3: Only bit 1 active\n",
            "  Input: 8'b00000010 (0x02)\n",
            "  Output: encoded_out=1, valid=1\n",
            "  Expected: encoded_out=1, valid=1\n",
            "PASS\n",
            "\n",
            "Test 4: Only bit 2 active\n",
            "  Input: 8'b00000100 (0x04)\n",
            "  Output: encoded_out=2, valid=1\n",
            "  Expected: encoded_out=2, valid=1\n",
            "PASS\n",
            "\n",
            "Test 5: Only bit 3 active\n",
            "  Input: 8'b00001000 (0x08)\n",
            "  Output: encoded_out=3, valid=1\n",
            "  Expected: encoded_out=3, valid=1\n",
            "PASS\n",
            "\n",
            "Test 6: Only bit 4 active\n",
            "  Input: 8'b00010000 (0x10)\n",
            "  Output: encoded_out=4, valid=1\n",
            "  Expected: encoded_out=4, valid=1\n",
            "PASS\n",
            "\n",
            "Test 7: Only bit 5 active\n",
            "  Input: 8'b00100000 (0x20)\n",
            "  Output: encoded_out=5, valid=1\n",
            "  Expected: encoded_out=5, valid=1\n",
            "PASS\n",
            "\n",
            "Test 8: Only bit 6 active\n",
            "  Input: 8'b01000000 (0x40)\n",
            "  Output: encoded_out=6, valid=1\n",
            "  Expected: encoded_out=6, valid=1\n",
            "PASS\n",
            "\n",
            "Test 9: Only bit 7 active (highest priority)\n",
            "  Input: 8'b10000000 (0x80)\n",
            "  Output: encoded_out=7, valid=1\n",
            "  Expected: encoded_out=7, valid=1\n",
            "PASS\n",
            "\n",
            "Test 10: Bits 7 and 0 - priority to bit 7\n",
            "  Input: 8'b10000001 (0x81)\n",
            "  Output: encoded_out=7, valid=1\n",
            "  Expected: encoded_out=7, valid=1\n",
            "PASS\n",
            "\n",
            "Test 11: Bits 6 and 1 - priority to bit 6\n",
            "  Input: 8'b01000010 (0x42)\n",
            "  Output: encoded_out=6, valid=1\n",
            "  Expected: encoded_out=6, valid=1\n",
            "PASS\n",
            "\n",
            "Test 12: Bits 5 and 2 - priority to bit 5\n",
            "  Input: 8'b00100100 (0x24)\n",
            "  Output: encoded_out=5, valid=1\n",
            "  Expected: encoded_out=5, valid=1\n",
            "PASS\n",
            "\n",
            "Test 13: Bits 4 and 3 - priority to bit 4\n",
            "  Input: 8'b00011000 (0x18)\n",
            "  Output: encoded_out=4, valid=1\n",
            "  Expected: encoded_out=4, valid=1\n",
            "PASS\n",
            "\n",
            "Test 14: All bits set - priority to bit 7\n",
            "  Input: 8'b11111111 (0xff)\n",
            "  Output: encoded_out=7, valid=1\n",
            "  Expected: encoded_out=7, valid=1\n",
            "PASS\n",
            "\n",
            "Test 15: Bits 6-0 set - priority to bit 6\n",
            "  Input: 8'b01111111 (0x7f)\n",
            "  Output: encoded_out=6, valid=1\n",
            "  Expected: encoded_out=6, valid=1\n",
            "PASS\n",
            "\n",
            "Test 16: Bits 5-0 set - priority to bit 5\n",
            "  Input: 8'b00111111 (0x3f)\n",
            "  Output: encoded_out=5, valid=1\n",
            "  Expected: encoded_out=5, valid=1\n",
            "PASS\n",
            "\n",
            "Test 17: Bits 4-0 set - priority to bit 4\n",
            "  Input: 8'b00011111 (0x1f)\n",
            "  Output: encoded_out=4, valid=1\n",
            "  Expected: encoded_out=4, valid=1\n",
            "PASS\n",
            "\n",
            "Test 18: Bits 3-0 set - priority to bit 3\n",
            "  Input: 8'b00001111 (0x0f)\n",
            "  Output: encoded_out=3, valid=1\n",
            "  Expected: encoded_out=3, valid=1\n",
            "PASS\n",
            "\n",
            "Test 19: Bits 2-0 set - priority to bit 2\n",
            "  Input: 8'b00000111 (0x07)\n",
            "  Output: encoded_out=2, valid=1\n",
            "  Expected: encoded_out=2, valid=1\n",
            "PASS\n",
            "\n",
            "Test 20: Bits 1-0 set - priority to bit 1\n",
            "  Input: 8'b00000011 (0x03)\n",
            "  Output: encoded_out=1, valid=1\n",
            "  Expected: encoded_out=1, valid=1\n",
            "PASS\n",
            "\n",
            "Test 21: Alternating pattern starting with bit 7\n",
            "  Input: 8'b10101010 (0xaa)\n",
            "  Output: encoded_out=7, valid=1\n",
            "  Expected: encoded_out=7, valid=1\n",
            "PASS\n",
            "\n",
            "Test 22: Alternating pattern starting with bit 6\n",
            "  Input: 8'b01010101 (0x55)\n",
            "  Output: encoded_out=6, valid=1\n",
            "  Expected: encoded_out=6, valid=1\n",
            "PASS\n",
            "\n",
            "Test 23: Pattern 00110011 - priority to bit 5\n",
            "  Input: 8'b00110011 (0x33)\n",
            "  Output: encoded_out=5, valid=1\n",
            "  Expected: encoded_out=5, valid=1\n",
            "PASS\n",
            "\n",
            "Test 24: Pattern 00001100 - priority to bit 3\n",
            "  Input: 8'b00001100 (0x0c)\n",
            "  Output: encoded_out=3, valid=1\n",
            "  Expected: encoded_out=3, valid=1\n",
            "PASS\n",
            "\n",
            "Test 25: Only upper bits (7,6) - priority to bit 7\n",
            "  Input: 8'b11000000 (0xc0)\n",
            "  Output: encoded_out=7, valid=1\n",
            "  Expected: encoded_out=7, valid=1\n",
            "PASS\n",
            "\n",
            "Test 26: Only lower bits (1,0) - priority to bit 1\n",
            "  Input: 8'b00000011 (0x03)\n",
            "  Output: encoded_out=1, valid=1\n",
            "  Expected: encoded_out=1, valid=1\n",
            "PASS\n",
            "\n",
            "Test Summary:\n",
            "============\n",
            "Total tests: 26\n",
            "Passed: 26\n",
            "Failed: 0\n",
            "ALL TESTS PASSED!\n",
            "\n",
            "Priority Encoder Testing Complete!\n",
            "=================================\n",
            "\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_2__priority_encoder/obj_dir directory...\n",
            "Chapter_4_examples/example_2__priority_encoder/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 3,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_2__priority_encoder/\"\n",
        "files = [\"priority_encoder.sv\", \"priority_encoder_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "ea0fcc3c",
      "metadata": {},
      "source": [
        "### Best Practices for if-else"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "511f980c",
      "metadata": {},
      "source": [
        "- Always use `begin-end` blocks for multiple statements\n",
        "- Use `always_comb` for combinational logic\n",
        "- Use `always_ff` for sequential logic\n",
        "- Avoid complex nested conditions when possible"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "systemverilog_learning",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.13.3"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 5
}