============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:17:55 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g342/S                                                +0     875   
  g342/Y               MUX2X1            1  1.5   41   +87     961 F 
  g341/A                                                +0     961   
  g341/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[1]/D         DFFSR                            +0     973   
  out_reg[1]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   2:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g338/S                                                +0     875   
  g338/Y               MUX2X1            1  1.5   41   +87     961 F 
  g337/A                                                +0     961   
  g337/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[2]/D         DFFSR                            +0     973   
  out_reg[2]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   3:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g334/S                                                +0     875   
  g334/Y               MUX2X1            1  1.5   41   +87     961 F 
  g333/A                                                +0     961   
  g333/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[3]/D         DFFSR                            +0     973   
  out_reg[3]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   4:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g330/S                                                +0     875   
  g330/Y               MUX2X1            1  1.5   41   +87     961 F 
  g329/A                                                +0     961   
  g329/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[4]/D         DFFSR                            +0     973   
  out_reg[4]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g326/S                                                +0     875   
  g326/Y               MUX2X1            1  1.5   41   +87     961 F 
  g325/A                                                +0     961   
  g325/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[5]/D         DFFSR                            +0     973   
  out_reg[5]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g322/S                                                +0     875   
  g322/Y               MUX2X1            1  1.5   41   +87     961 F 
  g321/A                                                +0     961   
  g321/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[6]/D         DFFSR                            +0     973   
  out_reg[6]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g318/S                                                +0     875   
  g318/Y               MUX2X1            1  1.5   41   +87     961 F 
  g317/A                                                +0     961   
  g317/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[7]/D         DFFSR                            +0     973   
  out_reg[7]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g314/S                                                +0     875   
  g314/Y               MUX2X1            1  1.5   41   +87     961 F 
  g313/A                                                +0     961   
  g313/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[8]/D         DFFSR                            +0     973   
  out_reg[8]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D

path   9:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g310/S                                                +0     875   
  g310/Y               MUX2X1            1  1.5   41   +87     961 F 
  g309/A                                                +0     961   
  g309/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[9]/D         DFFSR                            +0     973   
  out_reg[9]/CLK       setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[9]/D

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
prg_a
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs235/A                                     +0     109   
      drc_bufs235/Y    BUFX2             4 10.5   26   +46     154 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     154   
        g28/Y          INVX1             1  3.4   14   +22     177 F 
        g27/B                                           +0     177   
        g27/YS         HAX1              1  2.7   18   +50     227 R 
      comp1/equal 
      g190/B                                            +0     227   
      g190/Y           AOI21X1           1  1.5   15   +25     252 F 
      drc_bufs196/A                                     +0     252   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     285 F 
      g189/A                                            +0     285   
      g189/Y           INVX1             1  2.7    0    -0     284 R 
      g188/B                                            +0     284   
      g188/Y           AOI21X1           1  1.5   16   +21     305 F 
      drc_bufs195/A                                     +0     305   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     339 F 
      g187/B                                            +0     339   
      g187/Y           OAI21X1           1  2.7   44   +40     379 R 
      g186/B                                            +0     379   
      g186/Y           AOI21X1           1  1.5   15   +31     410 F 
      drc_bufs194/A                                     +0     410   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     444 F 
      g185/B                                            +0     444   
      g185/Y           OAI21X1           1  2.7   44   +40     484 R 
      g184/B                                            +0     484   
      g184/Y           AOI21X1           1  1.5   15   +31     515 F 
      drc_bufs/A                                        +0     515   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     549 F 
      g183/B                                            +0     549   
      g183/Y           OAI21X1           1  2.4   43   +39     588 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g2/B                                                  +0     588   
  g2/Y                 OR2X1             1  2.3   20   +51     639 R 
prg_a/sn_out 
mul/a 
  g8/B                                                  +0     639   
  g8/Y                 AND2X1           16 65.1  332  +236     875 R 
mul/y 
stoch2bin_out/en 
  g306/S                                                +0     875   
  g306/Y               MUX2X1            1  1.5   41   +87     961 F 
  g305/A                                                +0     961   
  g305/Y               INVX1             1  2.0    0   +11     973 R 
  out_reg[10]/D        DFFSR                            +0     973   
  out_reg[10]/CLK      setup                       0   +70    1043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3907ps 
Start-point  : prg_a/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[10]/D
