Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  5 19:42:49 2022
| Host         : PC113 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.070        0.000                      0                 3480        0.061        0.000                      0                 3480       19.020        0.000                       0                  1703  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 20.000}       40.000          25.000          
clk_fpga_1  {0.000 200.000}      400.000         2.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         29.436        0.000                      0                 3317        0.061        0.000                      0                 3317       19.020        0.000                       0                  1629  
clk_fpga_1        382.429        0.000                      0                   90        0.189        0.000                      0                   90      199.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1         17.046        0.000                      0                   16        0.199        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1              16.070        0.000                      0                   73        0.302        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       29.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 1.200ns (12.174%)  route 8.657ns (87.826%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 42.690 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.680     2.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          3.104     6.548    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.672 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=27, routed)          2.059     8.731    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1_0
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.855 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           1.011     9.866    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.990 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.761    10.750    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_1
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124    10.874 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.357    12.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124    12.356 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.366    12.721    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.845 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.845    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.498    42.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.116    42.806    
                         clock uncertainty           -0.601    42.205    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.077    42.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         42.282    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                 29.436    

Slack (MET) :             29.443ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.854ns  (logic 1.200ns (12.177%)  route 8.654ns (87.823%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 42.690 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.680     2.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          3.104     6.548    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.672 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=27, routed)          2.059     8.731    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1_0
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.855 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           1.011     9.866    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.990 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.761    10.750    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_1
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124    10.874 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.357    12.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124    12.356 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.363    12.718    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.124    12.842 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.842    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.498    42.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.116    42.806    
                         clock uncertainty           -0.601    42.205    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.081    42.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         42.286    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                 29.443    

Slack (MET) :             29.880ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 1.076ns (11.486%)  route 8.292ns (88.514%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 42.690 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.680     2.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=99, routed)          3.104     6.548    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X16Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.672 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=27, routed)          2.059     8.731    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_1_0
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.855 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           1.011     9.866    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.990 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.761    10.750    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_1
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.124    10.874 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.357    12.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124    12.356 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.000    12.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.498    42.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.116    42.806    
                         clock uncertainty           -0.601    42.205    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.031    42.236    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         42.236    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                 29.880    

Slack (MET) :             30.185ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 1.138ns (12.329%)  route 8.092ns (87.671%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 42.741 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.652     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.313    10.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.613    10.970    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awready[8]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.094 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.998    12.092    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.124    12.216 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    12.216    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.548    42.741    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.031    42.401    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 30.185    

Slack (MET) :             30.202ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 1.138ns (12.344%)  route 8.081ns (87.656%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 42.696 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.652     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.313    10.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.918    11.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awready[8]
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.399 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.682    12.081    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X12Y38         LUT3 (Prop_lut3_I1_O)        0.124    12.205 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000    12.205    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.504    42.696    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.230    42.927    
                         clock uncertainty           -0.601    42.326    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.081    42.407    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         42.407    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 30.202    

Slack (MET) :             30.250ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 1.138ns (12.476%)  route 7.983ns (87.524%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 42.696 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.652     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.313    10.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.918    11.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awready[8]
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.399 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.584    11.983    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.107 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    12.107    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.504    42.696    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X11Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.230    42.927    
                         clock uncertainty           -0.601    42.326    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.031    42.357    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         42.357    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 30.250    

Slack (MET) :             30.261ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 1.138ns (12.496%)  route 7.969ns (87.504%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 42.695 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.428     9.572    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X15Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.696 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_4/O
                         net (fo=1, routed)           0.583    10.279    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_4_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.124    10.403 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_3/O
                         net (fo=1, routed)           0.705    11.109    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_1/O
                         net (fo=2, routed)           0.736    11.969    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_1_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.124    12.093 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=1, routed)           0.000    12.093    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X7Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.503    42.695    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.230    42.926    
                         clock uncertainty           -0.601    42.325    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)        0.029    42.354    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         42.354    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                 30.261    

Slack (MET) :             30.396ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.014ns (11.378%)  route 7.898ns (88.622%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 42.695 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.428     9.572    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X15Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.696 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_4/O
                         net (fo=1, routed)           0.583    10.279    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_4_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.124    10.403 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_3/O
                         net (fo=1, routed)           0.705    11.109    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_1/O
                         net (fo=2, routed)           0.665    11.898    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.503    42.695    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/C
                         clock pessimism              0.230    42.926    
                         clock uncertainty           -0.601    42.325    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.031    42.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         42.294    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                 30.396    

Slack (MET) :             30.454ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 1.138ns (12.702%)  route 7.821ns (87.298%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 42.741 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.652     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.313    10.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.613    10.970    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awready[8]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.094 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.727    11.821    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.124    11.945 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    11.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.548    42.741    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.029    42.399    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                 30.454    

Slack (MET) :             30.529ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.138ns (12.870%)  route 7.704ns (87.130%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 42.696 - 40.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.678     2.986    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=98, routed)          3.516     7.020    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=30, routed)          2.652     9.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_5/O
                         net (fo=1, routed)           0.313    10.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.918    11.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awready[8]
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.399 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.305    11.704    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.124    11.828 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    11.828    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.504    42.696    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X11Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.230    42.927    
                         clock uncertainty           -0.601    42.326    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.031    42.357    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         42.357    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                 30.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.748%)  route 0.190ns (56.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/Q
                         net (fo=1, routed)           0.190     1.261    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.725%)  route 0.229ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/Q
                         net (fo=1, routed)           0.229     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[9])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.538%)  route 0.192ns (56.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/Q
                         net (fo=1, routed)           0.192     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[11])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.120     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.070    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.194     1.267    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.308%)  route 0.215ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.215     1.268    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.290%)  route 0.233ns (58.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.233     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.144     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X6Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X6Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         40.000      39.000     SLICE_X23Y39   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X24Y40   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X22Y39   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X23Y39   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X26Y40   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X26Y40   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X8Y32    design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X7Y34    design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X10Y34   design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      382.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      199.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             382.429ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.180ns (10.229%)  route 10.356ns (89.771%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          0.813     6.750    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/next_state1__0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.326     7.076 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/ignite[3]_INST_0_i_1/O
                         net (fo=4, routed)           7.313    14.390    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.514 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000    14.514    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[2]_i_1__2_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.230   402.912    
                         clock uncertainty           -6.000   396.912    
    SLICE_X21Y31         FDCE (Setup_fdce_C_D)        0.031   396.943    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        396.943    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                382.429    

Slack (MET) :             382.708ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.155ns  (logic 1.180ns (10.578%)  route 9.975ns (89.422%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          1.288     7.226    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/next_state1__0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.326     7.552 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           6.457    14.009    design_1_i/hust_efi_0/inst/genblk1[2].ic/ignite[2]
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.133 r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.133    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.130   402.811    
                         clock uncertainty           -6.000   396.811    
    SLICE_X22Y34         FDCE (Setup_fdce_C_D)        0.029   396.840    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.840    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                382.708    

Slack (MET) :             382.724ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 1.180ns (10.589%)  route 9.964ns (89.411%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 402.686 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          1.078     7.016    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/next_state1__0
    SLICE_X27Y34         LUT5 (Prop_lut5_I1_O)        0.326     7.342 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           6.656    13.998    design_1_i/hust_efi_0/inst/genblk1[0].ic/ignite_0_sn_1
    SLICE_X27Y35         LUT5 (Prop_lut5_I1_O)        0.124    14.122 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[0]_i_1__6/O
                         net (fo=1, routed)           0.000    14.122    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[0]_i_1__6_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.494   402.686    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.130   402.816    
                         clock uncertainty           -6.000   396.816    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.029   396.845    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.845    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                382.724    

Slack (MET) :             382.742ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 1.208ns (10.813%)  route 9.964ns (89.187%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 402.686 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          1.078     7.016    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/next_state1__0
    SLICE_X27Y34         LUT5 (Prop_lut5_I1_O)        0.326     7.342 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           6.656    13.998    design_1_i/hust_efi_0/inst/genblk1[0].ic/ignite_0_sn_1
    SLICE_X27Y35         LUT5 (Prop_lut5_I3_O)        0.152    14.150 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5/O
                         net (fo=1, routed)           0.000    14.150    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.494   402.686    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.130   402.816    
                         clock uncertainty           -6.000   396.816    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.075   396.891    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        396.891    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                382.742    

Slack (MET) :             382.760ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.149ns  (logic 1.174ns (10.530%)  route 9.975ns (89.470%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          1.288     7.226    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/next_state1__0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.326     7.552 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           6.457    14.009    design_1_i/hust_efi_0/inst/genblk1[2].ic/ignite[2]
    SLICE_X22Y34         LUT5 (Prop_lut5_I3_O)        0.118    14.127 r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.127    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.130   402.811    
                         clock uncertainty           -6.000   396.811    
    SLICE_X22Y34         FDCE (Setup_fdce_C_D)        0.075   396.886    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        396.886    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                382.760    

Slack (MET) :             382.855ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.010ns  (logic 1.180ns (10.718%)  route 9.830ns (89.282%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          1.288     7.226    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/next_state1__0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.326     7.552 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           6.312    13.864    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[1]_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.988 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.988    design_1_i/hust_efi_0/inst/genblk1[2].ic/D[0]
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.130   402.811    
                         clock uncertainty           -6.000   396.811    
    SLICE_X22Y34         FDCE (Setup_fdce_C_D)        0.031   396.842    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        396.842    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                382.855    

Slack (MET) :             382.861ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 1.180ns (10.719%)  route 9.828ns (89.281%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 402.686 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          1.078     7.016    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/next_state1__0
    SLICE_X27Y34         LUT5 (Prop_lut5_I1_O)        0.326     7.342 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           6.521    13.862    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[0]_1
    SLICE_X27Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.986 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.986    design_1_i/hust_efi_0/inst/genblk1[0].ic/D[0]
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.494   402.686    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.130   402.816    
                         clock uncertainty           -6.000   396.816    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.031   396.847    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        396.847    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                382.861    

Slack (MET) :             383.093ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.774ns  (logic 0.952ns (8.836%)  route 9.822ns (91.164%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 402.685 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.705     6.279    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/crank_tick
    SLICE_X26Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.403 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state[0]_i_5__0/O
                         net (fo=1, routed)           0.795     7.198    design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]_1
    SLICE_X28Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.322 r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state[0]_i_4__0/O
                         net (fo=1, routed)           6.306    13.628    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[0]_4
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.752 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.752    design_1_i/hust_efi_0/inst/genblk1[0].fic/D[0]
    SLICE_X27Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.493   402.686    design_1_i/hust_efi_0/inst/genblk1[0].fic/clk
    SLICE_X27Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.130   402.815    
                         clock uncertainty           -6.000   396.815    
    SLICE_X27Y34         FDCE (Setup_fdce_C_D)        0.029   396.844    design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.844    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                383.093    

Slack (MET) :             383.175ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.854ns  (logic 0.828ns (7.628%)  route 10.026ns (92.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 402.680 - 400.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.660     2.968    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDCE (Prop_fdce_C_Q)         0.456     3.424 r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.960     4.384    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]_0[0]
    SLICE_X21Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.508 r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state[0]_i_7/O
                         net (fo=1, routed)           4.684     9.192    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state[0]_i_7_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.316 r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           4.382    13.698    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]_1
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.822 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.822    design_1_i/hust_efi_0/inst/genblk1[1].fic/D[0]
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.487   402.680    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.289   402.968    
                         clock uncertainty           -6.000   396.968    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.029   396.997    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.997    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                383.175    

Slack (MET) :             383.271ns  (required time - arrival time)
  Source:                 design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 1.180ns (11.037%)  route 9.511ns (88.963%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      6.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.670     2.978    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     4.450    design_1_i/hust_efi_0/inst/crank_position_control_inst/Q[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.574 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/cal_injection_i_4/O
                         net (fo=18, routed)          1.214     5.788    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_tick
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.150     5.938 r  design_1_i/hust_efi_0/inst/crank_position_control_inst/inject[1]_INST_0_i_3/O
                         net (fo=33, routed)          0.813     6.750    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/next_state1__0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.326     7.076 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/ignite[3]_INST_0_i_1/O
                         net (fo=4, routed)           6.469    13.545    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]_0
    SLICE_X21Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.669 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[0]_i_1__10/O
                         net (fo=1, routed)           0.000    13.669    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[0]_i_1__10_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.230   402.912    
                         clock uncertainty           -6.000   396.912    
    SLICE_X21Y31         FDCE (Setup_fdce_C_D)        0.029   396.941    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.941    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                383.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.279%)  route 0.157ns (45.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.559     0.900    design_1_i/hust_efi_0/inst/genblk1[0].fic/clk
    SLICE_X27Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.157     1.197    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.242 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/hust_efi_0/inst/genblk1[0].fic/D[1]
    SLICE_X28Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.825     1.195    design_1_i/hust_efi_0/inst/genblk1[0].fic/clk
    SLICE_X28Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X28Y34         FDCE (Hold_fdce_C_D)         0.121     1.054    design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.553     0.894    design_1_i/hust_efi_0/inst/genblk1[1].ic/clk
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/Q
                         net (fo=4, routed)           0.082     1.103    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[2]_4[1]
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.099     1.202 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.202    design_1_i/hust_efi_0/inst/genblk1[1].ic/D[0]
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.819     1.189    design_1_i/hust_efi_0/inst/genblk1[1].ic/clk
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.295     0.894    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.092     0.986    design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.553     0.894    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/Q
                         net (fo=4, routed)           0.082     1.103    design_1_i/hust_efi_0/inst/genblk1[3].ic/current_state[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I3_O)        0.099     1.202 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.202    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[2]_i_1__2_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.821     1.191    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.297     0.894    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.092     0.986    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.389%)  route 0.169ns (47.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.556     0.897    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/clk
    SLICE_X22Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.169     1.207    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/current_state[2]
    SLICE_X24Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.252 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[0]_i_1__9/O
                         net (fo=1, routed)           0.000     1.252    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[0]_i_1__9_n_0
    SLICE_X24Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.823     1.193    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/clk
    SLICE_X24Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.121     1.033    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.556     0.897    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.128     1.025 r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/Q
                         net (fo=4, routed)           0.091     1.115    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[2]_2[1]
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.099     1.214 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/hust_efi_0/inst/genblk1[2].ic/D[0]
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X22Y34         FDCE (Hold_fdce_C_D)         0.092     0.989    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.556     0.897    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.164     1.061 r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.146     1.207    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[1]_1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.252 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.252    design_1_i/hust_efi_0/inst/genblk1[2].fic/D[1]
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.121     1.018    design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.555     0.896    design_1_i/hust_efi_0/inst/genblk1[3].fic/clk
    SLICE_X20Y33         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.149     1.208    design_1_i/hust_efi_0/inst/genblk1[3].fic/Q[0]
    SLICE_X20Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.253 r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.253    design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state[1]_i_1__2_n_0
    SLICE_X20Y33         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.823     1.193    design_1_i/hust_efi_0/inst/genblk1[3].fic/clk
    SLICE_X20Y33         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.297     0.896    
    SLICE_X20Y33         FDCE (Hold_fdce_C_D)         0.121     1.017    design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.170%)  route 0.145ns (43.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.554     0.895    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.145     1.181    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X22Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.226 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.226    design_1_i/hust_efi_0/inst/genblk1[1].fic/D[1]
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.820     1.190    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.295     0.895    
    SLICE_X22Y32         FDCE (Hold_fdce_C_D)         0.092     0.987    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.553     0.894    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.167     1.202    design_1_i/hust_efi_0/inst/genblk1[3].ic/current_state[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I2_O)        0.042     1.244 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[1]_i_1__9/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[1]_i_1__9_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.821     1.191    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.297     0.894    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.107     1.001    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.559     0.900    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.168     1.209    design_1_i/hust_efi_0/inst/genblk1[0].ic/Q[0]
    SLICE_X27Y35         LUT5 (Prop_lut5_I2_O)        0.042     1.251 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.826     1.196    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.107     1.007    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         400.000     397.845    BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X28Y34   design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X24Y35   design_1_i/hust_efi_0/inst/genblk1[0].fic/cal_injection_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X27Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X27Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X27Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X24Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/cal_ignition_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X22Y32   design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X22Y32   design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         400.000     399.000    SLICE_X23Y32   design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X27Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X27Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X27Y35   design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X28Y34   design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X22Y32   design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X22Y32   design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X23Y32   design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X21Y31   design_1_i/hust_efi_0/inst/genblk1[1].fic/cal_injection_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X23Y31   design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X23Y31   design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X23Y31   design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X23Y31   design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X23Y31   design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X21Y34   design_1_i/hust_efi_0/inst/genblk1[1].ic/cal_ignition_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X27Y34   design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X27Y34   design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X22Y31   design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X14Y40   design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X14Y40   design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         200.000     199.500    SLICE_X14Y40   design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       17.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.046ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        16.663ns  (logic 0.842ns (5.053%)  route 15.821ns (94.947%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419   363.392 r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           8.508   371.900    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/btdc_ready[0]
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.299   372.199 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/ignite[3]_INST_0_i_1/O
                         net (fo=4, routed)           7.313   379.513    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124   379.637 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000   379.637    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[2]_i_1__2_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000   402.682    
                         clock uncertainty           -6.030   396.651    
    SLICE_X21Y31         FDCE (Setup_fdce_C_D)        0.031   396.682    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        396.682    
                         arrival time                        -379.636    
  -------------------------------------------------------------------
                         slack                                 17.046    

Slack (MET) :             17.888ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        15.819ns  (logic 0.842ns (5.323%)  route 14.977ns (94.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419   363.392 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           8.508   371.900    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/btdc_ready[0]
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.299   372.199 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/ignite[3]_INST_0_i_1/O
                         net (fo=4, routed)           6.469   378.668    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]_0
    SLICE_X21Y31         LUT5 (Prop_lut5_I1_O)        0.124   378.792 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[0]_i_1__10/O
                         net (fo=1, routed)           0.000   378.792    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[0]_i_1__10_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.682    
                         clock uncertainty           -6.030   396.651    
    SLICE_X21Y31         FDCE (Setup_fdce_C_D)        0.029   396.680    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.680    
                         arrival time                        -378.792    
  -------------------------------------------------------------------
                         slack                                 17.888    

Slack (MET) :             17.908ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        15.845ns  (logic 0.868ns (5.478%)  route 14.977ns (94.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419   363.392 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           8.508   371.900    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/btdc_ready[0]
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.299   372.199 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/ignite[3]_INST_0_i_1/O
                         net (fo=4, routed)           6.469   378.668    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[2]_0
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.150   378.818 r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[1]_i_1__9/O
                         net (fo=1, routed)           0.000   378.818    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state[1]_i_1__9_n_0
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[3].ic/clk
    SLICE_X21Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000   402.682    
                         clock uncertainty           -6.030   396.651    
    SLICE_X21Y31         FDCE (Setup_fdce_C_D)        0.075   396.727    design_1_i/hust_efi_0/inst/genblk1[3].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        396.726    
                         arrival time                        -378.818    
  -------------------------------------------------------------------
                         slack                                 17.908    

Slack (MET) :             18.339ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        15.367ns  (logic 1.027ns (6.683%)  route 14.340ns (93.317%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 402.680 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.478   363.451 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           5.274   368.725    design_1_i/hust_efi_0/inst/genblk1[1].fic/done[0]
    SLICE_X21Y32         LUT4 (Prop_lut4_I1_O)        0.301   369.026 r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state[0]_i_7/O
                         net (fo=1, routed)           4.684   373.710    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state[0]_i_7_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.124   373.834 r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           4.382   378.216    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]_1
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124   378.340 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000   378.340    design_1_i/hust_efi_0/inst/genblk1[1].fic/D[0]
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.487   402.680    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.680    
                         clock uncertainty           -6.030   396.649    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.029   396.678    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.678    
                         arrival time                        -378.340    
  -------------------------------------------------------------------
                         slack                                 18.339    

Slack (MET) :             18.593ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        15.119ns  (logic 0.766ns (5.067%)  route 14.353ns (94.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 402.685 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.518   363.491 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           8.047   371.538    design_1_i/hust_efi_0/inst/genblk1[0].fic/done[0]
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124   371.662 r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state[0]_i_4__0/O
                         net (fo=1, routed)           6.306   377.968    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[0]_4
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124   378.092 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000   378.092    design_1_i/hust_efi_0/inst/genblk1[0].fic/D[0]
    SLICE_X27Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.493   402.686    design_1_i/hust_efi_0/inst/genblk1[0].fic/clk
    SLICE_X27Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.686    
                         clock uncertainty           -6.030   396.655    
    SLICE_X27Y34         FDCE (Setup_fdce_C_D)        0.029   396.684    design_1_i/hust_efi_0/inst/genblk1[0].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.684    
                         arrival time                        -378.092    
  -------------------------------------------------------------------
                         slack                                 18.593    

Slack (MET) :             18.646ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        15.111ns  (logic 0.766ns (5.069%)  route 14.345ns (94.931%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.518   363.491 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           7.981   371.472    design_1_i/hust_efi_0/inst/genblk1[2].fic/done[0]
    SLICE_X24Y34         LUT5 (Prop_lut5_I3_O)        0.124   371.596 r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state[0]_i_2__0/O
                         net (fo=1, routed)           6.364   377.960    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I5_O)        0.124   378.084 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[0]_i_1__5/O
                         net (fo=1, routed)           0.000   378.084    design_1_i/hust_efi_0/inst/genblk1[2].fic/D[0]
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.682    
                         clock uncertainty           -6.030   396.651    
    SLICE_X24Y34         FDCE (Setup_fdce_C_D)        0.079   396.730    design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.730    
                         arrival time                        -378.084    
  -------------------------------------------------------------------
                         slack                                 18.646    

Slack (MET) :             18.753ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        14.959ns  (logic 0.704ns (4.706%)  route 14.255ns (95.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 402.686 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456   363.429 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           7.599   371.028    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/btdc_ready[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.124   371.152 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           6.656   377.808    design_1_i/hust_efi_0/inst/genblk1[0].ic/ignite_0_sn_1
    SLICE_X27Y35         LUT5 (Prop_lut5_I1_O)        0.124   377.932 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[0]_i_1__6/O
                         net (fo=1, routed)           0.000   377.932    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[0]_i_1__6_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.494   402.686    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.686    
                         clock uncertainty           -6.030   396.656    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.029   396.685    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.685    
                         arrival time                        -377.932    
  -------------------------------------------------------------------
                         slack                                 18.753    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        14.987ns  (logic 0.732ns (4.884%)  route 14.255ns (95.116%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 402.686 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456   363.429 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           7.599   371.028    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/btdc_ready[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.124   371.152 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           6.656   377.808    design_1_i/hust_efi_0/inst/genblk1[0].ic/ignite_0_sn_1
    SLICE_X27Y35         LUT5 (Prop_lut5_I3_O)        0.152   377.960 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5/O
                         net (fo=1, routed)           0.000   377.960    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.494   402.686    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000   402.686    
                         clock uncertainty           -6.030   396.656    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.075   396.731    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        396.731    
                         arrival time                        -377.960    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.826ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        14.882ns  (logic 0.704ns (4.731%)  route 14.178ns (95.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456   363.429 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           7.721   371.150    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/btdc_ready[0]
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.124   371.274 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           6.457   377.731    design_1_i/hust_efi_0/inst/genblk1[2].ic/ignite[2]
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.124   377.855 r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000   377.855    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.682    
                         clock uncertainty           -6.030   396.651    
    SLICE_X22Y34         FDCE (Setup_fdce_C_D)        0.029   396.680    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.680    
                         arrival time                        -377.855    
  -------------------------------------------------------------------
                         slack                                 18.826    

Slack (MET) :             18.878ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        14.876ns  (logic 0.698ns (4.692%)  route 14.178ns (95.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 402.681 - 400.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 362.973 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.665   362.973    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456   363.429 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           7.721   371.150    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/btdc_ready[0]
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.124   371.274 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           6.457   377.731    design_1_i/hust_efi_0/inst/genblk1[2].ic/ignite[2]
    SLICE_X22Y34         LUT5 (Prop_lut5_I3_O)        0.118   377.849 r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000   377.849    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.489   402.682    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000   402.682    
                         clock uncertainty           -6.030   396.651    
    SLICE_X22Y34         FDCE (Setup_fdce_C_D)        0.075   396.727    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        396.726    
                         arrival time                        -377.849    
  -------------------------------------------------------------------
                         slack                                 18.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.291ns (4.379%)  route 6.354ns (95.621%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.557     0.898    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.247     4.292    design_1_i/hust_efi_0/inst/genblk1[3].fic/done[0]
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.098     4.390 r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state[0]_i_2__2/O
                         net (fo=1, routed)           3.107     7.498    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/FSM_sequential_current_state_reg[0]_3
    SLICE_X20Y33         LUT6 (Prop_lut6_I5_O)        0.045     7.543 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc10/FSM_sequential_current_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/hust_efi_0/inst/genblk1[3].fic/D[0]
    SLICE_X20Y33         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.823     1.193    design_1_i/hust_efi_0/inst/genblk1[3].fic/clk
    SLICE_X20Y33         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            6.030     7.223    
    SLICE_X20Y33         FDCE (Hold_fdce_C_D)         0.121     7.344    design_1_i/hust_efi_0/inst/genblk1[3].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.344    
                         arrival time                           7.543    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.271ns (4.014%)  route 6.481ns (95.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.370     4.395    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/btdc_ready[0]
    SLICE_X22Y31         LUT5 (Prop_lut5_I4_O)        0.098     4.493 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/ignite[1]_INST_0_i_1/O
                         net (fo=4, routed)           3.111     7.604    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[2]_3
    SLICE_X23Y31         LUT6 (Prop_lut6_I5_O)        0.045     7.649 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state[2]_i_1__3/O
                         net (fo=1, routed)           0.000     7.649    design_1_i/hust_efi_0/inst/genblk1[1].ic/D[0]
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.819     1.189    design_1_i/hust_efi_0/inst/genblk1[1].ic/clk
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            6.030     7.219    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.092     7.311    design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.311    
                         arrival time                           7.649    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.254ns (3.725%)  route 6.565ns (96.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.557     0.898    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.396     4.458    design_1_i/hust_efi_0/inst/genblk1[2].fic/done[0]
    SLICE_X24Y34         LUT5 (Prop_lut5_I3_O)        0.045     4.503 r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state[0]_i_2__0/O
                         net (fo=1, routed)           3.169     7.672    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[0]_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I5_O)        0.045     7.717 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[0]_i_1__5/O
                         net (fo=1, routed)           0.000     7.717    design_1_i/hust_efi_0/inst/genblk1[2].fic/D[0]
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.121     7.343    design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.343    
                         arrival time                           7.717    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.231ns (3.395%)  route 6.574ns (96.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.468     4.506    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/btdc_ready[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.045     4.551 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           3.106     7.657    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state_reg[0]_1
    SLICE_X27Y35         LUT6 (Prop_lut6_I5_O)        0.045     7.702 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/FSM_sequential_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.702    design_1_i/hust_efi_0/inst/genblk1[0].ic/D[0]
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.826     1.196    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            6.030     7.226    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.092     7.318    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.318    
                         arrival time                           7.702    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.272ns (3.982%)  route 6.558ns (96.018%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.370     4.395    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/btdc_ready[0]
    SLICE_X22Y31         LUT5 (Prop_lut5_I4_O)        0.098     4.493 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/ignite[1]_INST_0_i_1/O
                         net (fo=4, routed)           3.188     7.681    design_1_i/hust_efi_0/inst/genblk1[1].ic/ignite[1]
    SLICE_X23Y31         LUT5 (Prop_lut5_I3_O)        0.046     7.727 r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     7.727    design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state[1]_i_1__3_n_0
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.819     1.189    design_1_i/hust_efi_0/inst/genblk1[1].ic/clk
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            6.030     7.219    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.107     7.326    design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.326    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 0.271ns (3.968%)  route 6.558ns (96.032%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.370     4.395    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/btdc_ready[0]
    SLICE_X22Y31         LUT5 (Prop_lut5_I4_O)        0.098     4.493 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/ignite[1]_INST_0_i_1/O
                         net (fo=4, routed)           3.188     7.681    design_1_i/hust_efi_0/inst/genblk1[1].ic/ignite[1]
    SLICE_X23Y31         LUT5 (Prop_lut5_I1_O)        0.045     7.726 r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state[0]_i_1__4/O
                         net (fo=1, routed)           0.000     7.726    design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state[0]_i_1__4_n_0
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.819     1.189    design_1_i/hust_efi_0/inst/genblk1[1].ic/clk
    SLICE_X23Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            6.030     7.219    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.091     7.310    design_1_i/hust_efi_0/inst/genblk1[1].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.310    
                         arrival time                           7.726    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.231ns (3.380%)  route 6.603ns (96.620%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.473     4.510    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/btdc_ready[0]
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.045     4.555 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           3.130     7.685    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state_reg[1]_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.045     7.730 r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.730    design_1_i/hust_efi_0/inst/genblk1[2].ic/D[0]
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X22Y34         FDCE (Hold_fdce_C_D)         0.092     7.314    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.314    
                         arrival time                           7.730    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 0.230ns (3.356%)  route 6.624ns (96.644%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.468     4.506    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/btdc_ready[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.045     4.551 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           3.156     7.707    design_1_i/hust_efi_0/inst/genblk1[0].ic/ignite_0_sn_1
    SLICE_X27Y35         LUT5 (Prop_lut5_I3_O)        0.044     7.751 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[1]_i_1__5_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.826     1.196    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            6.030     7.226    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.107     7.333    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.333    
                         arrival time                           7.751    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 0.234ns (3.411%)  route 6.626ns (96.589%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.473     4.510    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/btdc_ready[0]
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.045     4.555 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc01/ignite[2]_INST_0_i_1/O
                         net (fo=4, routed)           3.153     7.708    design_1_i/hust_efi_0/inst/genblk1[2].ic/ignite[2]
    SLICE_X22Y34         LUT5 (Prop_lut5_I3_O)        0.048     7.756 r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.756    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X22Y34         FDCE (Hold_fdce_C_D)         0.107     7.329    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.329    
                         arrival time                           7.756    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.231ns (3.370%)  route 6.624ns (96.630%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    design_1_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.468     4.506    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/btdc_ready[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.045     4.551 f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc00/ignite[0]_INST_0_i_1/O
                         net (fo=4, routed)           3.156     7.707    design_1_i/hust_efi_0/inst/genblk1[0].ic/ignite_0_sn_1
    SLICE_X27Y35         LUT5 (Prop_lut5_I1_O)        0.045     7.752 r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[0]_i_1__6/O
                         net (fo=1, routed)           0.000     7.752    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state[0]_i_1__6_n_0
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.826     1.196    design_1_i/hust_efi_0/inst/genblk1[0].ic/clk
    SLICE_X27Y35         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            6.030     7.226    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.091     7.317    design_1_i/hust_efi_0/inst/genblk1[0].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.317    
                         arrival time                           7.752    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       16.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.070ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_changed_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        17.219ns  (logic 0.642ns (3.728%)  route 16.577ns (96.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 402.690 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          2.108   380.184    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X11Y31         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_changed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.497   402.690    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_changed_reg/C
                         clock pessimism              0.000   402.690    
                         clock uncertainty           -6.030   396.659    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405   396.254    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_changed_reg
  -------------------------------------------------------------------
                         required time                        396.254    
                         arrival time                        -380.184    
  -------------------------------------------------------------------
                         slack                                 16.070    

Slack (MET) :             16.070ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        17.219ns  (logic 0.642ns (3.728%)  route 16.577ns (96.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 402.690 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          2.108   380.184    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X11Y31         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.497   402.690    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y31         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]/C
                         clock pessimism              0.000   402.690    
                         clock uncertainty           -6.030   396.659    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405   396.254    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        396.254    
                         arrival time                        -380.184    
  -------------------------------------------------------------------
                         slack                                 16.070    

Slack (MET) :             16.268ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        17.023ns  (logic 0.642ns (3.771%)  route 16.381ns (96.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 402.691 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.912   379.988    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X11Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.499   402.691    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X11Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000   402.691    
                         clock uncertainty           -6.030   396.661    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405   396.256    design_1_i/hust_efi_0/inst/crank_position_control_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        396.256    
                         arrival time                        -379.988    
  -------------------------------------------------------------------
                         slack                                 16.268    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        17.023ns  (logic 0.642ns (3.771%)  route 16.381ns (96.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 402.691 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.912   379.988    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X10Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.499   402.691    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X10Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[4]/C
                         clock pessimism              0.000   402.691    
                         clock uncertainty           -6.030   396.661    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319   396.342    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        396.342    
                         arrival time                        -379.988    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        17.023ns  (logic 0.642ns (3.771%)  route 16.381ns (96.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 402.691 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.912   379.988    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X10Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.499   402.691    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X10Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[5]/C
                         clock pessimism              0.000   402.691    
                         clock uncertainty           -6.030   396.661    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319   396.342    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        396.342    
                         arrival time                        -379.988    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.387ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        16.906ns  (logic 0.642ns (3.797%)  route 16.264ns (96.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 402.694 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.795   379.871    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X14Y44         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.501   402.694    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X14Y44         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[16]/C
                         clock pessimism              0.000   402.694    
                         clock uncertainty           -6.030   396.663    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.405   396.258    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[16]
  -------------------------------------------------------------------
                         required time                        396.258    
                         arrival time                        -379.871    
  -------------------------------------------------------------------
                         slack                                 16.387    

Slack (MET) :             16.387ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        16.906ns  (logic 0.642ns (3.797%)  route 16.264ns (96.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 402.694 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.795   379.871    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X14Y44         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.501   402.694    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X14Y44         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[17]/C
                         clock pessimism              0.000   402.694    
                         clock uncertainty           -6.030   396.663    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.405   396.258    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[17]
  -------------------------------------------------------------------
                         required time                        396.258    
                         arrival time                        -379.871    
  -------------------------------------------------------------------
                         slack                                 16.387    

Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        16.767ns  (logic 0.642ns (3.829%)  route 16.125ns (96.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 402.693 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.656   379.732    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X14Y41         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.500   402.693    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X14Y41         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[4]/C
                         clock pessimism              0.000   402.693    
                         clock uncertainty           -6.030   396.662    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.405   396.257    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        396.257    
                         arrival time                        -379.732    
  -------------------------------------------------------------------
                         slack                                 16.525    

Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        16.767ns  (logic 0.642ns (3.829%)  route 16.125ns (96.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 402.693 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.656   379.732    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X14Y41         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.500   402.693    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X14Y41         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[5]/C
                         clock pessimism              0.000   402.693    
                         clock uncertainty           -6.030   396.662    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.405   396.257    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        396.257    
                         arrival time                        -379.732    
  -------------------------------------------------------------------
                         slack                                 16.525    

Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@400.000ns - clk_fpga_0 rise@360.000ns)
  Data Path Delay:        16.767ns  (logic 0.642ns (3.829%)  route 16.125ns (96.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 402.693 - 400.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 362.965 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    360.000   360.000 r  
    PS7_X0Y0             PS7                          0.000   360.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   361.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   361.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.657   362.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518   363.483 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)         14.469   377.952    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124   378.076 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          1.656   379.732    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n_0
    SLICE_X14Y41         FDCE                                         f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   401.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   401.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          1.500   402.693    design_1_i/hust_efi_0/inst/crank_position_control_inst/clk
    SLICE_X14Y41         FDCE                                         r  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[6]/C
                         clock pessimism              0.000   402.693    
                         clock uncertainty           -6.030   396.662    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.405   396.257    design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        396.257    
                         arrival time                        -379.732    
  -------------------------------------------------------------------
                         slack                                 16.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.209ns (3.197%)  route 6.329ns (96.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.144     7.430    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]_1
    SLICE_X23Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.820     1.190    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X23Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            6.030     7.220    
    SLICE_X23Y32         FDCE (Remov_fdce_C_CLR)     -0.092     7.128    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.430    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.209ns (3.197%)  route 6.329ns (96.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.144     7.430    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]_3
    SLICE_X23Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.820     1.190    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/clk
    SLICE_X23Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            6.030     7.220    
    SLICE_X23Y32         FDCE (Remov_fdce_C_CLR)     -0.092     7.128    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.430    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 0.209ns (3.195%)  route 6.333ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.148     7.434    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]_1
    SLICE_X22Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.820     1.190    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            6.030     7.220    
    SLICE_X22Y32         FDCE (Remov_fdce_C_CLR)     -0.092     7.128    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.434    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 0.209ns (3.195%)  route 6.333ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.148     7.434    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[2]_1
    SLICE_X22Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.820     1.190    design_1_i/hust_efi_0/inst/genblk1[1].fic/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            6.030     7.220    
    SLICE_X22Y32         FDCE (Remov_fdce_C_CLR)     -0.092     7.128    design_1_i/hust_efi_0/inst/genblk1[1].fic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.434    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 0.209ns (3.195%)  route 6.333ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.148     7.434    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[0]_3
    SLICE_X22Y32         FDCE                                         f  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.820     1.190    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/clk
    SLICE_X22Y32         FDCE                                         r  design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            6.030     7.220    
    SLICE_X22Y32         FDCE (Remov_fdce_C_CLR)     -0.092     7.128    design_1_i/hust_efi_0/inst/stroke_transition_inst/genblk1_2.stc11/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.434    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.209ns (3.159%)  route 6.407ns (96.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.222     7.508    design_1_i/hust_efi_0/inst/genblk1[2].fic/cal_injection_reg_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.067     7.155    design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.155    
                         arrival time                           7.508    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.209ns (3.159%)  route 6.407ns (96.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.222     7.508    design_1_i/hust_efi_0/inst/genblk1[2].fic/cal_injection_reg_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.067     7.155    design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.155    
                         arrival time                           7.508    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.209ns (3.159%)  route 6.407ns (96.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.222     7.508    design_1_i/hust_efi_0/inst/genblk1[2].fic/cal_injection_reg_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].fic/clk
    SLICE_X24Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.067     7.155    design_1_i/hust_efi_0/inst/genblk1[2].fic/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.155    
                         arrival time                           7.508    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 0.209ns (3.160%)  route 6.405ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.220     7.506    design_1_i/hust_efi_0/inst/genblk1[2].ic/cal_ignition_reg_1
    SLICE_X22Y34         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X22Y34         FDCE (Remov_fdce_C_CLR)     -0.092     7.130    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.130    
                         arrival time                           7.506    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 0.209ns (3.160%)  route 6.405ns (96.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      6.030ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    12.060ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          6.185     7.242    design_1_i/hust_efi_0/inst/crank_position_control_inst/reset_n
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.045     7.287 f  design_1_i/hust_efi_0/inst/crank_position_control_inst/crank_counter[5]_i_2/O
                         net (fo=73, routed)          0.220     7.506    design_1_i/hust_efi_0/inst/genblk1[2].ic/cal_ignition_reg_1
    SLICE_X22Y34         FDCE                                         f  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=73, routed)          0.822     1.192    design_1_i/hust_efi_0/inst/genblk1[2].ic/clk
    SLICE_X22Y34         FDCE                                         r  design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            6.030     7.222    
    SLICE_X22Y34         FDCE (Remov_fdce_C_CLR)     -0.092     7.130    design_1_i/hust_efi_0/inst/genblk1[2].ic/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.130    
                         arrival time                           7.506    
  -------------------------------------------------------------------
                         slack                                  0.376    





