#################################################
# ExaNIC X25 DDR4 Pinout
#################################################
set_property PACKAGE_PIN F15 [ get_ports "c0_ddr4_ck_c[0]" ]
set_property PACKAGE_PIN G15 [ get_ports "c0_ddr4_ck_t[0]" ]
set_property PACKAGE_PIN G16 [ get_ports "c0_ddr4_adr[0]" ]
set_property PACKAGE_PIN H17 [ get_ports "c0_ddr4_adr[1]" ]
set_property PACKAGE_PIN E15 [ get_ports "c0_ddr4_adr[2]" ]
set_property PACKAGE_PIN G17 [ get_ports "c0_ddr4_adr[3]" ]
set_property PACKAGE_PIN C16 [ get_ports "c0_ddr4_adr[4]" ]
set_property PACKAGE_PIN E18 [ get_ports "c0_ddr4_adr[5]" ]
set_property PACKAGE_PIN C17 [ get_ports "c0_ddr4_adr[6]" ]
set_property PACKAGE_PIN E17 [ get_ports "c0_ddr4_adr[7]" ]
set_property PACKAGE_PIN F18 [ get_ports "c0_ddr4_adr[8]" ]
set_property PACKAGE_PIN D15 [ get_ports "c0_ddr4_adr[9]" ]
set_property PACKAGE_PIN B17 [ get_ports "c0_ddr4_adr[10]" ]
set_property PACKAGE_PIN D16 [ get_ports "c0_ddr4_adr[11]" ]
set_property PACKAGE_PIN H18 [ get_ports "c0_ddr4_adr[12]" ]
set_property PACKAGE_PIN E16 [ get_ports "c0_ddr4_adr[13]" ]
set_property PACKAGE_PIN E20 [ get_ports "c0_ddr4_adr[14]" ]
set_property PACKAGE_PIN G19 [ get_ports "c0_ddr4_adr[15]" ]
set_property PACKAGE_PIN D20 [ get_ports "c0_ddr4_adr[16]" ]
set_property PACKAGE_PIN C18 [ get_ports "c0_ddr4_ba[0]" ]
set_property PACKAGE_PIN D18 [ get_ports "c0_ddr4_ba[1]" ]
set_property PACKAGE_PIN C19 [ get_ports "c0_ddr4_bg[0]" ]
set_property PACKAGE_PIN F19 [ get_ports "c0_ddr4_bg[1]" ]
set_property PACKAGE_PIN D19 [ get_ports "c0_ddr4_cs_n[0]" ]
set_property PACKAGE_PIN F20 [ get_ports "c0_ddr4_cke[0]" ]
set_property PACKAGE_PIN G21 [ get_ports "c0_ddr4_odt[0]" ]
set_property PACKAGE_PIN H19 [ get_ports "c0_ddr4_act_n" ]
set_property PACKAGE_PIN B16 [ get_ports "c0_ddr4_reset_n" ]
set_property PACKAGE_PIN L19 [ get_ports "c0_ddr4_dqs_c[0]" ]
set_property PACKAGE_PIN M19 [ get_ports "c0_ddr4_dqs_t[0]" ]
set_property PACKAGE_PIN L18 [ get_ports "c0_ddr4_dm_dbi_n[0]" ]
set_property PACKAGE_PIN M20 [ get_ports "c0_ddr4_dq[0]" ]
set_property PACKAGE_PIN K20 [ get_ports "c0_ddr4_dq[1]" ]
set_property PACKAGE_PIN L20 [ get_ports "c0_ddr4_dq[2]" ]
set_property PACKAGE_PIN J21 [ get_ports "c0_ddr4_dq[3]" ]
set_property PACKAGE_PIN M21 [ get_ports "c0_ddr4_dq[4]" ]
set_property PACKAGE_PIN J19 [ get_ports "c0_ddr4_dq[5]" ]
set_property PACKAGE_PIN K21 [ get_ports "c0_ddr4_dq[6]" ]
set_property PACKAGE_PIN J20 [ get_ports "c0_ddr4_dq[7]" ]
set_property PACKAGE_PIN L25 [ get_ports "c0_ddr4_dqs_c[1]" ]
set_property PACKAGE_PIN L24 [ get_ports "c0_ddr4_dqs_t[1]" ]
set_property PACKAGE_PIN L22 [ get_ports "c0_ddr4_dm_dbi_n[1]" ]
set_property PACKAGE_PIN K22 [ get_ports "c0_ddr4_dq[8]" ]
set_property PACKAGE_PIN J23 [ get_ports "c0_ddr4_dq[9]" ]
set_property PACKAGE_PIN M25 [ get_ports "c0_ddr4_dq[10]" ]
set_property PACKAGE_PIN K25 [ get_ports "c0_ddr4_dq[11]" ]
set_property PACKAGE_PIN K23 [ get_ports "c0_ddr4_dq[12]" ]
set_property PACKAGE_PIN J24 [ get_ports "c0_ddr4_dq[13]" ]
set_property PACKAGE_PIN M26 [ get_ports "c0_ddr4_dq[14]" ]
set_property PACKAGE_PIN K26 [ get_ports "c0_ddr4_dq[15]" ]
set_property PACKAGE_PIN F25 [ get_ports "c0_ddr4_dqs_c[2]" ]
set_property PACKAGE_PIN F24 [ get_ports "c0_ddr4_dqs_t[2]" ]
set_property PACKAGE_PIN G24 [ get_ports "c0_ddr4_dm_dbi_n[2]" ]
set_property PACKAGE_PIN J25 [ get_ports "c0_ddr4_dq[16]" ]
set_property PACKAGE_PIN H21 [ get_ports "c0_ddr4_dq[17]" ]
set_property PACKAGE_PIN H23 [ get_ports "c0_ddr4_dq[18]" ]
set_property PACKAGE_PIN H24 [ get_ports "c0_ddr4_dq[19]" ]
set_property PACKAGE_PIN J26 [ get_ports "c0_ddr4_dq[20]" ]
set_property PACKAGE_PIN H22 [ get_ports "c0_ddr4_dq[21]" ]
set_property PACKAGE_PIN H26 [ get_ports "c0_ddr4_dq[22]" ]
set_property PACKAGE_PIN G26 [ get_ports "c0_ddr4_dq[23]" ]
set_property PACKAGE_PIN C24 [ get_ports "c0_ddr4_dqs_c[3]" ]
set_property PACKAGE_PIN D23 [ get_ports "c0_ddr4_dqs_t[3]" ]
set_property PACKAGE_PIN E25 [ get_ports "c0_ddr4_dm_dbi_n[3]" ]
set_property PACKAGE_PIN E23 [ get_ports "c0_ddr4_dq[24]" ]
set_property PACKAGE_PIN F23 [ get_ports "c0_ddr4_dq[25]" ]
set_property PACKAGE_PIN D25 [ get_ports "c0_ddr4_dq[26]" ]
set_property PACKAGE_PIN D24 [ get_ports "c0_ddr4_dq[27]" ]
set_property PACKAGE_PIN D26 [ get_ports "c0_ddr4_dq[28]" ]
set_property PACKAGE_PIN B25 [ get_ports "c0_ddr4_dq[29]" ]
set_property PACKAGE_PIN C26 [ get_ports "c0_ddr4_dq[30]" ]
set_property PACKAGE_PIN B26 [ get_ports "c0_ddr4_dq[31]" ]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets ddr_sys_clk_g]

create_clock -period 6.206 [get_ports clk161_ddr_p]
set_property PACKAGE_PIN B19 [ get_ports "clk161_ddr_p" ]
set_property PACKAGE_PIN B20 [ get_ports "clk161_ddr_n" ]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {clk161_ddr_*}]
