<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_Ps_Intr_Cnt_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Ps_Intr_Cnt_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DMA_Loop_PsRd_0_1_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_DMA_Loop_PsRd_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="design_1_Mux_51_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Mux_51_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mult_gen_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_mult_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_200M_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_rst_ps7_0_200M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axilite_reg_deepth256_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_axilite_reg_deepth256_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_HDMI_Para_Cut_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_HDMI_Para_Cut_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DMA_Loop_top_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_DMA_Loop_top_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DMA_Loop_AcpWr_0_0_synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_DMA_Loop_AcpWr_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_Ps_Intr_Cnt_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_DMA_Loop_PsRd_0_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_Mux_51_0_0_synth_1"/>
		<Parent Id="design_1_mult_gen_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_200M_0_synth_1"/>
		<Parent Id="design_1_axilite_reg_deepth256_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_HDMI_Para_Cut_0_0_synth_1"/>
		<Parent Id="design_1_DMA_Loop_top_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_DMA_Loop_AcpWr_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_Ps_Intr_Cnt_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_DMA_Loop_PsRd_0_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_Mux_51_0_0_synth_1"/>
		<Parent Id="design_1_mult_gen_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_200M_0_synth_1"/>
		<Parent Id="design_1_axilite_reg_deepth256_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_HDMI_Para_Cut_0_0_synth_1"/>
		<Parent Id="design_1_DMA_Loop_top_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_DMA_Loop_AcpWr_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

