

================================================================
== Vitis HLS Report for 'dense'
================================================================
* Date:           Sun Dec 15 21:45:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.968 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2001|     2001|  20.010 us|  20.010 us|  2001|  2001|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dense_Pipeline_1_fu_60                |dense_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|    12|    12|       no|
        |grp_dense_Pipeline_dense_for_flat_fu_66   |dense_Pipeline_dense_for_flat   |     1971|     1971|  19.710 us|  19.710 us|  1971|  1971|       no|
        |grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94  |dense_Pipeline_VITIS_LOOP_50_2  |       12|       12|   0.120 us|   0.120 us|    12|    12|       no|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       20|   5|   1311|   1279|    -|
|Memory           |        0|   -|     64|      5|    0|
|Multiplexer      |        -|   -|      -|    120|    -|
|Register         |        -|   -|     20|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       20|   5|   1395|   1404|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       16|   6|      3|      7|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_dense_Pipeline_1_fu_60                |dense_Pipeline_1                |        0|   0|     6|    53|    0|
    |grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94  |dense_Pipeline_VITIS_LOOP_50_2  |        0|   0|     7|    75|    0|
    |grp_dense_Pipeline_dense_for_flat_fu_66   |dense_Pipeline_dense_for_flat   |       20|   5|  1298|  1101|    0|
    |mul_2ns_9ns_10_1_1_U429                   |mul_2ns_9ns_10_1_1              |        0|   0|     0|    50|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                     |                                |       20|   5|  1311|  1279|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U  |dense_dense_array_RAM_AUTO_1R1W  |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                 |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          8|    1|          8|
    |dense_array_address0              |  17|          4|    4|         16|
    |dense_array_ce0                   |  17|          4|    1|          4|
    |dense_array_ce1                   |   9|          2|    1|          2|
    |dense_array_d0                    |  13|          3|   32|         96|
    |dense_array_we0                   |  13|          3|    1|          3|
    |dense_to_softmax_streams_0_write  |   9|          2|    1|          2|
    |flat_to_dense_streams_0_read      |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 120|         28|   42|        133|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   7|   0|    7|          0|
    |grp_dense_Pipeline_1_fu_60_ap_start_reg                |   1|   0|    1|          0|
    |grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_Pipeline_dense_for_flat_fu_66_ap_start_reg   |   1|   0|    1|          0|
    |mul_reg_111                                            |  10|   0|   10|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  20|   0|   20|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                       dense|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                       dense|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                       dense|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                       dense|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                       dense|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                       dense|  return value|
|flat_to_dense_streams_0_dout       |   in|   32|     ap_fifo|     flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_empty_n    |   in|    1|     ap_fifo|     flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_read       |  out|    1|     ap_fifo|     flat_to_dense_streams_0|       pointer|
|filter                             |   in|    2|     ap_none|                      filter|        scalar|
|dense_to_softmax_streams_0_din     |  out|   32|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_full_n  |   in|    1|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_write   |  out|    1|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

