{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733587719657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733587719673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 08:08:39 2024 " "Processing started: Sat Dec 07 08:08:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733587719673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587719673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587719673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1733587720335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733587720335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726516 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bird.sv(17) " "Verilog HDL information at bird.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "bird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/bird.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/bird.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gravity.sv 1 1 " "Found 1 design units, including 1 entities, in source file gravity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gravity " "Found entity 1: gravity" {  } { { "gravity.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/gravity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gravity_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file gravity_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gravity_tb " "Found entity 1: gravity_tb" {  } { { "gravity_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/gravity_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bird_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird_tb " "Found entity 1: bird_tb" {  } { { "bird_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/bird_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeGen " "Found entity 1: pipeGen" {  } { { "pipeGen.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randlfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file randlfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randLFSR " "Found entity 1: randLFSR" {  } { { "randLFSR.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/randLFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allpipes.sv 1 1 " "Found 1 design units, including 1 entities, in source file allpipes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 allPipes " "Found entity 1: allPipes" {  } { { "allpipes.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/allpipes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifterright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifterRight " "Found entity 1: shifterRight" {  } { { "shifterRight.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/shifterRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeClk " "Found entity 1: pipeClk" {  } { { "pipeClk.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeClk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.sv 1 1 " "Found 1 design units, including 1 entities, in source file input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyIn " "Found entity 1: keyIn" {  } { { "input.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorelights.sv 1 1 " "Found 1 design units, including 1 entities, in source file scorelights.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreLights " "Found entity 1: scoreLights" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.sv 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeclk_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeclk_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeClk_tb " "Found entity 1: pipeClk_tb" {  } { { "pipeClk_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeClk_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyin_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyin_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyIn_tb " "Found entity 1: keyIn_tb" {  } { { "keyIn_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/keyIn_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randlfsr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file randlfsr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randLFSR_tb " "Found entity 1: randLFSR_tb" {  } { { "randLFSR_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/randLFSR_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipegen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipegen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeGen_tb " "Found entity 1: pipeGen_tb" {  } { { "pipeGen_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeGen_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allpipes_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file allpipes_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 allPipes_tb " "Found entity 1: allPipes_tb" {  } { { "allPipes_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/allPipes_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/shifter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterright_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifterright_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifterRight_tb " "Found entity 1: shifterRight_tb" {  } { { "shifterRight_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/shifterRight_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 collision_tb.sv(24) " "Verilog HDL Expression warning at collision_tb.sv(24): truncated literal to match 16 bits" {  } { { "collision_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/collision_tb.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_tb " "Found entity 1: collision_tb" {  } { { "collision_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/collision_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorelights_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file scorelights_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreLights_tb " "Found entity 1: scoreLights_tb" {  } { { "scoreLights_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flappybird_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird_tb " "Found entity 1: FlappyBird_tb" {  } { { "FlappyBird_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipegclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipegclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeGclk " "Found entity 1: pipeGclk" {  } { { "pipeGclk.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeGclk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frownyface.sv 1 1 " "Found 1 design units, including 1 entities, in source file frownyface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frownyFace " "Found entity 1: frownyFace" {  } { { "frownyFace.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/frownyFace.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputMux " "Found entity 1: outputMux" {  } { { "outputMux.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/outputMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipegclk_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipegclk_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeGclk_tb " "Found entity 1: pipeGclk_tb" {  } { { "pipeGclk_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeGclk_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frownyface_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frownyface_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frownyFace_tb " "Found entity 1: frownyFace_tb" {  } { { "frownyFace_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/frownyFace_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputmux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputMux_tb " "Found entity 1: outputMux_tb" {  } { { "outputMux_tb.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/outputMux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733587726566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlappyBird FlappyBird:game " "Elaborating entity \"FlappyBird\" for hierarchy \"FlappyBird:game\"" {  } { { "DE1_SoC.sv" "game" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726566 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 FlappyBird.sv(3) " "Output port \"HEX3\" at FlappyBird.sv(3) has no driver" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 FlappyBird.sv(3) " "Output port \"HEX4\" at FlappyBird.sv(3) has no driver" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FlappyBird.sv(3) " "Output port \"HEX5\" at FlappyBird.sv(3) has no driver" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR FlappyBird.sv(4) " "Output port \"LEDR\" at FlappyBird.sv(4) has no driver" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RedPixels\[15..14\] FlappyBird.sv(7) " "Output port \"RedPixels\[15..14\]\" at FlappyBird.sv(7) has no driver" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RedPixels\[12..0\] FlappyBird.sv(7) " "Output port \"RedPixels\[12..0\]\" at FlappyBird.sv(7) has no driver" {  } { { "FlappyBird.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gravity FlappyBird:game\|gravity:grav " "Elaborating entity \"gravity\" for hierarchy \"FlappyBird:game\|gravity:grav\"" {  } { { "FlappyBird.sv" "grav" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gravity.sv(18) " "Verilog HDL assignment warning at gravity.sv(18): truncated value with size 32 to match size of target (9)" {  } { { "gravity.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/gravity.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game|gravity:grav"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gravity.sv(22) " "Verilog HDL assignment warning at gravity.sv(22): truncated value with size 32 to match size of target (9)" {  } { { "gravity.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/gravity.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game|gravity:grav"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeClk FlappyBird:game\|pipeClk:pSynch " "Elaborating entity \"pipeClk\" for hierarchy \"FlappyBird:game\|pipeClk:pSynch\"" {  } { { "FlappyBird.sv" "pSynch" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pipeClk.sv(18) " "Verilog HDL assignment warning at pipeClk.sv(18): truncated value with size 32 to match size of target (9)" {  } { { "pipeClk.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeClk.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game|pipeClk:pSynch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pipeClk.sv(22) " "Verilog HDL assignment warning at pipeClk.sv(22): truncated value with size 32 to match size of target (9)" {  } { { "pipeClk.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeClk.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game|pipeClk:pSynch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeGclk FlappyBird:game\|pipeGclk:pgen " "Elaborating entity \"pipeGclk\" for hierarchy \"FlappyBird:game\|pipeGclk:pgen\"" {  } { { "FlappyBird.sv" "pgen" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pipeGclk.sv(18) " "Verilog HDL assignment warning at pipeGclk.sv(18): truncated value with size 32 to match size of target (12)" {  } { { "pipeGclk.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeGclk.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game|pipeGclk:pgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pipeGclk.sv(22) " "Verilog HDL assignment warning at pipeGclk.sv(22): truncated value with size 32 to match size of target (12)" {  } { { "pipeGclk.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/pipeGclk.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 "|DE1_SoC|FlappyBird:game|pipeGclk:pgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyIn FlappyBird:game\|keyIn:in " "Elaborating entity \"keyIn\" for hierarchy \"FlappyBird:game\|keyIn:in\"" {  } { { "FlappyBird.sv" "in" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch FlappyBird:game\|keyIn:in\|synch:s " "Elaborating entity \"synch\" for hierarchy \"FlappyBird:game\|keyIn:in\|synch:s\"" {  } { { "input.sv" "s" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/input.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse FlappyBird:game\|keyIn:in\|pulse:p " "Elaborating entity \"pulse\" for hierarchy \"FlappyBird:game\|keyIn:in\|pulse:p\"" {  } { { "input.sv" "p" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/input.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird FlappyBird:game\|bird:flapper " "Elaborating entity \"bird\" for hierarchy \"FlappyBird:game\|bird:flapper\"" {  } { { "FlappyBird.sv" "flapper" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randLFSR FlappyBird:game\|randLFSR:newHole " "Elaborating entity \"randLFSR\" for hierarchy \"FlappyBird:game\|randLFSR:newHole\"" {  } { { "FlappyBird.sv" "newHole" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeGen FlappyBird:game\|pipeGen:generator " "Elaborating entity \"pipeGen\" for hierarchy \"FlappyBird:game\|pipeGen:generator\"" {  } { { "FlappyBird.sv" "generator" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allPipes FlappyBird:game\|allPipes:obstacle " "Elaborating entity \"allPipes\" for hierarchy \"FlappyBird:game\|allPipes:obstacle\"" {  } { { "FlappyBird.sv" "obstacle" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterRight FlappyBird:game\|allPipes:obstacle\|shifterRight:s0 " "Elaborating entity \"shifterRight\" for hierarchy \"FlappyBird:game\|allPipes:obstacle\|shifterRight:s0\"" {  } { { "allpipes.sv" "s0" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/allpipes.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter FlappyBird:game\|allPipes:obstacle\|shifter:s1 " "Elaborating entity \"shifter\" for hierarchy \"FlappyBird:game\|allPipes:obstacle\|shifter:s1\"" {  } { { "allpipes.sv" "s1" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/allpipes.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frownyFace FlappyBird:game\|frownyFace:lost " "Elaborating entity \"frownyFace\" for hierarchy \"FlappyBird:game\|frownyFace:lost\"" {  } { { "FlappyBird.sv" "lost" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMux FlappyBird:game\|outputMux:out " "Elaborating entity \"outputMux\" for hierarchy \"FlappyBird:game\|outputMux:out\"" {  } { { "FlappyBird.sv" "out" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision FlappyBird:game\|collision:winOrLose " "Elaborating entity \"collision\" for hierarchy \"FlappyBird:game\|collision:winOrLose\"" {  } { { "FlappyBird.sv" "winOrLose" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collision.sv(26) " "Verilog HDL assignment warning at collision.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "collision.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/collision.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 "|DE1_SoC|FlappyBird:game|collision:winOrLose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreLights FlappyBird:game\|scoreLights:lights " "Elaborating entity \"scoreLights\" for hierarchy \"FlappyBird:game\|scoreLights:lights\"" {  } { { "FlappyBird.sv" "lights" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/FlappyBird.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreLights.sv(12) " "Verilog HDL assignment warning at scoreLights.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 "|DE1_SoC|FlappyBird:game|scoreLights:lights"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreLights.sv(13) " "Verilog HDL assignment warning at scoreLights.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 "|DE1_SoC|FlappyBird:game|scoreLights:lights"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreLights.sv(14) " "Verilog HDL assignment warning at scoreLights.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733587726590 "|DE1_SoC|FlappyBird:game|scoreLights:lights"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FlappyBird:game\|scoreLights:lights\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FlappyBird:game\|scoreLights:lights\|Mod0\"" {  } { { "scoreLights.sv" "Mod0" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587726955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FlappyBird:game\|scoreLights:lights\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FlappyBird:game\|scoreLights:lights\|Div0\"" {  } { { "scoreLights.sv" "Div0" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587726955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FlappyBird:game\|scoreLights:lights\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FlappyBird:game\|scoreLights:lights\|Mod1\"" {  } { { "scoreLights.sv" "Mod1" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587726955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FlappyBird:game\|scoreLights:lights\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FlappyBird:game\|scoreLights:lights\|Div1\"" {  } { { "scoreLights.sv" "Div1" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587726955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FlappyBird:game\|scoreLights:lights\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FlappyBird:game\|scoreLights:lights\|Mod2\"" {  } { { "scoreLights.sv" "Mod2" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587726955 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733587726955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FlappyBird:game\|scoreLights:lights\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"FlappyBird:game\|scoreLights:lights\|lpm_divide:Mod0\"" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587726979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FlappyBird:game\|scoreLights:lights\|lpm_divide:Mod0 " "Instantiated megafunction \"FlappyBird:game\|scoreLights:lights\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587726979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587726979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587726979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587726979 ""}  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733587726979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587726996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587726996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587727004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587727004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587727012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587727012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FlappyBird:game\|scoreLights:lights\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FlappyBird:game\|scoreLights:lights\|lpm_divide:Div0\"" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587727021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FlappyBird:game\|scoreLights:lights\|lpm_divide:Div0 " "Instantiated megafunction \"FlappyBird:game\|scoreLights:lights\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727021 ""}  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733587727021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587727038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587727038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FlappyBird:game\|scoreLights:lights\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"FlappyBird:game\|scoreLights:lights\|lpm_divide:Div1\"" {  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587727046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FlappyBird:game\|scoreLights:lights\|lpm_divide:Div1 " "Instantiated megafunction \"FlappyBird:game\|scoreLights:lights\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733587727046 ""}  } { { "scoreLights.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/scoreLights.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733587727046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587727063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587727063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587727071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587727071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733587727079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587727079 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733587727861 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1733587727861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733587728068 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733587728794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587728900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733587729247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733587729247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733587729410 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1733587729410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733587729418 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733587729418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "927 " "Implemented 927 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733587729418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733587729418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733587729467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 08:08:49 2024 " "Processing ended: Sat Dec 07 08:08:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733587729467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733587729467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733587729467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733587729467 ""}
