rack,sim_T_in_b,sim_T_in_b_err,exp_T_in_b,exp_T_in_b_err,sim_T_in_m,sim_T_in_m_err,exp_T_in_m,exp_T_in_m_err,sim_T_in_t,sim_T_in_t_err,exp_T_in_t,exp_T_in_t_err,sim_T_out_b,sim_T_out_b_err,exp_T_out_b,exp_T_out_b_err,sim_T_out_m,sim_T_out_m_err,exp_T_out_m,exp_T_out_m_err,sim_T_out_t,sim_T_out_t_err,exp_T_out_t,exp_T_out_t_err
1,22.2,1.35,22.8,1.37,21.5,1.17,24.1,0.991,28.2,2.65,26.7,1.12,38.4,1.22,35.9,1.27,38,1.12,37,3.39,43.7,2.48,35.8,2.99
2,21.7,1.33,23.2,1.41,21.4,1.27,23.2,1.4,21.7,1.24,25.8,0.75,38.4,1.44,34.5,2.43,38.4,1.27,36.5,3.94,38.6,1.21,34.1,2.77
3,21.7,1.23,21.8,1.12,21,1.05,22.3,0.52,21.5,1.17,25.4,0.68,38.4,1.21,32.3,2.13,37.9,0.99,36.4,4.12,37.8,0.927,34.2,2.63
4,20.9,0.853,21.8,0.689,20.1,0.905,21.8,0.671,21.4,0.816,26.7,1.75,32,1.66,31.3,1.7,31.4,1.75,30.1,1.39,32.2,1.69,31.8,1.27
5,20.4,0.926,20.9,0.967,19.9,1.05,22,0.612,24.8,2.09,27.4,1.05,28.6,1.57,30.7,1.65,28.3,1.73,30.8,1.44,32.5,2.23,32,1.35
6,18.7,0.367,19.7,0.332,20,0.96,20.2,0.267,29.1,1.16,27.9,0.659,28.4,1.22,29.3,1.95,30,1.8,30.1,1.33,38.3,2.06,33.4,1.23
7,18.7,0.372,20.5,0.636,18.9,0.434,20.4,0.411,27.1,1.51,27.4,0.229,28.3,0.393,32.4,1.59,28.8,0.408,30.7,1.3,36.1,1.57,31.1,0.536
8,18.8,0.392,20.8,0.82,19,0.422,20.5,0.379,23.6,1.07,29.1,1.06,30.6,1.47,33,2.5,31.9,1.99,33.6,2.63,34.4,2.17,34.2,2.23
9,18.8,0.368,20.7,0.794,18.9,0.408,20.7,0.277,23.8,1.56,29.3,0.883,31.6,1.73,33,2.49,32.4,1.54,32.9,1.99,35.2,2.01,34.2,1.64
10,18.8,0.36,21.5,0.744,19.1,0.447,22.5,0.462,24.5,1.59,29.7,1.11,32.1,1.53,35.2,0.792,33.5,0.977,36.3,1.8,35.4,1.18,36.3,2.31
