=====
SETUP
-2.292
11.207
8.915
adc/adc_data_addr_6_s0
1.654
2.112
display/bram_wr_addr_6_s0
3.735
4.557
display/n265_s0
6.016
6.974
display/n266_s0
6.974
7.031
display/n267_s0
7.031
7.088
display/n268_s0
7.088
7.145
display/n269_s0
7.145
7.202
display/n270_s0
7.202
7.259
display/n271_s0
7.259
7.316
display/n272_s0
7.316
7.373
display/bram_rd_clk_en_s2
7.941
9.040
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_0
9.056
10.082
display/dual_port_ram/sdpb_inst_0
11.207
=====
SETUP
-1.964
10.879
8.915
adc/adc_data_addr_6_s0
1.654
2.112
display/bram_wr_addr_6_s0
3.735
4.557
display/n265_s0
6.016
6.974
display/n266_s0
6.974
7.031
display/n267_s0
7.031
7.088
display/n268_s0
7.088
7.145
display/n269_s0
7.145
7.202
display/n270_s0
7.202
7.259
display/n271_s0
7.259
7.316
display/n272_s0
7.316
7.373
display/bram_rd_clk_en_s2
7.941
9.040
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_1
9.056
10.082
display/dual_port_ram/sdpb_inst_1
10.879
=====
SETUP
-0.651
9.710
9.059
adc/adc_data_addr_6_s0
1.654
2.112
display/bram_wr_addr_6_s0
3.735
4.557
display/n265_s0
6.016
6.974
display/n266_s0
6.974
7.031
display/n267_s0
7.031
7.088
display/n268_s0
7.088
7.145
display/n269_s0
7.145
7.202
display/n270_s0
7.202
7.259
display/n271_s0
7.259
7.316
display/n272_s0
7.316
7.373
display/bram_rd_clk_en_s2
7.941
9.002
display/dual_port_ram/dff_inst_0
9.710
=====
SETUP
-0.206
8.960
8.754
display/rst_frame_buffer_count_8_s0
1.654
2.112
display/n542_s6
2.923
3.984
display/n542_s2
4.403
5.435
display/n542_s1
5.441
6.467
display/n321_s47
6.894
7.993
display/rst_data_wren_s0
8.960
=====
SETUP
-0.036
9.146
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_22_s0
9.146
=====
SETUP
-0.036
9.146
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_23_s0
9.146
=====
SETUP
-0.027
9.137
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_18_s0
9.137
=====
SETUP
-0.027
9.137
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_19_s0
9.137
=====
SETUP
-0.027
9.137
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_20_s0
9.137
=====
SETUP
-0.027
9.137
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_21_s0
9.137
=====
SETUP
-0.014
9.124
9.111
display/rst_frame_buffer_count_8_s0
1.654
2.112
display/n542_s6
2.923
3.984
display/n542_s2
4.403
5.435
display/n542_s1
5.441
6.467
display/n321_s47
6.894
7.955
display/rst_frame_buffer_count_13_s0
9.124
=====
SETUP
-0.014
9.124
9.111
display/rst_frame_buffer_count_8_s0
1.654
2.112
display/n542_s6
2.923
3.984
display/n542_s2
4.403
5.435
display/n542_s1
5.441
6.467
display/n321_s47
6.894
7.955
display/rst_frame_buffer_count_14_s0
9.124
=====
SETUP
-0.004
9.114
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_12_s0
9.114
=====
SETUP
-0.004
9.114
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_13_s0
9.114
=====
SETUP
-0.004
9.114
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_14_s0
9.114
=====
SETUP
-0.004
9.114
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_15_s0
9.114
=====
SETUP
-0.004
9.114
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_16_s0
9.114
=====
SETUP
-0.004
9.114
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_17_s0
9.114
=====
SETUP
0.013
9.098
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_30_s0
9.098
=====
SETUP
0.013
9.098
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_31_s0
9.098
=====
SETUP
0.018
9.092
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_24_s0
9.092
=====
SETUP
0.018
9.092
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_25_s0
9.092
=====
SETUP
0.018
9.092
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_26_s0
9.092
=====
SETUP
0.018
9.092
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_27_s0
9.092
=====
SETUP
0.018
9.092
9.111
adc/waiting_state_count_25_s0
1.654
2.112
adc/n152_s11
2.535
3.567
adc/n152_s5
3.572
4.394
adc/n152_s2
5.683
6.744
adc/n152_s1
7.165
7.967
adc/waiting_state_count_28_s0
9.092
=====
HOLD
0.708
2.302
1.595
adc/waiting_state_count_0_s0
1.595
1.928
adc/n151_s2
1.930
2.302
adc/waiting_state_count_0_s0
2.302
=====
HOLD
0.709
2.303
1.595
adc/adc_mem_addr_count_0_s1
1.595
1.928
adc/n76_s3
1.931
2.303
adc/adc_mem_addr_count_0_s1
2.303
=====
HOLD
0.709
2.282
1.573
display/y_Count_0_s3
1.573
1.906
display/n71_s3
1.910
2.282
display/y_Count_0_s3
2.282
=====
HOLD
0.710
2.305
1.595
display/rst_frame_buffer_count_0_s1
1.595
1.928
display/n337_s3
1.933
2.305
display/rst_frame_buffer_count_0_s1
2.305
=====
HOLD
0.711
2.284
1.573
display/y_Count_7_s1
1.573
1.906
display/n64_s1
1.912
2.284
display/y_Count_7_s1
2.284
=====
HOLD
0.711
2.284
1.573
display/y_Count_8_s1
1.573
1.906
display/n63_s1
1.912
2.284
display/y_Count_8_s1
2.284
=====
HOLD
0.714
2.286
1.573
display/y_Count_4_s1
1.573
1.906
display/n67_s1
1.914
2.286
display/y_Count_4_s1
2.286
=====
HOLD
0.716
2.311
1.595
adc/adc_state_2_s1
1.595
1.928
adc/n188_s23
1.939
2.311
adc/adc_state_2_s1
2.311
=====
HOLD
0.729
2.323
1.595
adc/waiting_state_count_2_s0
1.595
1.928
adc/n149_s
1.929
2.323
adc/waiting_state_count_2_s0
2.323
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_6_s0
1.595
1.928
adc/n145_s
1.930
2.324
adc/waiting_state_count_6_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_8_s0
1.595
1.928
adc/n143_s
1.930
2.324
adc/waiting_state_count_8_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_12_s0
1.595
1.928
adc/n139_s
1.930
2.324
adc/waiting_state_count_12_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_14_s0
1.595
1.928
adc/n137_s
1.930
2.324
adc/waiting_state_count_14_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_18_s0
1.595
1.928
adc/n133_s
1.930
2.324
adc/waiting_state_count_18_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_20_s0
1.595
1.928
adc/n131_s
1.930
2.324
adc/waiting_state_count_20_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_24_s0
1.595
1.928
adc/n127_s
1.930
2.324
adc/waiting_state_count_24_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_26_s0
1.595
1.928
adc/n125_s
1.930
2.324
adc/waiting_state_count_26_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_30_s0
1.595
1.928
adc/n121_s
1.930
2.324
adc/waiting_state_count_30_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/adc_mem_addr_count_2_s0
1.595
1.928
adc/n74_s
1.930
2.324
adc/adc_mem_addr_count_2_s0
2.324
=====
HOLD
0.730
2.324
1.595
display/rst_frame_buffer_count_3_s0
1.595
1.928
display/n334_s
1.930
2.324
display/rst_frame_buffer_count_3_s0
2.324
=====
HOLD
0.730
2.324
1.595
display/rst_frame_buffer_count_7_s0
1.595
1.928
display/n330_s
1.930
2.324
display/rst_frame_buffer_count_7_s0
2.324
=====
HOLD
0.731
2.325
1.595
adc/adc_mem_addr_count_6_s0
1.595
1.928
adc/n70_s
1.931
2.325
adc/adc_mem_addr_count_6_s0
2.325
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_9_s0
1.595
1.928
display/n328_s
1.931
2.325
display/rst_frame_buffer_count_9_s0
2.325
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_13_s0
1.595
1.928
display/n324_s
1.931
2.325
display/rst_frame_buffer_count_13_s0
2.325
=====
HOLD
0.732
2.305
1.573
display/x_Count_4_s0
1.573
1.906
display/n35_s
1.911
2.305
display/x_Count_4_s0
2.305
