<HTML>
  
  <header>
      <h1>Binod Kumar</h1>
  </header>
  <br>

  
  <body>
    <body style="background-color:powderblue;">
    <p>
Hi, I  am working as an Assistant Professor in Electrical Engineering department at IIT  Jodhpur (IITJ). You can reach me at binod@iitj.ac.in
    </p> 
    
    <p> Office  Location:  Room No.- PHY 209 (1st Floor), Physics Building (adjacent to Electrical Engineering building), IIT  Jodhpur </p>
  
  
  <p>Broad Research Interests: Hardware Design for AI, VLSI CAD & EDA, Multi-processor Coherence and Memory Consistency, Design Verification, Hardware Security and Trust</p>
     
  List of Publications: <a href="https://scholar.google.co.in/citations?user=FtNL2bwAAAAJ&hl=en">Google  Scholar</a>, <a href="https://dblp.uni-trier.de/pid/122/2136-1.html">DBLP</a>
  
 <p>   
I have received Ph.D. (alongwith Masters) in Electrical Engineering from <a href="https://en.wikipedia.org/wiki/IIT_Bombay"> 
   Indian Institute of Technology Bombay (IITB)</a>. 
   Before Joining IITJ, I spent ~2 years at Qualcomm India working in test and debug strategy development for some of the most advanced and complex chipsets of the industry. 
   I have a Bachelor of Technology degree in Electronics & Communication Engineering (ECE) from 
   <a href="https://en.wikipedia.org/wiki/National_Institute_of_Technology,_Silchar">National Institute of Technology Silchar (NITS)</a>. </p>
    
    <p> Course(s) Taught/Teaching:
      <ul>
        <li> July-Nov 2021: Formal Verification, Engineering Realization (Embedded Hardware Component)</li>
        <li> Jan-May 2022: Embedded Systems, Digital Systems Laboratory, VLSI Testing, High Level Synthesis (jointly with other colleagues)</li>
        <li> July-Nov 2022: Formal Verification
    </ul>
        </p> 
      <p> Other information: <a href="https://www.linkedin.com/in/binod-kumar-5039bb60/?originalSubdomain=in"> LinkedIn </a> </p>
      <p> Updates:
        <ul>
          <li> September 2022: SERB-funded project on "Specification-guided Design of Intelligent, Secure and Dependable Hardware Architectures for Edge Computing Applications" approved. </li>
          <li> September 2022: Paper "Blood Pressure Estimation from ECG Data Using XGBoost and ANN for Wearable Devices" accepted at <a href="https://2022.ieee-icecs.org/">ICECS 2022</a> Congratulations to Sourav (MTech. student). </li>
          <li> August 2022: Temporary Job <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/IITJ_RD(Advt.)_2022-23_36.pdf"> opening </a>(extendable upto 20 months) in funded project.</li>
          <li> August 2022: ATS-2022 paper accepted (Deep Learning-assisted Scan Chain Diagnosis with Different Fault Models during Manufacturing Test).
            Congratulations to Sourav (MTech. student) and Utsav (Intel). </li>  
        <li> May 2022: Funded research project on "Development of Hardware Trojan Testing Methodology" approved. Funding agency: SAG (DRDO) </li>
          <li> April 2022: Talk given at IIT Tirupati on <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Talk_HD_AI_IITT.pdf"> "Hardware Design for AI"</a>
          <li> March 2022: IEEE TCAD paper (Aries: A Semi-formal Technique for Fine-grained Bug Localization in Hardware Designs) accepted </li>
          <li> Jan 2022: Invited paper (Hardware Accelerator Design for Healthcare
            Applications: Review and Perspectives) accepted at ISCAS-2022 </li>
      </ul>
      </p>
    <p>  Projects (Design Credits or Course) done by undergrduate students under my supervision are maintained at <a href="https://github.com/binodkumar23/IITJ_IDDEDA"> here </a>
      </p>
Recent Acheivements:
    <ul>
    <li> Honorable mention (4th prize out of 100+ teams worldwide) in ICCAD-2018 design contest challenge </li>
    <li> “Excellence in Research Award” nomination for Ph.D. thesis work </li>
    <li> “Excellence in Teaching Assistantship” award for undergraduate course Microprocessors at IIT Bombay </li>
</ul>
    
    Miscellaneous Activities:
    <ul>
      <li> Technical Program Committee (TPC) member in Asian Test Symposium (ATS) -2020, 2021, 2022 </li>
      <li> TPC member in Design Automation Conference (DAC) -2022 </li>
    </ul>
        

