
../repos/eddieantonio-ocreval-3ab279a/wordaccdist/wordaccdist:     file format elf32-littlearm


Disassembly of section .init:

000106e4 <.init>:
   106e4:	push	{r3, lr}
   106e8:	bl	108d4 <abort@plt+0xc8>
   106ec:	pop	{r3, pc}

Disassembly of section .plt:

000106f0 <calloc@plt-0x14>:
   106f0:	push	{lr}		; (str lr, [sp, #-4]!)
   106f4:	ldr	lr, [pc, #4]	; 10700 <calloc@plt-0x4>
   106f8:	add	lr, pc, lr
   106fc:	ldr	pc, [lr, #8]!
   10700:	andeq	r2, r1, r0, lsl #18

00010704 <calloc@plt>:
   10704:	add	ip, pc, #0, 12
   10708:	add	ip, ip, #73728	; 0x12000
   1070c:	ldr	pc, [ip, #2304]!	; 0x900

00010710 <strcmp@plt>:
   10710:	add	ip, pc, #0, 12
   10714:	add	ip, ip, #73728	; 0x12000
   10718:	ldr	pc, [ip, #2296]!	; 0x8f8

0001071c <strtol@plt>:
   1071c:	add	ip, pc, #0, 12
   10720:	add	ip, ip, #73728	; 0x12000
   10724:	ldr	pc, [ip, #2288]!	; 0x8f0

00010728 <fopen@plt>:
   10728:	add	ip, pc, #0, 12
   1072c:	add	ip, ip, #73728	; 0x12000
   10730:	ldr	pc, [ip, #2280]!	; 0x8e8

00010734 <free@plt>:
   10734:	add	ip, pc, #0, 12
   10738:	add	ip, ip, #73728	; 0x12000
   1073c:	ldr	pc, [ip, #2272]!	; 0x8e0

00010740 <fgets@plt>:
   10740:	add	ip, pc, #0, 12
   10744:	add	ip, ip, #73728	; 0x12000
   10748:	ldr	pc, [ip, #2264]!	; 0x8d8

0001074c <strdup@plt>:
   1074c:	add	ip, pc, #0, 12
   10750:	add	ip, ip, #73728	; 0x12000
   10754:	ldr	pc, [ip, #2256]!	; 0x8d0

00010758 <unlink@plt>:
   10758:	add	ip, pc, #0, 12
   1075c:	add	ip, ip, #73728	; 0x12000
   10760:	ldr	pc, [ip, #2248]!	; 0x8c8

00010764 <__xstat@plt>:
   10764:	add	ip, pc, #0, 12
   10768:	add	ip, ip, #73728	; 0x12000
   1076c:	ldr	pc, [ip, #2240]!	; 0x8c0

00010770 <fwrite@plt>:
   10770:	add	ip, pc, #0, 12
   10774:	add	ip, ip, #73728	; 0x12000
   10778:	ldr	pc, [ip, #2232]!	; 0x8b8

0001077c <__libc_start_main@plt>:
   1077c:	add	ip, pc, #0, 12
   10780:	add	ip, ip, #73728	; 0x12000
   10784:	ldr	pc, [ip, #2224]!	; 0x8b0

00010788 <__sysv_signal@plt>:
   10788:	add	ip, pc, #0, 12
   1078c:	add	ip, ip, #73728	; 0x12000
   10790:	ldr	pc, [ip, #2216]!	; 0x8a8

00010794 <__gmon_start__@plt>:
   10794:	add	ip, pc, #0, 12
   10798:	add	ip, ip, #73728	; 0x12000
   1079c:	ldr	pc, [ip, #2208]!	; 0x8a0

000107a0 <getpid@plt>:
   107a0:	add	ip, pc, #0, 12
   107a4:	add	ip, ip, #73728	; 0x12000
   107a8:	ldr	pc, [ip, #2200]!	; 0x898

000107ac <exit@plt>:
   107ac:	add	ip, pc, #0, 12
   107b0:	add	ip, ip, #73728	; 0x12000
   107b4:	ldr	pc, [ip, #2192]!	; 0x890

000107b8 <strlen@plt>:
   107b8:	add	ip, pc, #0, 12
   107bc:	add	ip, ip, #73728	; 0x12000
   107c0:	ldr	pc, [ip, #2184]!	; 0x888

000107c4 <fprintf@plt>:
   107c4:	add	ip, pc, #0, 12
   107c8:	add	ip, ip, #73728	; 0x12000
   107cc:	ldr	pc, [ip, #2176]!	; 0x880

000107d0 <__isoc99_sscanf@plt>:
   107d0:	add	ip, pc, #0, 12
   107d4:	add	ip, ip, #73728	; 0x12000
   107d8:	ldr	pc, [ip, #2168]!	; 0x878

000107dc <fclose@plt>:
   107dc:	add	ip, pc, #0, 12
   107e0:	add	ip, ip, #73728	; 0x12000
   107e4:	ldr	pc, [ip, #2160]!	; 0x870

000107e8 <fputc@plt>:
   107e8:	add	ip, pc, #0, 12
   107ec:	add	ip, ip, #73728	; 0x12000
   107f0:	ldr	pc, [ip, #2152]!	; 0x868

000107f4 <sprintf@plt>:
   107f4:	add	ip, pc, #0, 12
   107f8:	add	ip, ip, #73728	; 0x12000
   107fc:	ldr	pc, [ip, #2144]!	; 0x860

00010800 <strncmp@plt>:
   10800:	add	ip, pc, #0, 12
   10804:	add	ip, ip, #73728	; 0x12000
   10808:	ldr	pc, [ip, #2136]!	; 0x858

0001080c <abort@plt>:
   1080c:	add	ip, pc, #0, 12
   10810:	add	ip, ip, #73728	; 0x12000
   10814:	ldr	pc, [ip, #2128]!	; 0x850

Disassembly of section .text:

00010818 <error@@Base-0x604>:
   10818:	ldr	r2, [pc, #108]	; 1088c <abort@plt+0x80>
   1081c:	mov	r3, #0
   10820:	strd	r4, [sp, #-16]!
   10824:	mov	r5, r1
   10828:	str	r6, [sp, #8]
   1082c:	str	lr, [sp, #12]
   10830:	sub	sp, sp, #8
   10834:	ldr	r6, [pc, #84]	; 10890 <abort@plt+0x84>
   10838:	add	r2, pc, r2
   1083c:	str	r0, [sp, #4]
   10840:	add	r0, sp, #4
   10844:	bl	11000 <error@@Base+0x1e4>
   10848:	ldr	r3, [sp, #4]
   1084c:	add	r6, pc, r6
   10850:	cmp	r3, #0
   10854:	ble	10878 <abort@plt+0x6c>
   10858:	sub	r5, r5, #4
   1085c:	mov	r4, #0
   10860:	ldr	r0, [r5, #4]!
   10864:	add	r4, r4, #1
   10868:	bl	10988 <abort@plt+0x17c>
   1086c:	ldr	r3, [sp, #4]
   10870:	cmp	r3, r4
   10874:	bgt	10860 <abort@plt+0x54>
   10878:	ldr	r3, [pc, #20]	; 10894 <abort@plt+0x88>
   1087c:	mov	r1, #0
   10880:	ldr	r0, [r6, r3]
   10884:	bl	10a68 <abort@plt+0x25c>
   10888:	bl	10da0 <abort@plt+0x594>
   1088c:			; <UNDEFINED> instruction: 0x00001cb8
   10890:	andeq	r2, r1, ip, lsr #15
   10894:	andeq	r0, r0, r8, lsl #1
   10898:	mov	fp, #0
   1089c:	mov	lr, #0
   108a0:	pop	{r1}		; (ldr r1, [sp], #4)
   108a4:	mov	r2, sp
   108a8:	push	{r2}		; (str r2, [sp, #-4]!)
   108ac:	push	{r0}		; (str r0, [sp, #-4]!)
   108b0:	ldr	ip, [pc, #16]	; 108c8 <abort@plt+0xbc>
   108b4:	push	{ip}		; (str ip, [sp, #-4]!)
   108b8:	ldr	r0, [pc, #12]	; 108cc <abort@plt+0xc0>
   108bc:	ldr	r3, [pc, #12]	; 108d0 <abort@plt+0xc4>
   108c0:	bl	1077c <__libc_start_main@plt>
   108c4:	bl	1080c <abort@plt>
   108c8:	andeq	r2, r1, r8, ror #9
   108cc:	andeq	r0, r1, r8, lsl r8
   108d0:	andeq	r2, r1, r8, lsl #9
   108d4:	ldr	r3, [pc, #20]	; 108f0 <abort@plt+0xe4>
   108d8:	ldr	r2, [pc, #20]	; 108f4 <abort@plt+0xe8>
   108dc:	add	r3, pc, r3
   108e0:	ldr	r2, [r3, r2]
   108e4:	cmp	r2, #0
   108e8:	bxeq	lr
   108ec:	b	10794 <__gmon_start__@plt>
   108f0:	andeq	r2, r1, ip, lsl r7
   108f4:	andeq	r0, r0, r4, ror r0
   108f8:	ldr	r0, [pc, #24]	; 10918 <abort@plt+0x10c>
   108fc:	ldr	r3, [pc, #24]	; 1091c <abort@plt+0x110>
   10900:	cmp	r3, r0
   10904:	bxeq	lr
   10908:	ldr	r3, [pc, #16]	; 10920 <abort@plt+0x114>
   1090c:	cmp	r3, #0
   10910:	bxeq	lr
   10914:	bx	r3
   10918:	andeq	r3, r2, r4, lsr #1
   1091c:	andeq	r3, r2, r4, lsr #1
   10920:	andeq	r0, r0, r0
   10924:	ldr	r0, [pc, #36]	; 10950 <abort@plt+0x144>
   10928:	ldr	r1, [pc, #36]	; 10954 <abort@plt+0x148>
   1092c:	sub	r1, r1, r0
   10930:	asr	r1, r1, #2
   10934:	add	r1, r1, r1, lsr #31
   10938:	asrs	r1, r1, #1
   1093c:	bxeq	lr
   10940:	ldr	r3, [pc, #16]	; 10958 <abort@plt+0x14c>
   10944:	cmp	r3, #0
   10948:	bxeq	lr
   1094c:	bx	r3
   10950:	andeq	r3, r2, r4, lsr #1
   10954:	andeq	r3, r2, r4, lsr #1
   10958:	andeq	r0, r0, r0
   1095c:	push	{r4, lr}
   10960:	ldr	r4, [pc, #24]	; 10980 <abort@plt+0x174>
   10964:	ldrb	r3, [r4]
   10968:	cmp	r3, #0
   1096c:	popne	{r4, pc}
   10970:	bl	108f8 <abort@plt+0xec>
   10974:	mov	r3, #1
   10978:	strb	r3, [r4]
   1097c:	pop	{r4, pc}
   10980:	andeq	r3, r2, r4, lsr #1
   10984:	b	10924 <abort@plt+0x118>
   10988:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1098c:	mov	r1, r0
   10990:	ldr	r4, [pc, #76]	; 109e4 <abort@plt+0x1d8>
   10994:	strd	r6, [sp, #8]
   10998:	ldr	r3, [pc, #72]	; 109e8 <abort@plt+0x1dc>
   1099c:	str	r8, [sp, #16]
   109a0:	str	lr, [sp, #20]
   109a4:	add	r4, pc, r4
   109a8:	ldr	r5, [r4, r3]
   109ac:	mov	r0, r5
   109b0:	ldrd	r6, [r5]
   109b4:	bl	11998 <error@@Base+0xb7c>
   109b8:	ldr	r3, [pc, #44]	; 109ec <abort@plt+0x1e0>
   109bc:	ldm	r5, {r1, r2}
   109c0:	ldr	r8, [sp, #16]
   109c4:	ldr	r0, [r4, r3]
   109c8:	sub	r2, r2, r7
   109cc:	sub	r1, r1, r6
   109d0:	ldrd	r4, [sp]
   109d4:	ldrd	r6, [sp, #8]
   109d8:	ldr	lr, [sp, #20]
   109dc:	add	sp, sp, #24
   109e0:	b	109f0 <abort@plt+0x1e4>
   109e4:	andeq	r2, r1, r4, asr r6
   109e8:	andeq	r0, r0, ip, ror r0
   109ec:	andeq	r0, r0, r8, lsl #1
   109f0:	cmp	r1, #0
   109f4:	beq	10a5c <abort@plt+0x250>
   109f8:	sub	r3, r1, r2
   109fc:	vldr	d6, [pc, #92]	; 10a60 <abort@plt+0x254>
   10a00:	vmov	s14, r3
   10a04:	vcvt.f64.s32	d7, s14
   10a08:	vmul.f64	d7, d7, d6
   10a0c:	vmov	s13, r1
   10a10:	vcvt.f64.s32	d5, s13
   10a14:	vdiv.f64	d6, d7, d5
   10a18:	vcmpe.f64	d6, #0.0
   10a1c:	vmrs	APSR_nzcv, fpscr
   10a20:	blt	10a50 <abort@plt+0x244>
   10a24:	mov	r3, #0
   10a28:	ldr	r2, [r0, r3, lsl #2]
   10a2c:	add	ip, r3, #1
   10a30:	add	r2, r2, r1
   10a34:	str	r2, [r0, r3, lsl #2]
   10a38:	sxth	r3, ip
   10a3c:	vmov	s15, r3
   10a40:	vcvt.f64.s32	d7, s15
   10a44:	vcmpe.f64	d7, d6
   10a48:	vmrs	APSR_nzcv, fpscr
   10a4c:	bls	10a28 <abort@plt+0x21c>
   10a50:	ldr	r3, [r0, #404]	; 0x194
   10a54:	add	r1, r3, r1
   10a58:	str	r1, [r0, #404]	; 0x194
   10a5c:	bx	lr
   10a60:	andeq	r0, r0, r0
   10a64:	subsmi	r0, r9, r0
   10a68:	ldr	r3, [r0, #404]	; 0x194
   10a6c:	cmp	r3, #0
   10a70:	bxeq	lr
   10a74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   10a78:	mov	r4, #0
   10a7c:	strd	r6, [sp, #8]
   10a80:	mov	r6, r0
   10a84:	mov	r0, r1
   10a88:	ldr	r1, [pc, #144]	; 10b20 <abort@plt+0x314>
   10a8c:	sub	r5, r6, #4
   10a90:	str	r8, [sp, #16]
   10a94:	ldr	r8, [pc, #136]	; 10b24 <abort@plt+0x318>
   10a98:	str	lr, [sp, #20]
   10a9c:	vpush	{d8}
   10aa0:	sub	sp, sp, #8
   10aa4:	vldr	d8, [pc, #108]	; 10b18 <abort@plt+0x30c>
   10aa8:	add	r1, pc, r1
   10aac:	bl	10f40 <error@@Base+0x124>
   10ab0:	add	r8, pc, r8
   10ab4:	mov	r7, r0
   10ab8:	ldr	r3, [r5, #4]!
   10abc:	mov	r2, r4
   10ac0:	mov	r1, r8
   10ac4:	add	r4, r4, #1
   10ac8:	mov	r0, r7
   10acc:	vldr	s13, [r6, #404]	; 0x194
   10ad0:	vmov	s14, r3
   10ad4:	vcvt.f64.s32	d6, s13
   10ad8:	vcvt.f64.s32	d7, s14
   10adc:	vmul.f64	d7, d7, d8
   10ae0:	vdiv.f64	d5, d7, d6
   10ae4:	vstr	d5, [sp]
   10ae8:	bl	107c4 <fprintf@plt>
   10aec:	cmp	r4, #101	; 0x65
   10af0:	bne	10ab8 <abort@plt+0x2ac>
   10af4:	mov	r0, r7
   10af8:	add	sp, sp, #8
   10afc:	vpop	{d8}
   10b00:	ldrd	r4, [sp]
   10b04:	ldrd	r6, [sp, #8]
   10b08:	ldr	r8, [sp, #16]
   10b0c:	ldr	lr, [sp, #20]
   10b10:	add	sp, sp, #24
   10b14:	b	10c7c <abort@plt+0x470>
   10b18:	andeq	r0, r0, r0
   10b1c:	subsmi	r0, r9, r0
   10b20:	andeq	r1, r0, r4, ror sl
   10b24:	andeq	r1, r0, r0, ror sl
   10b28:	ldr	r3, [pc, #96]	; 10b90 <abort@plt+0x384>
   10b2c:	strd	r4, [sp, #-16]!
   10b30:	ldr	r2, [pc, #92]	; 10b94 <abort@plt+0x388>
   10b34:	str	r6, [sp, #8]
   10b38:	mov	r6, r0
   10b3c:	str	lr, [sp, #12]
   10b40:	sub	sp, sp, #112	; 0x70
   10b44:	add	r3, pc, r3
   10b48:	add	r4, sp, #12
   10b4c:	ldr	r3, [r3, r2]
   10b50:	ldr	r5, [r3]
   10b54:	bl	107a0 <getpid@plt>
   10b58:	ldr	r1, [pc, #56]	; 10b98 <abort@plt+0x38c>
   10b5c:	mov	r3, r0
   10b60:	mov	r0, r4
   10b64:	str	r6, [sp]
   10b68:	mov	r2, r5
   10b6c:	add	r1, pc, r1
   10b70:	bl	107f4 <sprintf@plt>
   10b74:	mov	r0, r4
   10b78:	bl	1074c <strdup@plt>
   10b7c:	add	sp, sp, #112	; 0x70
   10b80:	ldrd	r4, [sp]
   10b84:	ldr	r6, [sp, #8]
   10b88:	add	sp, sp, #12
   10b8c:	pop	{pc}		; (ldr pc, [sp], #4)
   10b90:			; <UNDEFINED> instruction: 0x000124b4
   10b94:	andeq	r0, r0, r8, ror r0
   10b98:	andeq	r1, r0, r0, asr #19
   10b9c:	ldr	r3, [pc, #116]	; 10c18 <abort@plt+0x40c>
   10ba0:	mov	r6, r0
   10ba4:	str	r7, [sp, #-8]!
   10ba8:	ldr	r2, [pc, #108]	; 10c1c <abort@plt+0x410>
   10bac:	str	lr, [sp, #4]
   10bb0:	add	r3, pc, r3
   10bb4:	ldr	r3, [r3, r2]
   10bb8:	ldr	r3, [r3]
   10bbc:	cmp	r3, #0
   10bc0:	beq	10bc8 <abort@plt+0x3bc>
   10bc4:	blx	r3
   10bc8:	ldr	r3, [pc, #80]	; 10c20 <abort@plt+0x414>
   10bcc:	add	r3, pc, r3
   10bd0:	ldrsh	r2, [r3]
   10bd4:	cmp	r2, #0
   10bd8:	ble	10c10 <abort@plt+0x404>
   10bdc:	mov	r5, r3
   10be0:	mov	r4, #1
   10be4:	mov	r0, r4
   10be8:	add	r4, r4, #1
   10bec:	bl	10b28 <abort@plt+0x31c>
   10bf0:	mov	r7, r0
   10bf4:	sxth	r4, r4
   10bf8:	bl	10758 <unlink@plt>
   10bfc:	mov	r0, r7
   10c00:	bl	10734 <free@plt>
   10c04:	ldrsh	r3, [r5]
   10c08:	cmp	r3, r4
   10c0c:	bge	10be4 <abort@plt+0x3d8>
   10c10:	mov	r0, r6
   10c14:	bl	107ac <exit@plt>
   10c18:	andeq	r2, r1, r8, asr #8
   10c1c:	andeq	r0, r0, r0, lsl #1
   10c20:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   10c24:	ldrb	r3, [r0]
   10c28:	ldrb	r2, [r1]
   10c2c:	cmp	r3, #0
   10c30:	beq	10c58 <abort@plt+0x44c>
   10c34:	cmp	r2, r3
   10c38:	beq	10c48 <abort@plt+0x43c>
   10c3c:	b	10c64 <abort@plt+0x458>
   10c40:	cmp	r3, r2
   10c44:	bne	10c64 <abort@plt+0x458>
   10c48:	ldrb	r3, [r0, #1]!
   10c4c:	ldrb	r2, [r1, #1]!
   10c50:	cmp	r3, #0
   10c54:	bne	10c40 <abort@plt+0x434>
   10c58:	cmp	r2, #0
   10c5c:	beq	10c74 <abort@plt+0x468>
   10c60:	mov	r3, #0
   10c64:	cmp	r3, r2
   10c68:	mvncc	r0, #0
   10c6c:	movcs	r0, #1
   10c70:	bx	lr
   10c74:	mov	r0, r2
   10c78:	bx	lr
   10c7c:	ldr	r3, [pc, #48]	; 10cb4 <abort@plt+0x4a8>
   10c80:	ldr	r1, [pc, #48]	; 10cb8 <abort@plt+0x4ac>
   10c84:	add	r3, pc, r3
   10c88:	ldr	r1, [r3, r1]
   10c8c:	ldr	r1, [r1]
   10c90:	cmp	r1, r0
   10c94:	beq	10cb0 <abort@plt+0x4a4>
   10c98:	ldr	r1, [pc, #28]	; 10cbc <abort@plt+0x4b0>
   10c9c:	ldr	r3, [r3, r1]
   10ca0:	ldr	r3, [r3]
   10ca4:	cmp	r3, r0
   10ca8:	beq	10cb0 <abort@plt+0x4a4>
   10cac:	b	107dc <fclose@plt>
   10cb0:	bx	lr
   10cb4:	andeq	r2, r1, r4, ror r3
   10cb8:	andeq	r0, r0, r4, lsl #1
   10cbc:	andeq	r0, r0, ip, lsl #1
   10cc0:	push	{lr}		; (str lr, [sp, #-4]!)
   10cc4:	sub	sp, sp, #92	; 0x5c
   10cc8:	mov	r1, r0
   10ccc:	mov	r2, sp
   10cd0:	mov	r0, #3
   10cd4:	bl	10764 <__xstat@plt>
   10cd8:	clz	r0, r0
   10cdc:	lsr	r0, r0, #5
   10ce0:	add	sp, sp, #92	; 0x5c
   10ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   10ce8:	ldr	r2, [pc, #56]	; 10d28 <abort@plt+0x51c>
   10cec:	str	r4, [sp, #-8]!
   10cf0:	add	r2, pc, r2
   10cf4:	ldrh	r3, [r2]
   10cf8:	str	lr, [sp, #4]
   10cfc:	add	r3, r3, #1
   10d00:	sxth	r3, r3
   10d04:	mov	r0, r3
   10d08:	strh	r3, [r2]
   10d0c:	bl	10b28 <abort@plt+0x31c>
   10d10:	mov	r4, r0
   10d14:	bl	10758 <unlink@plt>
   10d18:	mov	r0, r4
   10d1c:	ldr	r4, [sp]
   10d20:	add	sp, sp, #4
   10d24:	pop	{pc}		; (ldr pc, [sp], #4)
   10d28:	andeq	r2, r1, lr, lsr #7
   10d2c:	str	r4, [sp, #-8]!
   10d30:	mov	r4, r0
   10d34:	str	lr, [sp, #4]
   10d38:	bl	107b8 <strlen@plt>
   10d3c:	uxth	r0, r0
   10d40:	sub	r3, r0, #1
   10d44:	sxth	r3, r3
   10d48:	cmp	r3, #0
   10d4c:	blt	10d8c <abort@plt+0x580>
   10d50:	ldrb	r2, [r4, r3]
   10d54:	cmp	r2, #47	; 0x2f
   10d58:	beq	10d8c <abort@plt+0x580>
   10d5c:	sub	r0, r0, #2
   10d60:	sxth	r3, r0
   10d64:	add	r2, r3, #1
   10d68:	add	r2, r4, r2
   10d6c:	b	10d80 <abort@plt+0x574>
   10d70:	ldrb	r0, [r2, #-1]!
   10d74:	cmp	r0, #47	; 0x2f
   10d78:	beq	10d8c <abort@plt+0x580>
   10d7c:	mov	r3, r1
   10d80:	tst	r3, #32768	; 0x8000
   10d84:	sub	r1, r3, #1
   10d88:	beq	10d70 <abort@plt+0x564>
   10d8c:	add	r0, r3, #1
   10d90:	add	r0, r4, r0
   10d94:	ldr	r4, [sp]
   10d98:	add	sp, sp, #4
   10d9c:	pop	{pc}		; (ldr pc, [sp], #4)
   10da0:	mov	r0, #0
   10da4:	str	r4, [sp, #-8]!
   10da8:	str	lr, [sp, #4]
   10dac:	bl	10b9c <abort@plt+0x390>
   10db0:	ldr	r2, [pc, #80]	; 10e08 <abort@plt+0x5fc>
   10db4:	str	r4, [sp, #-8]!
   10db8:	ldr	r1, [pc, #76]	; 10e0c <abort@plt+0x600>
   10dbc:	str	lr, [sp, #4]
   10dc0:	add	r2, pc, r2
   10dc4:	ldr	r1, [r2, r1]
   10dc8:	ldr	r1, [r1]
   10dcc:	cmp	r1, #0
   10dd0:	beq	10ddc <abort@plt+0x5d0>
   10dd4:	blx	r1
   10dd8:	bl	10da0 <abort@plt+0x594>
   10ddc:	mov	r3, r0
   10de0:	ldr	ip, [pc, #40]	; 10e10 <abort@plt+0x604>
   10de4:	ldr	r0, [pc, #40]	; 10e14 <abort@plt+0x608>
   10de8:	ldr	r1, [pc, #40]	; 10e18 <abort@plt+0x60c>
   10dec:	ldr	ip, [r2, ip]
   10df0:	ldr	r0, [r2, r0]
   10df4:	add	r1, pc, r1
   10df8:	ldr	r2, [ip]
   10dfc:	ldr	r0, [r0]
   10e00:	bl	107c4 <fprintf@plt>
   10e04:	b	10dd8 <abort@plt+0x5cc>
   10e08:	andeq	r2, r1, r8, lsr r2
   10e0c:	andeq	r0, r0, ip, rrx
   10e10:	andeq	r0, r0, r8, ror r0
   10e14:	andeq	r0, r0, r0, ror r0
   10e18:	andeq	r1, r0, r8, asr #14

00010e1c <error@@Base>:
   10e1c:	str	r4, [sp, #-8]!
   10e20:	mov	r3, r0
   10e24:	ldr	r4, [pc, #56]	; 10e64 <error@@Base+0x48>
   10e28:	str	lr, [sp, #4]
   10e2c:	ldr	r0, [pc, #52]	; 10e68 <error@@Base+0x4c>
   10e30:	ldr	r2, [pc, #52]	; 10e6c <error@@Base+0x50>
   10e34:	add	r4, pc, r4
   10e38:	ldr	r1, [pc, #48]	; 10e70 <error@@Base+0x54>
   10e3c:	ldr	ip, [r4, r0]
   10e40:	ldr	r0, [r4, r2]
   10e44:	add	r1, pc, r1
   10e48:	ldr	r2, [ip]
   10e4c:	ldr	r0, [r0]
   10e50:	bl	107c4 <fprintf@plt>
   10e54:	ldr	r3, [pc, #24]	; 10e74 <error@@Base+0x58>
   10e58:	ldr	r3, [r4, r3]
   10e5c:	ldr	r0, [r3]
   10e60:	bl	10b9c <abort@plt+0x390>
   10e64:	andeq	r2, r1, r4, asr #3
   10e68:	andeq	r0, r0, r8, ror r0
   10e6c:	andeq	r0, r0, r0, ror r0
   10e70:	andeq	r1, r0, r8, lsl #14
   10e74:	muleq	r0, r0, r0
   10e78:	str	r4, [sp, #-8]!
   10e7c:	str	lr, [sp, #4]
   10e80:	bl	10704 <calloc@plt>
   10e84:	cmp	r0, #0
   10e88:	beq	10e98 <error@@Base+0x7c>
   10e8c:	ldr	r4, [sp]
   10e90:	add	sp, sp, #4
   10e94:	pop	{pc}		; (ldr pc, [sp], #4)
   10e98:	ldr	r0, [pc, #4]	; 10ea4 <error@@Base+0x88>
   10e9c:	add	r0, pc, r0
   10ea0:	bl	10e1c <error@@Base>
   10ea4:			; <UNDEFINED> instruction: 0x000016b8
   10ea8:	ldr	r3, [pc, #40]	; 10ed8 <error@@Base+0xbc>
   10eac:	add	r3, pc, r3
   10eb0:	ldrb	r2, [r3, #2]
   10eb4:	cmp	r2, #0
   10eb8:	bxne	lr
   10ebc:	ldr	r0, [pc, #24]	; 10edc <error@@Base+0xc0>
   10ec0:	mov	r2, #1
   10ec4:	str	r4, [sp, #-8]!
   10ec8:	str	lr, [sp, #4]
   10ecc:	strb	r2, [r3, #2]
   10ed0:	add	r0, pc, r0
   10ed4:	bl	10e1c <error@@Base>
   10ed8:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   10edc:	andeq	r1, r0, r0, lsr #13
   10ee0:	ldr	r4, [pc, #68]	; 10f2c <error@@Base+0x110>
   10ee4:	mov	r3, r0
   10ee8:	push	{lr}		; (str lr, [sp, #-4]!)
   10eec:	sub	sp, sp, #12
   10ef0:	ldr	r0, [pc, #56]	; 10f30 <error@@Base+0x114>
   10ef4:	ldr	r2, [pc, #56]	; 10f34 <error@@Base+0x118>
   10ef8:	add	r4, pc, r4
   10efc:	ldr	ip, [r4, r0]
   10f00:	ldr	r0, [r4, r2]
   10f04:	str	r1, [sp]
   10f08:	ldr	r1, [pc, #40]	; 10f38 <error@@Base+0x11c>
   10f0c:	ldr	r2, [ip]
   10f10:	ldr	r0, [r0]
   10f14:	add	r1, pc, r1
   10f18:	bl	107c4 <fprintf@plt>
   10f1c:	ldr	r3, [pc, #24]	; 10f3c <error@@Base+0x120>
   10f20:	ldr	r3, [r4, r3]
   10f24:	ldr	r0, [r3]
   10f28:	bl	10b9c <abort@plt+0x390>
   10f2c:	andeq	r2, r1, r0, lsl #2
   10f30:	andeq	r0, r0, r8, ror r0
   10f34:	andeq	r0, r0, r0, ror r0
   10f38:	andeq	r1, r0, ip, ror #12
   10f3c:	muleq	r0, r0, r0
   10f40:	ldr	ip, [pc, #164]	; 10fec <error@@Base+0x1d0>
   10f44:	subs	r2, r0, #0
   10f48:	strd	r4, [sp, #-16]!
   10f4c:	mov	r4, r1
   10f50:	str	r6, [sp, #8]
   10f54:	str	lr, [sp, #12]
   10f58:	add	ip, pc, ip
   10f5c:	beq	10f9c <error@@Base+0x180>
   10f60:	mov	r5, r2
   10f64:	bl	10728 <fopen@plt>
   10f68:	cmp	r0, #0
   10f6c:	beq	10f80 <error@@Base+0x164>
   10f70:	ldrd	r4, [sp]
   10f74:	ldr	r6, [sp, #8]
   10f78:	add	sp, sp, #12
   10f7c:	pop	{pc}		; (ldr pc, [sp], #4)
   10f80:	ldrb	r3, [r4]
   10f84:	mov	r1, r5
   10f88:	cmp	r3, #119	; 0x77
   10f8c:	beq	10fc4 <error@@Base+0x1a8>
   10f90:	ldr	r0, [pc, #88]	; 10ff0 <error@@Base+0x1d4>
   10f94:	add	r0, pc, r0
   10f98:	bl	10ee0 <error@@Base+0xc4>
   10f9c:	ldrb	r3, [r1]
   10fa0:	cmp	r3, #114	; 0x72
   10fa4:	beq	10fd0 <error@@Base+0x1b4>
   10fa8:	ldr	r3, [pc, #68]	; 10ff4 <error@@Base+0x1d8>
   10fac:	ldrd	r4, [sp]
   10fb0:	ldr	r6, [sp, #8]
   10fb4:	add	sp, sp, #12
   10fb8:	ldr	r3, [ip, r3]
   10fbc:	ldr	r0, [r3]
   10fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   10fc4:	ldr	r0, [pc, #44]	; 10ff8 <error@@Base+0x1dc>
   10fc8:	add	r0, pc, r0
   10fcc:	bl	10ee0 <error@@Base+0xc4>
   10fd0:	ldr	r3, [pc, #36]	; 10ffc <error@@Base+0x1e0>
   10fd4:	ldrd	r4, [sp]
   10fd8:	ldr	r6, [sp, #8]
   10fdc:	add	sp, sp, #12
   10fe0:	ldr	r3, [ip, r3]
   10fe4:	ldr	r0, [r3]
   10fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   10fec:	andeq	r2, r1, r0, lsr #1
   10ff0:	andeq	r1, r0, r4, lsl r6
   10ff4:	andeq	r0, r0, ip, lsl #1
   10ff8:	andeq	r1, r0, r8, asr #11
   10ffc:	andeq	r0, r0, r4, lsl #1
   11000:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11004:	strd	r6, [sp, #8]
   11008:	mov	r6, r0
   1100c:	strd	r8, [sp, #16]
   11010:	mov	r9, r1
   11014:	mov	r8, r3
   11018:	strd	sl, [sp, #24]
   1101c:	str	lr, [sp, #32]
   11020:	sub	sp, sp, #20
   11024:	ldr	r5, [pc, #600]	; 11284 <error@@Base+0x468>
   11028:	str	r0, [sp]
   1102c:	ldr	r0, [r1]
   11030:	str	r2, [sp, #12]
   11034:	bl	10d2c <abort@plt+0x520>
   11038:	ldr	r3, [pc, #584]	; 11288 <error@@Base+0x46c>
   1103c:	add	r5, pc, r5
   11040:	ldr	r4, [pc, #580]	; 1128c <error@@Base+0x470>
   11044:	ldr	r3, [r5, r3]
   11048:	add	r4, pc, r4
   1104c:	mov	r1, r4
   11050:	str	r0, [r3]
   11054:	mov	r0, #2
   11058:	bl	10788 <__sysv_signal@plt>
   1105c:	mov	r1, r4
   11060:	mov	r0, #15
   11064:	bl	10788 <__sysv_signal@plt>
   11068:	ldr	sl, [r6]
   1106c:	cmp	sl, #1
   11070:	beq	11248 <error@@Base+0x42c>
   11074:	movle	r6, #0
   11078:	ble	111d0 <error@@Base+0x3b4>
   1107c:	ldr	r3, [pc, #524]	; 11290 <error@@Base+0x474>
   11080:	mov	r7, #1
   11084:	mov	r6, #0
   11088:	mov	r4, r7
   1108c:	add	r3, pc, r3
   11090:	str	r3, [sp, #8]
   11094:	mov	r3, sl
   11098:	mov	sl, r9
   1109c:	b	110c0 <error@@Base+0x2a4>
   110a0:	add	r4, r4, #1
   110a4:	add	r2, r6, #1
   110a8:	str	r5, [sl, r6, lsl #2]
   110ac:	sxth	r4, r4
   110b0:	sxth	r6, r2
   110b4:	cmp	r4, r3
   110b8:	mov	r7, r4
   110bc:	bge	111d0 <error@@Base+0x3b4>
   110c0:	ldr	r5, [sl, r4, lsl #2]
   110c4:	lsl	r9, r4, #2
   110c8:	ldrb	r2, [r5]
   110cc:	cmp	r2, #45	; 0x2d
   110d0:	bne	110a0 <error@@Base+0x284>
   110d4:	ldrb	fp, [r5, #1]
   110d8:	cmp	fp, #0
   110dc:	beq	110a0 <error@@Base+0x284>
   110e0:	mov	r0, r5
   110e4:	str	r3, [sp, #4]
   110e8:	bl	107b8 <strlen@plt>
   110ec:	mov	r2, r0
   110f0:	mov	r1, r5
   110f4:	ldr	r0, [sp, #8]
   110f8:	bl	10800 <strncmp@plt>
   110fc:	cmp	r0, #0
   11100:	beq	1125c <error@@Base+0x440>
   11104:	ldr	r3, [sp, #4]
   11108:	add	r7, r7, #1
   1110c:	cmp	r7, r3
   11110:	addlt	r9, sl, r9
   11114:	movge	r0, #0
   11118:	ldrlt	r0, [r9, #4]
   1111c:	cmp	r8, #0
   11120:	beq	11164 <error@@Base+0x348>
   11124:	ldrb	r2, [r8]
   11128:	cmp	r2, #0
   1112c:	beq	11164 <error@@Base+0x348>
   11130:	cmp	fp, r2
   11134:	beq	11174 <error@@Base+0x358>
   11138:	mov	r2, #0
   1113c:	b	11148 <error@@Base+0x32c>
   11140:	cmp	fp, ip
   11144:	beq	11178 <error@@Base+0x35c>
   11148:	add	r2, r2, #1
   1114c:	sxth	r2, r2
   11150:	add	r1, r2, r2, lsl #1
   11154:	ldrb	ip, [r8, r1, lsl #2]
   11158:	add	r1, r8, r1, lsl #2
   1115c:	cmp	ip, #0
   11160:	bne	11140 <error@@Base+0x324>
   11164:	ldr	r0, [pc, #296]	; 11294 <error@@Base+0x478>
   11168:	mov	r1, r5
   1116c:	add	r0, pc, r0
   11170:	bl	10ee0 <error@@Base+0xc4>
   11174:	mov	r1, r8
   11178:	ldr	r2, [r1, #4]
   1117c:	cmp	r2, #0
   11180:	beq	11208 <error@@Base+0x3ec>
   11184:	ldrb	ip, [r5, #2]
   11188:	cmp	ip, #0
   1118c:	bne	111f4 <error@@Base+0x3d8>
   11190:	cmp	r0, #0
   11194:	beq	11264 <error@@Base+0x448>
   11198:	ldr	r1, [r2]
   1119c:	cmp	r1, #0
   111a0:	bne	11274 <error@@Base+0x458>
   111a4:	str	r0, [r2]
   111a8:	uxth	r2, r4
   111ac:	ldrb	r1, [r5, #2]
   111b0:	add	r4, r2, #1
   111b4:	sxth	r4, r4
   111b8:	cmp	r1, #0
   111bc:	addeq	r4, r2, #2
   111c0:	sxtheq	r4, r4
   111c4:	cmp	r4, r3
   111c8:	mov	r7, r4
   111cc:	blt	110c0 <error@@Base+0x2a4>
   111d0:	ldr	r3, [sp]
   111d4:	str	r6, [r3]
   111d8:	add	sp, sp, #20
   111dc:	ldrd	r4, [sp]
   111e0:	ldrd	r6, [sp, #8]
   111e4:	ldrd	r8, [sp, #16]
   111e8:	ldrd	sl, [sp, #24]
   111ec:	add	sp, sp, #32
   111f0:	pop	{pc}		; (ldr pc, [sp], #4)
   111f4:	ldr	r1, [r2]
   111f8:	cmp	r1, #0
   111fc:	bne	11274 <error@@Base+0x458>
   11200:	add	r0, r5, #2
   11204:	b	111a4 <error@@Base+0x388>
   11208:	ldr	r3, [r1, #8]
   1120c:	cmp	r3, #0
   11210:	beq	11164 <error@@Base+0x348>
   11214:	ldrb	r2, [r5, #2]
   11218:	cmp	r2, #0
   1121c:	bne	11164 <error@@Base+0x348>
   11220:	ldrb	r2, [r3]
   11224:	cmp	r2, #0
   11228:	bne	11274 <error@@Base+0x458>
   1122c:	mov	r2, #1
   11230:	add	r4, r4, #1
   11234:	sxth	r4, r4
   11238:	strb	r2, [r3]
   1123c:	ldr	r3, [sp]
   11240:	ldr	r3, [r3]
   11244:	b	110b4 <error@@Base+0x298>
   11248:	ldr	r3, [pc, #72]	; 11298 <error@@Base+0x47c>
   1124c:	ldr	r3, [r5, r3]
   11250:	ldrb	r6, [r3]
   11254:	cmp	r6, #0
   11258:	beq	111d0 <error@@Base+0x3b4>
   1125c:	ldr	r0, [sp, #12]
   11260:	bl	10db0 <abort@plt+0x5a4>
   11264:	ldr	r3, [r1, #8]
   11268:	cmp	r3, #0
   1126c:	bne	11220 <error@@Base+0x404>
   11270:	b	11164 <error@@Base+0x348>
   11274:	ldr	r0, [pc, #32]	; 1129c <error@@Base+0x480>
   11278:	mov	r1, r5
   1127c:	add	r0, pc, r0
   11280:	bl	10ee0 <error@@Base+0xc4>
   11284:			; <UNDEFINED> instruction: 0x00011fbc
   11288:	andeq	r0, r0, r8, ror r0
   1128c:			; <UNDEFINED> instruction: 0xfffffe58
   11290:	andeq	r1, r0, r0, lsr r5
   11294:	andeq	r1, r0, r8, asr r4
   11298:	andeq	r0, r0, r8, rrx
   1129c:	andeq	r1, r0, r8, asr r3
   112a0:	ldr	r2, [pc, #60]	; 112e4 <error@@Base+0x4c8>
   112a4:	mov	r3, r0
   112a8:	push	{lr}		; (str lr, [sp, #-4]!)
   112ac:	sub	sp, sp, #12
   112b0:	ldr	ip, [pc, #48]	; 112e8 <error@@Base+0x4cc>
   112b4:	ldr	r0, [pc, #48]	; 112ec <error@@Base+0x4d0>
   112b8:	add	r2, pc, r2
   112bc:	ldr	ip, [r2, ip]
   112c0:	ldr	r0, [r2, r0]
   112c4:	str	r1, [sp]
   112c8:	ldr	r1, [pc, #32]	; 112f0 <error@@Base+0x4d4>
   112cc:	ldr	r2, [ip]
   112d0:	ldr	r0, [r0]
   112d4:	add	r1, pc, r1
   112d8:	bl	107c4 <fprintf@plt>
   112dc:	add	sp, sp, #12
   112e0:	pop	{pc}		; (ldr pc, [sp], #4)
   112e4:	andeq	r1, r1, r0, asr #26
   112e8:	andeq	r0, r0, r8, ror r0
   112ec:	andeq	r0, r0, r0, ror r0
   112f0:	andeq	r1, r0, ip, lsr #5
   112f4:	andeq	r0, r0, r0
   112f8:	strd	r4, [sp, #-16]!
   112fc:	mov	r2, r0
   11300:	mov	r5, r1
   11304:	ldr	r4, [pc, #76]	; 11358 <error@@Base+0x53c>
   11308:	mov	r1, #99	; 0x63
   1130c:	str	r6, [sp, #8]
   11310:	str	lr, [sp, #12]
   11314:	add	r4, pc, r4
   11318:	mov	r0, r4
   1131c:	bl	10740 <fgets@plt>
   11320:	cmp	r0, #0
   11324:	beq	11348 <error@@Base+0x52c>
   11328:	ldr	r1, [pc, #44]	; 1135c <error@@Base+0x540>
   1132c:	mov	r2, r5
   11330:	mov	r0, r4
   11334:	add	r1, pc, r1
   11338:	bl	107d0 <__isoc99_sscanf@plt>
   1133c:	sub	r0, r0, #1
   11340:	clz	r0, r0
   11344:	lsr	r0, r0, #5
   11348:	ldrd	r4, [sp]
   1134c:	ldr	r6, [sp, #8]
   11350:	add	sp, sp, #12
   11354:	pop	{pc}		; (ldr pc, [sp], #4)
   11358:	muleq	r1, r0, sp
   1135c:			; <UNDEFINED> instruction: 0x000012b8
   11360:	strd	r4, [sp, #-16]!
   11364:	mov	r5, r1
   11368:	mov	r1, #99	; 0x63
   1136c:	ldr	r4, [pc, #84]	; 113c8 <error@@Base+0x5ac>
   11370:	str	r6, [sp, #8]
   11374:	mov	r6, r2
   11378:	mov	r2, r0
   1137c:	str	lr, [sp, #12]
   11380:	add	r4, pc, r4
   11384:	mov	r0, r4
   11388:	bl	10740 <fgets@plt>
   1138c:	cmp	r0, #0
   11390:	beq	113b8 <error@@Base+0x59c>
   11394:	ldr	r1, [pc, #48]	; 113cc <error@@Base+0x5b0>
   11398:	mov	r3, r6
   1139c:	mov	r2, r5
   113a0:	mov	r0, r4
   113a4:	add	r1, pc, r1
   113a8:	bl	107d0 <__isoc99_sscanf@plt>
   113ac:	sub	r0, r0, #2
   113b0:	clz	r0, r0
   113b4:	lsr	r0, r0, #5
   113b8:	ldrd	r4, [sp]
   113bc:	ldr	r6, [sp, #8]
   113c0:	add	sp, sp, #12
   113c4:	pop	{pc}		; (ldr pc, [sp], #4)
   113c8:	andeq	r1, r1, r4, lsr #26
   113cc:	andeq	r1, r0, r4, asr #4
   113d0:	ldr	r0, [r0, #8]
   113d4:	ldr	r1, [r1, #8]
   113d8:	b	10c24 <abort@plt+0x418>
   113dc:	subs	ip, r1, #0
   113e0:	mov	r3, r0
   113e4:	bne	113fc <error@@Base+0x5e0>
   113e8:	ldr	r0, [pc, #72]	; 11438 <error@@Base+0x61c>
   113ec:	mov	r2, #8
   113f0:	mov	r1, #1
   113f4:	add	r0, pc, r0
   113f8:	b	10770 <fwrite@plt>
   113fc:	ldr	r3, [r2]
   11400:	vmov	s15, ip
   11404:	vldr	d5, [pc, #36]	; 11430 <error@@Base+0x614>
   11408:	ldr	r1, [pc, #44]	; 1143c <error@@Base+0x620>
   1140c:	sub	r3, ip, r3
   11410:	vmov	s14, r3
   11414:	add	r1, pc, r1
   11418:	vcvt.f64.s32	d6, s15
   1141c:	vcvt.f64.s32	d7, s14
   11420:	vmul.f64	d7, d7, d5
   11424:	vdiv.f64	d7, d7, d6
   11428:	vmov	r2, r3, d7
   1142c:	b	107c4 <fprintf@plt>
   11430:	andeq	r0, r0, r0
   11434:	subsmi	r0, r9, r0
   11438:	strdeq	r1, [r0], -ip
   1143c:	andeq	r1, r0, r8, ror #3
   11440:	strd	r4, [sp, #-16]!
   11444:	subs	r4, r1, #0
   11448:	mov	r5, r0
   1144c:	str	r6, [sp, #8]
   11450:	str	lr, [sp, #12]
   11454:	beq	114a0 <error@@Base+0x684>
   11458:	ldr	r1, [pc, #92]	; 114bc <error@@Base+0x6a0>
   1145c:	ldrd	r2, [r4]
   11460:	add	r1, pc, r1
   11464:	bl	107c4 <fprintf@plt>
   11468:	mov	r2, r4
   1146c:	mov	r0, r5
   11470:	ldr	r1, [r2], #4
   11474:	bl	113dc <error@@Base+0x5c0>
   11478:	ldr	r0, [pc, #64]	; 114c0 <error@@Base+0x6a4>
   1147c:	mov	r3, r5
   11480:	mov	r2, #3
   11484:	mov	r1, #1
   11488:	ldrd	r4, [sp]
   1148c:	ldr	r6, [sp, #8]
   11490:	add	r0, pc, r0
   11494:	ldr	lr, [sp, #12]
   11498:	add	sp, sp, #16
   1149c:	b	10770 <fwrite@plt>
   114a0:	mov	r3, r0
   114a4:	ldr	r0, [pc, #24]	; 114c4 <error@@Base+0x6a8>
   114a8:	mov	r2, #26
   114ac:	mov	r1, #1
   114b0:	add	r0, pc, r0
   114b4:	bl	10770 <fwrite@plt>
   114b8:	b	11478 <error@@Base+0x65c>
   114bc:	andeq	r1, r0, r4, lsr #3
   114c0:	muleq	r0, ip, r1
   114c4:	andeq	r1, r0, r0, ror #2
   114c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   114cc:	mov	r5, r1
   114d0:	ldr	r1, [pc, #340]	; 1162c <error@@Base+0x810>
   114d4:	strd	r6, [sp, #8]
   114d8:	mov	r6, r0
   114dc:	strd	r8, [sp, #16]
   114e0:	mov	r9, r2
   114e4:	mov	r2, r3
   114e8:	strd	sl, [sp, #24]
   114ec:	str	lr, [sp, #32]
   114f0:	sub	sp, sp, #4
   114f4:	ldrb	r8, [sp, #40]	; 0x28
   114f8:	add	r1, pc, r1
   114fc:	ldrb	sl, [sp, #44]	; 0x2c
   11500:	bl	107c4 <fprintf@plt>
   11504:	mov	r0, r6
   11508:	mov	r1, #0
   1150c:	bl	11440 <error@@Base+0x624>
   11510:	cmp	r8, #0
   11514:	bne	115bc <error@@Base+0x7a0>
   11518:	ldr	r2, [pc, #272]	; 11630 <error@@Base+0x814>
   1151c:	add	r2, pc, r2
   11520:	ldr	r1, [pc, #268]	; 11634 <error@@Base+0x818>
   11524:	sub	fp, r9, #1
   11528:	mov	r0, r6
   1152c:	uxth	fp, fp
   11530:	mov	r4, #1
   11534:	ldr	r7, [pc, #252]	; 11638 <error@@Base+0x81c>
   11538:	add	fp, fp, #2
   1153c:	add	r1, pc, r1
   11540:	bl	107c4 <fprintf@plt>
   11544:	add	r7, pc, r7
   11548:	ldr	r3, [r5, r4, lsl #3]
   1154c:	mov	r0, r6
   11550:	add	r1, r5, r4, lsl #3
   11554:	cmp	r3, #0
   11558:	ble	11570 <error@@Base+0x754>
   1155c:	bl	11440 <error@@Base+0x624>
   11560:	mov	r2, r4
   11564:	mov	r1, r7
   11568:	mov	r0, r6
   1156c:	bl	107c4 <fprintf@plt>
   11570:	add	r4, r4, #1
   11574:	cmp	fp, r4
   11578:	bne	11548 <error@@Base+0x72c>
   1157c:	cmp	r8, #0
   11580:	beq	11598 <error@@Base+0x77c>
   11584:	add	r1, r9, #1
   11588:	ldr	r3, [r5, r1, lsl #3]
   1158c:	add	r1, r5, r1, lsl #3
   11590:	cmp	r3, #0
   11594:	bgt	115c8 <error@@Base+0x7ac>
   11598:	cmp	sl, #0
   1159c:	bne	115ec <error@@Base+0x7d0>
   115a0:	add	sp, sp, #4
   115a4:	ldrd	r4, [sp]
   115a8:	ldrd	r6, [sp, #8]
   115ac:	ldrd	r8, [sp, #16]
   115b0:	ldrd	sl, [sp, #24]
   115b4:	add	sp, sp, #32
   115b8:	pop	{pc}		; (ldr pc, [sp], #4)
   115bc:	ldr	r2, [pc, #120]	; 1163c <error@@Base+0x820>
   115c0:	add	r2, pc, r2
   115c4:	b	11520 <error@@Base+0x704>
   115c8:	mov	r0, r6
   115cc:	bl	11440 <error@@Base+0x624>
   115d0:	ldr	r1, [pc, #104]	; 11640 <error@@Base+0x824>
   115d4:	mov	r2, r9
   115d8:	mov	r0, r6
   115dc:	add	r1, pc, r1
   115e0:	bl	107c4 <fprintf@plt>
   115e4:	cmp	sl, #0
   115e8:	beq	115a0 <error@@Base+0x784>
   115ec:	mov	r1, r5
   115f0:	mov	r0, r6
   115f4:	bl	11440 <error@@Base+0x624>
   115f8:	ldr	r0, [pc, #68]	; 11644 <error@@Base+0x828>
   115fc:	mov	r3, r6
   11600:	mov	r2, #7
   11604:	mov	r1, #1
   11608:	add	r0, pc, r0
   1160c:	add	sp, sp, #4
   11610:	ldrd	r4, [sp]
   11614:	ldrd	r6, [sp, #8]
   11618:	ldrd	r8, [sp, #16]
   1161c:	ldrd	sl, [sp, #24]
   11620:	ldr	lr, [sp, #32]
   11624:	add	sp, sp, #36	; 0x24
   11628:	b	10770 <fwrite@plt>
   1162c:	andeq	r1, r0, r8, asr #2
   11630:	andeq	r1, r0, ip, lsl r1
   11634:	andeq	r1, r0, r4, lsl r0
   11638:	andeq	r1, r0, r4, lsl #2
   1163c:	andeq	r1, r0, r0, ror r0
   11640:	andeq	r1, r0, r8, ror r0
   11644:	andeq	r1, r0, r8, asr r0
   11648:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1164c:	add	r5, r1, #4096	; 0x1000
   11650:	mov	r4, r2
   11654:	strd	r6, [sp, #8]
   11658:	mov	r6, r0
   1165c:	mov	r0, r1
   11660:	str	r8, [sp, #16]
   11664:	str	lr, [sp, #20]
   11668:	bl	120e8 <error@@Base+0x12cc>
   1166c:	ldr	r2, [pc, #160]	; 11714 <error@@Base+0x8f8>
   11670:	ldr	r1, [r5, #3952]	; 0xf70
   11674:	ldr	r0, [r5, #3956]	; 0xf74
   11678:	add	r2, pc, r2
   1167c:	bl	11ed4 <error@@Base+0x10b8>
   11680:	ldr	r1, [pc, #144]	; 11718 <error@@Base+0x8fc>
   11684:	mov	r2, r4
   11688:	mov	r0, r6
   1168c:	add	r1, pc, r1
   11690:	bl	107c4 <fprintf@plt>
   11694:	mov	r0, r6
   11698:	mov	r1, #0
   1169c:	bl	11440 <error@@Base+0x624>
   116a0:	mov	r1, r6
   116a4:	mov	r0, #10
   116a8:	bl	107e8 <fputc@plt>
   116ac:	ldr	r3, [r5, #3956]	; 0xf74
   116b0:	cmp	r3, #0
   116b4:	ble	11700 <error@@Base+0x8e4>
   116b8:	ldr	r7, [pc, #92]	; 1171c <error@@Base+0x900>
   116bc:	mov	r4, #0
   116c0:	add	r7, pc, r7
   116c4:	ldr	r3, [r5, #3952]	; 0xf70
   116c8:	mov	r0, r6
   116cc:	ldr	r1, [r3, r4, lsl #2]
   116d0:	add	r1, r1, #12
   116d4:	bl	11440 <error@@Base+0x624>
   116d8:	ldr	r3, [r5, #3952]	; 0xf70
   116dc:	mov	r1, r7
   116e0:	mov	r0, r6
   116e4:	ldr	r3, [r3, r4, lsl #2]
   116e8:	add	r4, r4, #1
   116ec:	ldr	r2, [r3, #8]
   116f0:	bl	107c4 <fprintf@plt>
   116f4:	ldr	r3, [r5, #3956]	; 0xf74
   116f8:	cmp	r3, r4
   116fc:	bgt	116c4 <error@@Base+0x8a8>
   11700:	ldrd	r4, [sp]
   11704:	ldrd	r6, [sp, #8]
   11708:	ldr	r8, [sp, #16]
   1170c:	add	sp, sp, #20
   11710:	pop	{pc}		; (ldr pc, [sp], #4)
   11714:			; <UNDEFINED> instruction: 0xfffffd50
   11718:			; <UNDEFINED> instruction: 0x00000fb4
   1171c:	muleq	r0, r0, lr
   11720:	ldr	ip, [r0]
   11724:	ldr	r3, [r0, #4]
   11728:	add	r1, ip, r1
   1172c:	add	r2, r3, r2
   11730:	stm	r0, {r1, r2}
   11734:	bx	lr
   11738:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1173c:	mov	r2, r0
   11740:	mov	r5, r0
   11744:	ldr	r4, [pc, #244]	; 11840 <error@@Base+0xa24>
   11748:	strd	r6, [sp, #8]
   1174c:	mov	r6, r1
   11750:	mov	r1, #99	; 0x63
   11754:	strd	r8, [sp, #16]
   11758:	str	sl, [sp, #24]
   1175c:	str	lr, [sp, #28]
   11760:	sub	sp, sp, #8
   11764:	add	r4, pc, r4
   11768:	mov	r0, r4
   1176c:	bl	10740 <fgets@plt>
   11770:	cmp	r0, #0
   11774:	beq	1181c <error@@Base+0xa00>
   11778:	mov	r0, r4
   1177c:	mov	r2, r5
   11780:	mov	r1, #99	; 0x63
   11784:	bl	10740 <fgets@plt>
   11788:	cmp	r0, #0
   1178c:	beq	1181c <error@@Base+0xa00>
   11790:	ldr	r4, [pc, #172]	; 11844 <error@@Base+0xa28>
   11794:	mov	sl, #0
   11798:	add	r8, sp, #4
   1179c:	mov	r7, sp
   117a0:	ldr	r9, [pc, #160]	; 11848 <error@@Base+0xa2c>
   117a4:	add	r4, pc, r4
   117a8:	add	r4, r4, #29
   117ac:	add	r9, pc, r9
   117b0:	b	117c8 <error@@Base+0x9ac>
   117b4:	ldr	r1, [sp]
   117b8:	add	r3, r6, r3, lsl #3
   117bc:	mov	r0, r3
   117c0:	ldr	r2, [sp, #4]
   117c4:	bl	11720 <error@@Base+0x904>
   117c8:	mov	r2, r8
   117cc:	mov	r1, r7
   117d0:	mov	r0, r5
   117d4:	bl	11360 <error@@Base+0x544>
   117d8:	mov	r1, #0
   117dc:	mov	r2, #10
   117e0:	cmp	r0, r1
   117e4:	mov	r0, r4
   117e8:	beq	11820 <error@@Base+0xa04>
   117ec:	bl	1071c <strtol@plt>
   117f0:	subs	r3, r0, #0
   117f4:	mov	r1, r9
   117f8:	mov	r0, r4
   117fc:	bne	117b4 <error@@Base+0x998>
   11800:	bl	10710 <strcmp@plt>
   11804:	ldr	r1, [sp]
   11808:	cmp	r0, #0
   1180c:	mov	r3, r6
   11810:	addne	r3, r6, #88	; 0x58
   11814:	moveq	sl, r1
   11818:	b	117bc <error@@Base+0x9a0>
   1181c:	mov	sl, #0
   11820:	mov	r0, sl
   11824:	add	sp, sp, #8
   11828:	ldrd	r4, [sp]
   1182c:	ldrd	r6, [sp, #8]
   11830:	ldrd	r8, [sp, #16]
   11834:	ldr	sl, [sp, #24]
   11838:	add	sp, sp, #28
   1183c:	pop	{pc}		; (ldr pc, [sp], #4)
   11840:	andeq	r1, r1, r0, asr #18
   11844:	andeq	r1, r1, r0, lsl #18
   11848:			; <UNDEFINED> instruction: 0x00000eb4
   1184c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11850:	mov	r5, r2
   11854:	strd	r6, [sp, #8]
   11858:	mov	r6, r3
   1185c:	mov	r7, r0
   11860:	str	r8, [sp, #16]
   11864:	mov	r8, r1
   11868:	str	lr, [sp, #20]
   1186c:	bl	11f54 <error@@Base+0x1138>
   11870:	subs	r4, r0, #0
   11874:	beq	1189c <error@@Base+0xa80>
   11878:	mov	r2, r6
   1187c:	mov	r1, r5
   11880:	ldrd	r6, [sp, #8]
   11884:	add	r0, r4, #12
   11888:	ldrd	r4, [sp]
   1188c:	ldr	r8, [sp, #16]
   11890:	ldr	lr, [sp, #20]
   11894:	add	sp, sp, #24
   11898:	b	11720 <error@@Base+0x904>
   1189c:	mov	r1, #20
   118a0:	mov	r0, #1
   118a4:	bl	10e78 <error@@Base+0x5c>
   118a8:	mov	r4, r0
   118ac:	mov	r0, r8
   118b0:	bl	1074c <strdup@plt>
   118b4:	mov	r1, r4
   118b8:	str	r0, [r4, #8]
   118bc:	mov	r0, r7
   118c0:	bl	11fe0 <error@@Base+0x11c4>
   118c4:	b	11878 <error@@Base+0xa5c>
   118c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   118cc:	mov	r2, r0
   118d0:	mov	r5, r0
   118d4:	ldr	r4, [pc, #180]	; 11990 <error@@Base+0xb74>
   118d8:	strd	r6, [sp, #8]
   118dc:	mov	r6, r1
   118e0:	mov	r1, #99	; 0x63
   118e4:	strd	r8, [sp, #16]
   118e8:	str	sl, [sp, #24]
   118ec:	str	lr, [sp, #28]
   118f0:	sub	sp, sp, #8
   118f4:	add	r4, pc, r4
   118f8:	mov	r0, r4
   118fc:	bl	10740 <fgets@plt>
   11900:	cmp	r0, #0
   11904:	beq	11974 <error@@Base+0xb58>
   11908:	mov	r0, r4
   1190c:	mov	r2, r5
   11910:	mov	r1, #99	; 0x63
   11914:	bl	10740 <fgets@plt>
   11918:	cmp	r0, #0
   1191c:	beq	11974 <error@@Base+0xb58>
   11920:	ldr	r4, [pc, #108]	; 11994 <error@@Base+0xb78>
   11924:	add	r8, sp, #4
   11928:	mov	r7, sp
   1192c:	mov	sl, #0
   11930:	add	r4, pc, r4
   11934:	add	r9, r4, #29
   11938:	b	11958 <error@@Base+0xb3c>
   1193c:	bl	107b8 <strlen@plt>
   11940:	add	ip, r4, r0
   11944:	mov	r1, r9
   11948:	ldrd	r2, [sp]
   1194c:	mov	r0, r6
   11950:	strb	sl, [ip, #-1]
   11954:	bl	1184c <error@@Base+0xa30>
   11958:	mov	r2, r8
   1195c:	mov	r1, r7
   11960:	mov	r0, r5
   11964:	bl	11360 <error@@Base+0x544>
   11968:	cmp	r0, #0
   1196c:	mov	r0, r4
   11970:	bne	1193c <error@@Base+0xb20>
   11974:	add	sp, sp, #8
   11978:	ldrd	r4, [sp]
   1197c:	ldrd	r6, [sp, #8]
   11980:	ldrd	r8, [sp, #16]
   11984:	ldr	sl, [sp, #24]
   11988:	add	sp, sp, #28
   1198c:	pop	{pc}		; (ldr pc, [sp], #4)
   11990:			; <UNDEFINED> instruction: 0x000117b0
   11994:	andeq	r1, r1, r4, ror r7
   11998:	strd	r4, [sp, #-20]!	; 0xffffffec
   1199c:	strd	r6, [sp, #8]
   119a0:	mov	r7, r1
   119a4:	mov	r6, r0
   119a8:	mov	r0, r1
   119ac:	ldr	r1, [pc, #404]	; 11b48 <error@@Base+0xd2c>
   119b0:	str	lr, [sp, #16]
   119b4:	sub	sp, sp, #12
   119b8:	ldr	r5, [pc, #396]	; 11b4c <error@@Base+0xd30>
   119bc:	add	r1, pc, r1
   119c0:	bl	10f40 <error@@Base+0x124>
   119c4:	add	r5, pc, r5
   119c8:	mov	r2, r0
   119cc:	mov	r4, r0
   119d0:	mov	r1, #99	; 0x63
   119d4:	mov	r0, r5
   119d8:	bl	10740 <fgets@plt>
   119dc:	cmp	r0, #0
   119e0:	beq	11b24 <error@@Base+0xd08>
   119e4:	ldr	r1, [pc, #356]	; 11b50 <error@@Base+0xd34>
   119e8:	mov	r2, #45	; 0x2d
   119ec:	mov	r0, r5
   119f0:	add	r1, pc, r1
   119f4:	bl	10800 <strncmp@plt>
   119f8:	cmp	r0, #0
   119fc:	bne	11b24 <error@@Base+0xd08>
   11a00:	mov	r2, r4
   11a04:	mov	r1, #99	; 0x63
   11a08:	mov	r0, r5
   11a0c:	bl	10740 <fgets@plt>
   11a10:	cmp	r0, #0
   11a14:	beq	11b24 <error@@Base+0xd08>
   11a18:	ldr	r1, [pc, #308]	; 11b54 <error@@Base+0xd38>
   11a1c:	mov	r0, r5
   11a20:	add	r1, pc, r1
   11a24:	bl	10710 <strcmp@plt>
   11a28:	cmp	r0, #0
   11a2c:	bne	11b24 <error@@Base+0xd08>
   11a30:	mov	r1, sp
   11a34:	mov	r0, r4
   11a38:	bl	112f8 <error@@Base+0x4dc>
   11a3c:	cmp	r0, #0
   11a40:	beq	11b24 <error@@Base+0xd08>
   11a44:	add	r1, sp, #4
   11a48:	mov	r0, r4
   11a4c:	bl	112f8 <error@@Base+0x4dc>
   11a50:	cmp	r0, #0
   11a54:	beq	11b24 <error@@Base+0xd08>
   11a58:	mov	r2, r4
   11a5c:	mov	r1, #99	; 0x63
   11a60:	mov	r0, r5
   11a64:	bl	10740 <fgets@plt>
   11a68:	cmp	r0, #0
   11a6c:	beq	11b24 <error@@Base+0xd08>
   11a70:	mov	r0, r5
   11a74:	mov	r2, r4
   11a78:	mov	r1, #99	; 0x63
   11a7c:	bl	10740 <fgets@plt>
   11a80:	cmp	r0, #0
   11a84:	beq	11b24 <error@@Base+0xd08>
   11a88:	mov	r0, r6
   11a8c:	ldm	sp, {r1, r2}
   11a90:	bl	11720 <error@@Base+0x904>
   11a94:	add	r1, r6, #8
   11a98:	mov	r0, r4
   11a9c:	bl	11738 <error@@Base+0x91c>
   11aa0:	mov	r7, r0
   11aa4:	add	r1, r6, #416	; 0x1a0
   11aa8:	mov	r0, r4
   11aac:	bl	11738 <error@@Base+0x91c>
   11ab0:	mov	r5, r0
   11ab4:	add	r1, r6, #824	; 0x338
   11ab8:	mov	r0, r4
   11abc:	bl	11738 <error@@Base+0x91c>
   11ac0:	ldr	r3, [sp]
   11ac4:	cmp	r3, #0
   11ac8:	bgt	11ae8 <error@@Base+0xccc>
   11acc:	mov	r0, r4
   11ad0:	bl	10c7c <abort@plt+0x470>
   11ad4:	add	sp, sp, #12
   11ad8:	ldrd	r4, [sp]
   11adc:	ldrd	r6, [sp, #8]
   11ae0:	add	sp, sp, #16
   11ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   11ae8:	add	r1, r6, #920	; 0x398
   11aec:	mov	r0, r4
   11af0:	bl	11738 <error@@Base+0x91c>
   11af4:	cmp	r7, #0
   11af8:	ble	11b08 <error@@Base+0xcec>
   11afc:	add	r1, r6, #992	; 0x3e0
   11b00:	mov	r0, r4
   11b04:	bl	118c8 <error@@Base+0xaac>
   11b08:	cmp	r5, #0
   11b0c:	ble	11acc <error@@Base+0xcb0>
   11b10:	add	r1, r6, #9024	; 0x2340
   11b14:	mov	r0, r4
   11b18:	add	r1, r1, #24
   11b1c:	bl	118c8 <error@@Base+0xaac>
   11b20:	b	11acc <error@@Base+0xcb0>
   11b24:	cmp	r7, #0
   11b28:	beq	11b3c <error@@Base+0xd20>
   11b2c:	ldr	r0, [pc, #36]	; 11b58 <error@@Base+0xd3c>
   11b30:	mov	r1, r7
   11b34:	add	r0, pc, r0
   11b38:	bl	10ee0 <error@@Base+0xc4>
   11b3c:	ldr	r7, [pc, #24]	; 11b5c <error@@Base+0xd40>
   11b40:	add	r7, pc, r7
   11b44:	b	11b2c <error@@Base+0xd10>
   11b48:			; <UNDEFINED> instruction: 0x00000cb4
   11b4c:	andeq	r1, r1, r0, ror #13
   11b50:	andeq	r0, r0, r4, lsl #25
   11b54:	andeq	r0, r0, r4, lsl #25
   11b58:	andeq	r0, r0, r0, lsr #23
   11b5c:	andeq	r0, r0, r8, lsr #22
   11b60:	mov	r3, r1
   11b64:	ldr	r1, [pc, #404]	; 11d00 <error@@Base+0xee4>
   11b68:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11b6c:	mov	r5, r0
   11b70:	mov	r0, r3
   11b74:	strd	r6, [sp, #8]
   11b78:	mov	r7, r5
   11b7c:	mov	r6, #1
   11b80:	strd	r8, [sp, #16]
   11b84:	mov	r8, r5
   11b88:	mov	r9, #0
   11b8c:	str	lr, [sp, #24]
   11b90:	sub	sp, sp, #12
   11b94:	add	r1, pc, r1
   11b98:	bl	10f40 <error@@Base+0x124>
   11b9c:	ldr	r3, [pc, #352]	; 11d04 <error@@Base+0xee8>
   11ba0:	mov	r4, r0
   11ba4:	ldr	r2, [pc, #348]	; 11d08 <error@@Base+0xeec>
   11ba8:	ldr	r1, [pc, #348]	; 11d0c <error@@Base+0xef0>
   11bac:	add	r3, pc, r3
   11bb0:	add	r2, pc, r2
   11bb4:	add	r1, pc, r1
   11bb8:	bl	107c4 <fprintf@plt>
   11bbc:	ldr	r1, [pc, #332]	; 11d10 <error@@Base+0xef4>
   11bc0:	mov	r0, r4
   11bc4:	ldr	r2, [r5]
   11bc8:	add	r1, pc, r1
   11bcc:	bl	107c4 <fprintf@plt>
   11bd0:	ldr	r1, [pc, #316]	; 11d14 <error@@Base+0xef8>
   11bd4:	mov	r0, r4
   11bd8:	ldr	r2, [r8, #4]!
   11bdc:	add	r1, pc, r1
   11be0:	bl	107c4 <fprintf@plt>
   11be4:	mov	r2, r8
   11be8:	mov	r0, r4
   11bec:	ldr	r1, [r7], #8
   11bf0:	bl	113dc <error@@Base+0x5c0>
   11bf4:	ldr	r8, [pc, #284]	; 11d18 <error@@Base+0xefc>
   11bf8:	mov	r3, r4
   11bfc:	mov	r2, #12
   11c00:	mov	r1, r6
   11c04:	ldr	r0, [pc, #272]	; 11d1c <error@@Base+0xf00>
   11c08:	add	r8, pc, r8
   11c0c:	add	r0, pc, r0
   11c10:	bl	10770 <fwrite@plt>
   11c14:	mov	r1, r7
   11c18:	mov	r0, r4
   11c1c:	str	r9, [sp]
   11c20:	mov	r3, r8
   11c24:	mov	r2, #50	; 0x32
   11c28:	str	r6, [sp, #4]
   11c2c:	bl	114c8 <error@@Base+0x6ac>
   11c30:	ldr	r3, [pc, #232]	; 11d20 <error@@Base+0xf04>
   11c34:	add	r1, r5, #416	; 0x1a0
   11c38:	mov	r0, r4
   11c3c:	mov	r2, #50	; 0x32
   11c40:	str	r9, [sp]
   11c44:	str	r6, [sp, #4]
   11c48:	add	r3, pc, r3
   11c4c:	bl	114c8 <error@@Base+0x6ac>
   11c50:	ldr	r3, [pc, #204]	; 11d24 <error@@Base+0xf08>
   11c54:	add	r1, r5, #824	; 0x338
   11c58:	mov	r0, r4
   11c5c:	mov	r2, #10
   11c60:	str	r6, [sp]
   11c64:	str	r6, [sp, #4]
   11c68:	add	r3, pc, r3
   11c6c:	bl	114c8 <error@@Base+0x6ac>
   11c70:	ldr	r3, [r5]
   11c74:	cmp	r3, r9
   11c78:	bgt	11c9c <error@@Base+0xe80>
   11c7c:	mov	r0, r4
   11c80:	add	sp, sp, #12
   11c84:	ldrd	r4, [sp]
   11c88:	ldrd	r6, [sp, #8]
   11c8c:	ldrd	r8, [sp, #16]
   11c90:	ldr	lr, [sp, #24]
   11c94:	add	sp, sp, #28
   11c98:	b	10c7c <abort@plt+0x470>
   11c9c:	ldr	r3, [pc, #132]	; 11d28 <error@@Base+0xf0c>
   11ca0:	mov	r2, #8
   11ca4:	add	r1, r5, #920	; 0x398
   11ca8:	mov	r0, r4
   11cac:	str	r9, [sp]
   11cb0:	str	r9, [sp, #4]
   11cb4:	add	r3, pc, r3
   11cb8:	bl	114c8 <error@@Base+0x6ac>
   11cbc:	ldr	r3, [r5, #8]
   11cc0:	cmp	r3, r9
   11cc4:	ble	11cd8 <error@@Base+0xebc>
   11cc8:	mov	r2, r8
   11ccc:	add	r1, r5, #992	; 0x3e0
   11cd0:	mov	r0, r4
   11cd4:	bl	11648 <error@@Base+0x82c>
   11cd8:	ldr	r3, [r5, #416]	; 0x1a0
   11cdc:	cmp	r3, #0
   11ce0:	ble	11c7c <error@@Base+0xe60>
   11ce4:	ldr	r2, [pc, #64]	; 11d2c <error@@Base+0xf10>
   11ce8:	add	r1, r5, #9024	; 0x2340
   11cec:	mov	r0, r4
   11cf0:	add	r1, r1, #24
   11cf4:	add	r2, pc, r2
   11cf8:	bl	11648 <error@@Base+0x82c>
   11cfc:	b	11c7c <error@@Base+0xe60>
   11d00:	andeq	r0, r0, r8, lsl #19
   11d04:	strdeq	r0, [r0], -r8
   11d08:	andeq	r0, r0, r4, asr #21
   11d0c:	andeq	r0, r0, r4, lsr fp
   11d10:	andeq	r0, r0, r8, lsr #22
   11d14:	andeq	r0, r0, r4, lsr #22
   11d18:	andeq	r0, r0, r0, lsr #22
   11d1c:	andeq	r0, r0, ip, lsl #22
   11d20:	andeq	r0, r0, ip, ror #21
   11d24:	ldrdeq	r0, [r0], -ip
   11d28:	andeq	r0, r0, r8, lsr #21
   11d2c:	andeq	r0, r0, r0, asr #20
   11d30:	ldr	r3, [pc, #400]	; 11ec8 <error@@Base+0x10ac>
   11d34:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11d38:	strd	r6, [sp, #8]
   11d3c:	ldr	r6, [pc, #392]	; 11ecc <error@@Base+0x10b0>
   11d40:	strd	r8, [sp, #16]
   11d44:	add	r3, pc, r3
   11d48:	strd	sl, [sp, #24]
   11d4c:	str	lr, [sp, #32]
   11d50:	sub	sp, sp, #20
   11d54:	add	r6, pc, r6
   11d58:	str	r0, [sp]
   11d5c:	str	r3, [sp, #8]
   11d60:	lsl	r3, r1, #2
   11d64:	str	r1, [sp, #4]
   11d68:	str	r3, [sp, #12]
   11d6c:	ldr	r3, [sp]
   11d70:	ldr	r2, [sp, #4]
   11d74:	cmp	r3, r2
   11d78:	ldr	r2, [sp, #8]
   11d7c:	ldr	r1, [r2]
   11d80:	ldr	r4, [r1, r3, lsl #2]
   11d84:	bge	11eb8 <error@@Base+0x109c>
   11d88:	ldr	r5, [pc, #320]	; 11ed0 <error@@Base+0x10b4>
   11d8c:	ldm	sp, {r8, fp}
   11d90:	add	r5, pc, r5
   11d94:	mov	r0, r4
   11d98:	ldr	r1, [r1, fp, lsl #2]
   11d9c:	lsl	r9, fp, #2
   11da0:	ldr	r3, [r5, #4]
   11da4:	blx	r3
   11da8:	cmp	r0, #0
   11dac:	bge	11e40 <error@@Base+0x1024>
   11db0:	sub	fp, fp, #1
   11db4:	ldr	r1, [r5]
   11db8:	cmp	r8, fp
   11dbc:	lslge	r9, fp, #2
   11dc0:	blt	11d94 <error@@Base+0xf78>
   11dc4:	cmp	fp, r8
   11dc8:	add	r7, r1, r9
   11dcc:	beq	11e50 <error@@Base+0x1034>
   11dd0:	ldr	r3, [r1, r9]
   11dd4:	add	sl, r8, #1
   11dd8:	lsl	r7, r8, #2
   11ddc:	cmp	fp, sl
   11de0:	str	r3, [r1, r8, lsl #2]
   11de4:	bgt	11dfc <error@@Base+0xfe0>
   11de8:	b	11e98 <error@@Base+0x107c>
   11dec:	add	sl, sl, #1
   11df0:	ldr	r1, [r6]
   11df4:	cmp	fp, sl
   11df8:	beq	11e48 <error@@Base+0x102c>
   11dfc:	mov	r0, r4
   11e00:	ldr	r1, [r1, sl, lsl #2]
   11e04:	lsl	r7, sl, #2
   11e08:	ldr	r3, [r6, #4]
   11e0c:	blx	r3
   11e10:	cmp	r0, #0
   11e14:	bgt	11dec <error@@Base+0xfd0>
   11e18:	ldr	r1, [r6]
   11e1c:	mov	r8, sl
   11e20:	add	r7, r1, r7
   11e24:	ldr	r3, [r7]
   11e28:	sub	fp, fp, #1
   11e2c:	cmp	fp, sl
   11e30:	str	r3, [r1, r9]
   11e34:	bgt	11d94 <error@@Base+0xf78>
   11e38:	add	r7, r1, fp, lsl #2
   11e3c:	b	11e54 <error@@Base+0x1038>
   11e40:	ldr	r1, [r5]
   11e44:	b	11dc4 <error@@Base+0xfa8>
   11e48:	add	r7, r1, r9
   11e4c:	mov	r8, fp
   11e50:	mov	fp, r8
   11e54:	ldr	r3, [sp]
   11e58:	sub	r1, fp, #1
   11e5c:	str	r4, [r7]
   11e60:	cmp	r3, r1
   11e64:	blt	11eac <error@@Base+0x1090>
   11e68:	ldr	r2, [sp, #4]
   11e6c:	add	r3, r8, #1
   11e70:	str	r3, [sp]
   11e74:	cmp	r3, r2
   11e78:	blt	11d6c <error@@Base+0xf50>
   11e7c:	add	sp, sp, #20
   11e80:	ldrd	r4, [sp]
   11e84:	ldrd	r6, [sp, #8]
   11e88:	ldrd	r8, [sp, #16]
   11e8c:	ldrd	sl, [sp, #24]
   11e90:	add	sp, sp, #32
   11e94:	pop	{pc}		; (ldr pc, [sp], #4)
   11e98:	add	r7, r7, #4
   11e9c:	add	r7, r1, r7
   11ea0:	beq	11e4c <error@@Base+0x1030>
   11ea4:	mov	r8, sl
   11ea8:	b	11e24 <error@@Base+0x1008>
   11eac:	mov	r0, r3
   11eb0:	bl	11d30 <error@@Base+0xf14>
   11eb4:	b	11e68 <error@@Base+0x104c>
   11eb8:	ldm	sp, {r8, fp}
   11ebc:	ldr	r3, [sp, #12]
   11ec0:	add	r7, r1, r3
   11ec4:	b	11e54 <error@@Base+0x1038>
   11ec8:	andeq	r1, r1, r4, asr #7
   11ecc:			; <UNDEFINED> instruction: 0x000113b4
   11ed0:	andeq	r1, r1, r8, ror r3
   11ed4:	cmp	r0, #1
   11ed8:	mov	ip, r1
   11edc:	ble	11efc <error@@Base+0x10e0>
   11ee0:	ldr	r3, [pc, #24]	; 11f00 <error@@Base+0x10e4>
   11ee4:	sub	r1, r0, #1
   11ee8:	mov	r0, #0
   11eec:	add	r3, pc, r3
   11ef0:	str	ip, [r3]
   11ef4:	str	r2, [r3, #4]
   11ef8:	b	11d30 <error@@Base+0xf14>
   11efc:	bx	lr
   11f00:	andeq	r1, r1, ip, lsl r2
   11f04:	strd	r4, [sp, #-16]!
   11f08:	add	r5, r0, #8000	; 0x1f40
   11f0c:	mov	r4, r0
   11f10:	add	r5, r5, #48	; 0x30
   11f14:	str	r6, [sp, #8]
   11f18:	mov	r6, r0
   11f1c:	str	lr, [sp, #12]
   11f20:	mov	r0, r4
   11f24:	add	r4, r4, #16
   11f28:	bl	121f4 <error@@Base+0x13d8>
   11f2c:	cmp	r4, r5
   11f30:	bne	11f20 <error@@Base+0x1104>
   11f34:	add	r6, r6, #4096	; 0x1000
   11f38:	mov	r3, #0
   11f3c:	ldrd	r4, [sp]
   11f40:	str	r3, [r6, #3952]	; 0xf70
   11f44:	str	r3, [r6, #3956]	; 0xf74
   11f48:	ldr	r6, [sp, #8]
   11f4c:	add	sp, sp, #12
   11f50:	pop	{pc}		; (ldr pc, [sp], #4)
   11f54:	strd	r4, [sp, #-16]!
   11f58:	mov	r5, r1
   11f5c:	str	r6, [sp, #8]
   11f60:	str	lr, [sp, #12]
   11f64:	ldrb	r3, [r1]
   11f68:	cmp	r3, #0
   11f6c:	beq	11f9c <error@@Base+0x1180>
   11f70:	mov	r2, #0
   11f74:	add	r2, r2, r3
   11f78:	ldrb	r3, [r1, #1]!
   11f7c:	cmp	r3, #0
   11f80:	bne	11f74 <error@@Base+0x1158>
   11f84:	movw	r3, #20065	; 0x4e61
   11f88:	movt	r3, #33354	; 0x824a
   11f8c:	movw	r1, #503	; 0x1f7
   11f90:	umull	ip, r3, r3, r2
   11f94:	lsr	r3, r3, #8
   11f98:	mls	r3, r1, r3, r2
   11f9c:	ldr	r4, [r0, r3, lsl #4]
   11fa0:	cmp	r4, #0
   11fa4:	bne	11fb8 <error@@Base+0x119c>
   11fa8:	b	11fcc <error@@Base+0x11b0>
   11fac:	ldr	r4, [r4, #4]
   11fb0:	cmp	r4, #0
   11fb4:	beq	11fcc <error@@Base+0x11b0>
   11fb8:	mov	r0, r5
   11fbc:	ldr	r1, [r4, #8]
   11fc0:	bl	10710 <strcmp@plt>
   11fc4:	cmp	r0, #0
   11fc8:	bne	11fac <error@@Base+0x1190>
   11fcc:	mov	r0, r4
   11fd0:	ldrd	r4, [sp]
   11fd4:	ldr	r6, [sp, #8]
   11fd8:	add	sp, sp, #12
   11fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   11fe0:	ldr	r2, [r1, #8]
   11fe4:	str	r4, [sp, #-8]!
   11fe8:	mov	r4, r0
   11fec:	str	lr, [sp, #4]
   11ff0:	ldrb	r3, [r2]
   11ff4:	cmp	r3, #0
   11ff8:	beq	1202c <error@@Base+0x1210>
   11ffc:	mov	r0, #0
   12000:	add	r0, r0, r3
   12004:	ldrb	r3, [r2, #1]!
   12008:	cmp	r3, #0
   1200c:	bne	12000 <error@@Base+0x11e4>
   12010:	movw	r3, #20065	; 0x4e61
   12014:	movt	r3, #33354	; 0x824a
   12018:	movw	r2, #503	; 0x1f7
   1201c:	umull	ip, r3, r3, r0
   12020:	lsr	r3, r3, #8
   12024:	mls	r0, r2, r3, r0
   12028:	add	r0, r4, r0, lsl #4
   1202c:	add	r4, r4, #4096	; 0x1000
   12030:	bl	1220c <error@@Base+0x13f0>
   12034:	ldr	r0, [r4, #3952]	; 0xf70
   12038:	cmp	r0, #0
   1203c:	beq	1204c <error@@Base+0x1230>
   12040:	bl	10734 <free@plt>
   12044:	mov	r3, #0
   12048:	str	r3, [r4, #3952]	; 0xf70
   1204c:	ldr	r3, [r4, #3956]	; 0xf74
   12050:	add	r3, r3, #1
   12054:	str	r3, [r4, #3956]	; 0xf74
   12058:	ldr	r4, [sp]
   1205c:	add	sp, sp, #4
   12060:	pop	{pc}		; (ldr pc, [sp], #4)
   12064:	ldr	r2, [r1, #8]
   12068:	str	r4, [sp, #-8]!
   1206c:	mov	r4, r0
   12070:	str	lr, [sp, #4]
   12074:	ldrb	r3, [r2]
   12078:	cmp	r3, #0
   1207c:	beq	120b0 <error@@Base+0x1294>
   12080:	mov	r0, #0
   12084:	add	r0, r0, r3
   12088:	ldrb	r3, [r2, #1]!
   1208c:	cmp	r3, #0
   12090:	bne	12084 <error@@Base+0x1268>
   12094:	movw	r3, #20065	; 0x4e61
   12098:	movt	r3, #33354	; 0x824a
   1209c:	movw	r2, #503	; 0x1f7
   120a0:	umull	ip, r3, r3, r0
   120a4:	lsr	r3, r3, #8
   120a8:	mls	r0, r2, r3, r0
   120ac:	add	r0, r4, r0, lsl #4
   120b0:	add	r4, r4, #4096	; 0x1000
   120b4:	bl	1236c <error@@Base+0x1550>
   120b8:	ldr	r0, [r4, #3952]	; 0xf70
   120bc:	cmp	r0, #0
   120c0:	beq	120d0 <error@@Base+0x12b4>
   120c4:	bl	10734 <free@plt>
   120c8:	mov	r3, #0
   120cc:	str	r3, [r4, #3952]	; 0xf70
   120d0:	ldr	r3, [r4, #3956]	; 0xf74
   120d4:	sub	r3, r3, #1
   120d8:	str	r3, [r4, #3956]	; 0xf74
   120dc:	ldr	r4, [sp]
   120e0:	add	sp, sp, #4
   120e4:	pop	{pc}		; (ldr pc, [sp], #4)
   120e8:	strd	r4, [sp, #-16]!
   120ec:	str	r6, [sp, #8]
   120f0:	add	r6, r0, #4096	; 0x1000
   120f4:	ldr	r4, [r6, #3952]	; 0xf70
   120f8:	str	lr, [sp, #12]
   120fc:	cmp	r4, #0
   12100:	beq	12114 <error@@Base+0x12f8>
   12104:	ldrd	r4, [sp]
   12108:	ldr	r6, [sp, #8]
   1210c:	add	sp, sp, #12
   12110:	pop	{pc}		; (ldr pc, [sp], #4)
   12114:	ldr	r3, [r6, #3956]	; 0xf74
   12118:	cmp	r3, #0
   1211c:	beq	12104 <error@@Base+0x12e8>
   12120:	mov	r5, r0
   12124:	mov	r1, #4
   12128:	mov	r0, r3
   1212c:	bl	10e78 <error@@Base+0x5c>
   12130:	mov	r2, r4
   12134:	mov	ip, r4
   12138:	str	r0, [r6, #3952]	; 0xf70
   1213c:	movw	lr, #503	; 0x1f7
   12140:	ldr	r3, [r5, ip, lsl #4]
   12144:	cmp	r3, #0
   12148:	beq	12164 <error@@Base+0x1348>
   1214c:	add	r1, r0, r2, lsl #2
   12150:	str	r3, [r1], #4
   12154:	add	r2, r2, #1
   12158:	ldr	r3, [r3, #4]
   1215c:	cmp	r3, #0
   12160:	bne	12150 <error@@Base+0x1334>
   12164:	add	ip, ip, #1
   12168:	cmp	ip, lr
   1216c:	bne	12140 <error@@Base+0x1324>
   12170:	ldrd	r4, [sp]
   12174:	ldr	r6, [sp, #8]
   12178:	add	sp, sp, #12
   1217c:	pop	{pc}		; (ldr pc, [sp], #4)
   12180:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12184:	add	r5, r0, #8000	; 0x1f40
   12188:	mov	r4, r0
   1218c:	add	r5, r5, #48	; 0x30
   12190:	strd	r6, [sp, #8]
   12194:	mov	r7, r0
   12198:	mov	r6, r1
   1219c:	str	r8, [sp, #16]
   121a0:	str	lr, [sp, #20]
   121a4:	mov	r0, r4
   121a8:	mov	r1, r6
   121ac:	add	r4, r4, #16
   121b0:	bl	12438 <error@@Base+0x161c>
   121b4:	cmp	r4, r5
   121b8:	bne	121a4 <error@@Base+0x1388>
   121bc:	add	r7, r7, #4096	; 0x1000
   121c0:	ldr	r0, [r7, #3952]	; 0xf70
   121c4:	cmp	r0, #0
   121c8:	beq	121d8 <error@@Base+0x13bc>
   121cc:	bl	10734 <free@plt>
   121d0:	mov	r3, #0
   121d4:	str	r3, [r7, #3952]	; 0xf70
   121d8:	mov	r3, #0
   121dc:	ldrd	r4, [sp]
   121e0:	ldr	r8, [sp, #16]
   121e4:	str	r3, [r7, #3956]	; 0xf74
   121e8:	ldrd	r6, [sp, #8]
   121ec:	add	sp, sp, #20
   121f0:	pop	{pc}		; (ldr pc, [sp], #4)
   121f4:	mov	r3, #0
   121f8:	str	r3, [r0]
   121fc:	str	r3, [r0, #4]
   12200:	str	r3, [r0, #8]
   12204:	str	r3, [r0, #12]
   12208:	bx	lr
   1220c:	ldr	r3, [r0]
   12210:	mov	r2, #0
   12214:	str	r4, [sp, #-8]!
   12218:	mov	r4, r0
   1221c:	str	lr, [sp, #4]
   12220:	cmp	r3, r2
   12224:	strd	r2, [r1]
   12228:	str	r1, [r0]
   1222c:	streq	r1, [r0, #4]
   12230:	ldr	r0, [r0, #8]
   12234:	strne	r1, [r3]
   12238:	cmp	r0, #0
   1223c:	beq	1224c <error@@Base+0x1430>
   12240:	bl	10734 <free@plt>
   12244:	mov	r3, #0
   12248:	str	r3, [r4, #8]
   1224c:	ldr	r3, [r4, #12]
   12250:	add	r3, r3, #1
   12254:	str	r3, [r4, #12]
   12258:	ldr	r4, [sp]
   1225c:	add	sp, sp, #4
   12260:	pop	{pc}		; (ldr pc, [sp], #4)
   12264:	ldr	r3, [r0, #4]
   12268:	mov	r2, #0
   1226c:	str	r4, [sp, #-8]!
   12270:	mov	r4, r0
   12274:	str	lr, [sp, #4]
   12278:	cmp	r3, r2
   1227c:	str	r3, [r1]
   12280:	str	r2, [r1, #4]
   12284:	streq	r1, [r0]
   12288:	ldr	r0, [r0, #8]
   1228c:	strne	r1, [r3, #4]
   12290:	str	r1, [r4, #4]
   12294:	cmp	r0, #0
   12298:	beq	122a8 <error@@Base+0x148c>
   1229c:	bl	10734 <free@plt>
   122a0:	mov	r3, #0
   122a4:	str	r3, [r4, #8]
   122a8:	ldr	r3, [r4, #12]
   122ac:	add	r3, r3, #1
   122b0:	str	r3, [r4, #12]
   122b4:	ldr	r4, [sp]
   122b8:	add	sp, sp, #4
   122bc:	pop	{pc}		; (ldr pc, [sp], #4)
   122c0:	ldr	r3, [r2]
   122c4:	str	r4, [sp, #-8]!
   122c8:	mov	r4, r0
   122cc:	str	lr, [sp, #4]
   122d0:	cmp	r3, #0
   122d4:	str	r3, [r1]
   122d8:	str	r2, [r1, #4]
   122dc:	streq	r1, [r0]
   122e0:	ldr	r0, [r0, #8]
   122e4:	strne	r1, [r3, #4]
   122e8:	str	r1, [r2]
   122ec:	cmp	r0, #0
   122f0:	beq	12300 <error@@Base+0x14e4>
   122f4:	bl	10734 <free@plt>
   122f8:	mov	r3, #0
   122fc:	str	r3, [r4, #8]
   12300:	ldr	r3, [r4, #12]
   12304:	add	r3, r3, #1
   12308:	str	r3, [r4, #12]
   1230c:	ldr	r4, [sp]
   12310:	add	sp, sp, #4
   12314:	pop	{pc}		; (ldr pc, [sp], #4)
   12318:	ldr	r3, [r1, #4]
   1231c:	str	r4, [sp, #-8]!
   12320:	mov	r4, r0
   12324:	str	lr, [sp, #4]
   12328:	cmp	r3, #0
   1232c:	stm	r2, {r1, r3}
   12330:	str	r2, [r1, #4]
   12334:	streq	r2, [r0, #4]
   12338:	ldr	r0, [r0, #8]
   1233c:	strne	r2, [r3]
   12340:	cmp	r0, #0
   12344:	beq	12354 <error@@Base+0x1538>
   12348:	bl	10734 <free@plt>
   1234c:	mov	r3, #0
   12350:	str	r3, [r4, #8]
   12354:	ldr	r3, [r4, #12]
   12358:	add	r3, r3, #1
   1235c:	str	r3, [r4, #12]
   12360:	ldr	r4, [sp]
   12364:	add	sp, sp, #4
   12368:	pop	{pc}		; (ldr pc, [sp], #4)
   1236c:	ldrd	r2, [r1]
   12370:	strd	r4, [sp, #-16]!
   12374:	mov	r4, r0
   12378:	mov	r5, #0
   1237c:	str	r6, [sp, #8]
   12380:	str	lr, [sp, #12]
   12384:	cmp	r2, #0
   12388:	strne	r3, [r2, #4]
   1238c:	ldrne	r3, [r1, #4]
   12390:	streq	r3, [r0]
   12394:	cmp	r3, #0
   12398:	streq	r2, [r0, #4]
   1239c:	ldr	r0, [r0, #8]
   123a0:	strne	r2, [r3]
   123a4:	str	r5, [r1]
   123a8:	str	r5, [r1, #4]
   123ac:	cmp	r0, r5
   123b0:	beq	123bc <error@@Base+0x15a0>
   123b4:	bl	10734 <free@plt>
   123b8:	str	r5, [r4, #8]
   123bc:	ldr	r3, [r4, #12]
   123c0:	ldr	r6, [sp, #8]
   123c4:	sub	r3, r3, #1
   123c8:	str	r3, [r4, #12]
   123cc:	ldrd	r4, [sp]
   123d0:	add	sp, sp, #12
   123d4:	pop	{pc}		; (ldr pc, [sp], #4)
   123d8:	ldr	r3, [r0, #8]
   123dc:	cmp	r3, #0
   123e0:	bxne	lr
   123e4:	ldr	r3, [r0, #12]
   123e8:	cmp	r3, #0
   123ec:	bxeq	lr
   123f0:	mov	r1, #4
   123f4:	str	r4, [sp, #-8]!
   123f8:	mov	r4, r0
   123fc:	mov	r0, r3
   12400:	str	lr, [sp, #4]
   12404:	bl	10e78 <error@@Base+0x5c>
   12408:	ldr	r3, [r4]
   1240c:	str	r0, [r4, #8]
   12410:	cmp	r3, #0
   12414:	beq	1242c <error@@Base+0x1610>
   12418:	sub	r0, r0, #4
   1241c:	str	r3, [r0, #4]!
   12420:	ldr	r3, [r3, #4]
   12424:	cmp	r3, #0
   12428:	bne	1241c <error@@Base+0x1600>
   1242c:	ldr	r4, [sp]
   12430:	add	sp, sp, #4
   12434:	pop	{pc}		; (ldr pc, [sp], #4)
   12438:	strd	r4, [sp, #-16]!
   1243c:	ldr	r4, [r0]
   12440:	str	r6, [sp, #8]
   12444:	str	lr, [sp, #12]
   12448:	cmp	r4, #0
   1244c:	beq	12478 <error@@Base+0x165c>
   12450:	mov	r5, r0
   12454:	mov	r6, r1
   12458:	mov	r1, r4
   1245c:	mov	r0, r5
   12460:	bl	1236c <error@@Base+0x1550>
   12464:	mov	r0, r4
   12468:	blx	r6
   1246c:	ldr	r4, [r5]
   12470:	cmp	r4, #0
   12474:	bne	12458 <error@@Base+0x163c>
   12478:	ldrd	r4, [sp]
   1247c:	ldr	r6, [sp, #8]
   12480:	add	sp, sp, #12
   12484:	pop	{pc}		; (ldr pc, [sp], #4)
   12488:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1248c:	mov	r7, r0
   12490:	ldr	r6, [pc, #72]	; 124e0 <error@@Base+0x16c4>
   12494:	ldr	r5, [pc, #72]	; 124e4 <error@@Base+0x16c8>
   12498:	add	r6, pc, r6
   1249c:	add	r5, pc, r5
   124a0:	sub	r6, r6, r5
   124a4:	mov	r8, r1
   124a8:	mov	r9, r2
   124ac:	bl	106e4 <calloc@plt-0x20>
   124b0:	asrs	r6, r6, #2
   124b4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   124b8:	mov	r4, #0
   124bc:	add	r4, r4, #1
   124c0:	ldr	r3, [r5], #4
   124c4:	mov	r2, r9
   124c8:	mov	r1, r8
   124cc:	mov	r0, r7
   124d0:	blx	r3
   124d4:	cmp	r6, r4
   124d8:	bne	124bc <error@@Base+0x16a0>
   124dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   124e0:	andeq	r0, r1, r4, ror #20
   124e4:	andeq	r0, r1, ip, asr sl
   124e8:	bx	lr

Disassembly of section .fini:

000124ec <.fini>:
   124ec:	push	{r3, lr}
   124f0:	pop	{r3, pc}
