vendor_name = ModelSim
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/ins2.mif
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/ALU_32bit.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/ins.mif
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/vram.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/vgaclk_0002.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/vgaclk.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/vga_control.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/VGA_BLOCK.bdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/color_encoder.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/VGA_Components/char_engine.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/register_file.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/ins_mem.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/data_mem.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/MIPS_PipelinedCPU.bdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/program_counter.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/pc_adder.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/controller.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/pipeline.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/button_clock.bdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/instruction_pipeline.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/regfile_pipeline.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/ALU_pipeline.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/jump_mux.qip
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/jump_mux.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/RegDst_mux.qip
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/RegDst_mux.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/sign_extend.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/mux_32.qip
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/mux_32.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/data_pipeline.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/pc_plus4.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/ALU_control.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/pipeline_6bit.v
source_file = 1, output_files/pipeline_1bit.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/pipeline_1bit.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/hazard_detection.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/data_forwarding.v
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/jumpReg_forward.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/altsyncram_1tn2.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/decode_3na.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/decode_s2a.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/mux_chb.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/mux_jhb.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/mux_dlc.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/altsyncram_hbl2.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/altsyncram_u2j1.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/mux_tjc.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/db/altsyncram_fcl2.tdf
source_file = 1, C:/Users/Ryan/Desktop/ECE473-MIPS-Processor/data.mif
design_name = MIPS_PipelinedCPU
instance = comp, \VGA_HS~output , VGA_HS~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_VS~output , VGA_VS~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, MIPS_PipelinedCPU, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, MIPS_PipelinedCPU, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , inst|inst4|vgaclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst4|vgaclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , inst|inst4|vgaclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[20] , inst|inst2|vcount[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~0 , inst|inst2|hcount~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[0]~7 , inst|inst2|hcount[0]~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[0] , inst|inst2|hcount[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~105 , inst|inst2|Add3~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[1] , inst|inst2|hcount[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~109 , inst|inst2|Add3~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[2] , inst|inst2|hcount[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~113 , inst|inst2|Add3~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[3] , inst|inst2|hcount[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~1 , inst|inst2|Add3~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~5 , inst|inst2|Add3~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[5] , inst|inst2|hcount[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~9 , inst|inst2|Add3~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[6] , inst|inst2|hcount[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~5 , inst|inst2|Equal0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~117 , inst|inst2|Add3~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[7] , inst|inst2|hcount[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~121 , inst|inst2|Add3~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[8] , inst|inst2|hcount[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~6 , inst|inst2|Equal0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[18] , inst|inst2|vcount[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[12] , inst|inst2|vcount[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[24]~DUPLICATE , inst|inst2|vcount[24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~21 , inst|inst2|Add0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~17 , inst|inst2|Add0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~13 , inst|inst2|vcount~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[23] , inst|inst2|vcount[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~5 , inst|inst2|Add0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~14 , inst|inst2|vcount~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[24] , inst|inst2|vcount[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~0 , inst|inst2|Equal1~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[25] , inst|inst2|vcount[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~9 , inst|inst2|vcount~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[25]~DUPLICATE , inst|inst2|vcount[25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~1 , inst|inst2|Add0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~1 , inst|inst2|Equal1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[27] , inst|inst2|vcount[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~57 , inst|inst2|Add0~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[26] , inst|inst2|vcount[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~10 , inst|inst2|vcount~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[26]~DUPLICATE , inst|inst2|vcount[26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~53 , inst|inst2|Add0~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~15 , inst|inst2|vcount~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[27]~DUPLICATE , inst|inst2|vcount[27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~73 , inst|inst2|Add0~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~16 , inst|inst2|vcount~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[28] , inst|inst2|vcount[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~17 , inst|inst2|vcount~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[29] , inst|inst2|vcount[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~69 , inst|inst2|Add0~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~8 , inst|inst2|Equal1~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~9 , inst|inst2|Equal1~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~33 , inst|inst2|Add0~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~18 , inst|inst2|vcount~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[30] , inst|inst2|vcount[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~85 , inst|inst2|Add0~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~19 , inst|inst2|vcount~19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[31] , inst|inst2|vcount[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~93 , inst|inst2|Add0~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~2 , inst|inst2|vcount~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[0] , inst|inst2|vcount[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~97 , inst|inst2|Add0~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~3 , inst|inst2|vcount~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[1] , inst|inst2|vcount[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~109 , inst|inst2|Add0~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~11 , inst|inst2|Equal1~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~12 , inst|inst2|Equal1~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~10 , inst|inst2|Equal1~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~13 , inst|inst2|Equal1~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~31 , inst|inst2|vcount~31, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~6 , inst|inst2|Equal1~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~7 , inst|inst2|Equal1~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~15 , inst|inst2|Equal1~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~16 , inst|inst2|Equal1~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~17 , inst|inst2|Equal1~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~32 , inst|inst2|vcount~32, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[2] , inst|inst2|vcount[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~105 , inst|inst2|Add0~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~33 , inst|inst2|vcount~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[3] , inst|inst2|vcount[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~89 , inst|inst2|Add0~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~1 , inst|inst2|vcount~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[4] , inst|inst2|vcount[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~101 , inst|inst2|Add0~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~4 , inst|inst2|vcount~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[5] , inst|inst2|vcount[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~113 , inst|inst2|Add0~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~5 , inst|inst2|vcount~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[6] , inst|inst2|vcount[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~117 , inst|inst2|Add0~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~6 , inst|inst2|vcount~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[7] , inst|inst2|vcount[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~121 , inst|inst2|Add0~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~7 , inst|inst2|vcount~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[8] , inst|inst2|vcount[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~125 , inst|inst2|Add0~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~8 , inst|inst2|vcount~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~22 , inst|inst2|vcount~22, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[9] , inst|inst2|vcount[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~45 , inst|inst2|Add0~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~0 , inst|inst2|vcount~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[10]~DUPLICATE , inst|inst2|vcount[10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~49 , inst|inst2|Add0~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~23 , inst|inst2|vcount~23, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[11] , inst|inst2|vcount[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~25 , inst|inst2|Add0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~24 , inst|inst2|vcount~24, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[12]~DUPLICATE , inst|inst2|vcount[12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~29 , inst|inst2|Add0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~25 , inst|inst2|vcount~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[13] , inst|inst2|vcount[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~9 , inst|inst2|Add0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~20 , inst|inst2|vcount~20, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[14] , inst|inst2|vcount[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~13 , inst|inst2|Add0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~26 , inst|inst2|vcount~26, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[15] , inst|inst2|vcount[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~65 , inst|inst2|Add0~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~27 , inst|inst2|vcount~27, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[16] , inst|inst2|vcount[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~61 , inst|inst2|Add0~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~28 , inst|inst2|vcount~28, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[17] , inst|inst2|vcount[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~77 , inst|inst2|Add0~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~29 , inst|inst2|vcount~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[18]~DUPLICATE , inst|inst2|vcount[18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~81 , inst|inst2|Add0~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~30 , inst|inst2|vcount~30, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[19] , inst|inst2|vcount[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~41 , inst|inst2|Add0~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~21 , inst|inst2|vcount~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[20]~DUPLICATE , inst|inst2|vcount[20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add0~37 , inst|inst2|Add0~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~11 , inst|inst2|vcount~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[21] , inst|inst2|vcount[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount~12 , inst|inst2|vcount~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[22] , inst|inst2|vcount[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~2 , inst|inst2|Equal1~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~3 , inst|inst2|Equal1~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~4 , inst|inst2|Equal1~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~5 , inst|inst2|Equal1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~14 , inst|inst2|Equal1~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~13 , inst|inst2|Add3~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[9] , inst|inst2|hcount[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~57 , inst|inst2|Add3~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[10] , inst|inst2|hcount[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~61 , inst|inst2|Add3~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[11] , inst|inst2|hcount[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~65 , inst|inst2|Add3~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[12] , inst|inst2|hcount[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~69 , inst|inst2|Add3~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[13] , inst|inst2|hcount[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~73 , inst|inst2|Add3~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[14] , inst|inst2|hcount[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~77 , inst|inst2|Add3~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[15] , inst|inst2|hcount[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~81 , inst|inst2|Add3~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[16] , inst|inst2|hcount[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~85 , inst|inst2|Add3~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[17] , inst|inst2|hcount[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~89 , inst|inst2|Add3~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[18] , inst|inst2|hcount[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~93 , inst|inst2|Add3~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[19] , inst|inst2|hcount[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~97 , inst|inst2|Add3~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[20] , inst|inst2|hcount[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~101 , inst|inst2|Add3~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[21] , inst|inst2|hcount[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~33 , inst|inst2|Add3~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[22] , inst|inst2|hcount[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~37 , inst|inst2|Add3~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[23] , inst|inst2|hcount[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~41 , inst|inst2|Add3~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[24] , inst|inst2|hcount[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~45 , inst|inst2|Add3~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[25] , inst|inst2|hcount[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~49 , inst|inst2|Add3~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[26] , inst|inst2|hcount[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~53 , inst|inst2|Add3~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[27] , inst|inst2|hcount[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~1 , inst|inst2|Equal0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~3 , inst|inst2|Equal0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[31] , inst|inst2|hcount[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~21 , inst|inst2|Add3~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[28] , inst|inst2|hcount[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~25 , inst|inst2|Add3~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[29] , inst|inst2|hcount[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~29 , inst|inst2|Add3~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[30] , inst|inst2|hcount[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add3~17 , inst|inst2|Add3~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[31]~DUPLICATE , inst|inst2|hcount[31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[12]~DUPLICATE , inst|inst2|hcount[12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[14]~DUPLICATE , inst|inst2|hcount[14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~2 , inst|inst2|Equal0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~0 , inst|inst2|Equal0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~4 , inst|inst2|Equal0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~7 , inst|inst2|Equal0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount[4] , inst|inst2|hcount[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~0 , inst|inst2|always0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~1 , inst|inst2|always0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vga_hsync , inst|inst2|vga_hsync, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~2 , inst|inst2|always0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~5 , inst|inst2|always0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vcount[10] , inst|inst2|vcount[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~4 , inst|inst2|always0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~6 , inst|inst2|always0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~7 , inst|inst2|always0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~8 , inst|inst2|always0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~3 , inst|inst2|always0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~9 , inst|inst2|always0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|vga_vsync , inst|inst2|vga_vsync, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~25 , inst|inst2|Add1~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~29 , inst|inst2|Add1~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~33 , inst|inst2|Add1~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~37 , inst|inst2|Add1~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~21 , inst|inst2|Add1~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~17 , inst|inst2|Add1~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~13 , inst|inst2|Add1~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~5 , inst|inst2|Add1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~25 , inst|inst2|Add2~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~29 , inst|inst2|Add2~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~33 , inst|inst2|Add2~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~37 , inst|inst2|Add2~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~41 , inst|inst2|Add2~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~45 , inst|inst2|Add2~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~21 , inst|inst2|Add2~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~17 , inst|inst2|Add2~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~13 , inst|inst2|Add2~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~5 , inst|inst2|Add2~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal0~8 , inst|inst2|Equal0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan4~0 , inst|inst2|LessThan4~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan4~1 , inst|inst2|LessThan4~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Equal1~18 , inst|inst2|Equal1~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan4~2 , inst|inst2|LessThan4~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan5~3 , inst|inst2|LessThan5~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan5~2 , inst|inst2|LessThan5~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan5~0 , inst|inst2|LessThan5~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|LessThan5~1 , inst|inst2|LessThan5~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|always0~10 , inst|inst2|always0~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[16] , inst|inst2|mem_add[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|address_reg_a[3] , inst|inst3|altsyncram_component|auto_generated|address_reg_a[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~109 , inst|inst|Add3~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[14]~17 , inst|inst|data_index[14]~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[31]~20 , inst|inst|data_index[31]~20, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[31] , inst|inst|data_index[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~113 , inst|inst|Add3~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[1] , inst|inst|slice_delay[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~117 , inst|inst|Add3~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[2] , inst|inst|slice_delay[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~121 , inst|inst|Add3~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[3] , inst|inst|slice_delay[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~125 , inst|inst|Add3~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[4] , inst|inst|slice_delay[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~93 , inst|inst|Add3~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[5] , inst|inst|slice_delay[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~45 , inst|inst|Add3~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[6] , inst|inst|slice_delay[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~49 , inst|inst|Add3~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[7] , inst|inst|slice_delay[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~53 , inst|inst|Add3~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[8] , inst|inst|slice_delay[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~57 , inst|inst|Add3~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[9] , inst|inst|slice_delay[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~29 , inst|inst|Add3~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[10] , inst|inst|slice_delay[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~97 , inst|inst|Add3~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[11] , inst|inst|slice_delay[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~101 , inst|inst|Add3~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[12] , inst|inst|slice_delay[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~105 , inst|inst|Add3~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[13] , inst|inst|slice_delay[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~77 , inst|inst|Add3~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[14] , inst|inst|slice_delay[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~33 , inst|inst|Add3~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[15] , inst|inst|slice_delay[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~81 , inst|inst|Add3~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[16] , inst|inst|slice_delay[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~37 , inst|inst|Add3~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[17] , inst|inst|slice_delay[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~41 , inst|inst|Add3~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[18] , inst|inst|slice_delay[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~13 , inst|inst|Add3~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[19] , inst|inst|slice_delay[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~17 , inst|inst|Add3~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[20] , inst|inst|slice_delay[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~0 , inst|inst|Equal0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~3 , inst|inst|Equal0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~85 , inst|inst|Add3~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[21] , inst|inst|slice_delay[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~89 , inst|inst|Add3~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[22] , inst|inst|slice_delay[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~61 , inst|inst|Add3~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[23] , inst|inst|slice_delay[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~65 , inst|inst|Add3~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[24] , inst|inst|slice_delay[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~21 , inst|inst|Add3~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[25] , inst|inst|slice_delay[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~69 , inst|inst|Add3~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[26] , inst|inst|slice_delay[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~25 , inst|inst|Add3~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[27] , inst|inst|slice_delay[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~1 , inst|inst|Add3~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[28] , inst|inst|slice_delay[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~5 , inst|inst|Add3~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~9 , inst|inst|Add3~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[30] , inst|inst|slice_delay[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add3~73 , inst|inst|Add3~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[31] , inst|inst|slice_delay[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~2 , inst|inst|Equal0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~1 , inst|inst|Equal0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~4 , inst|inst|Equal0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~5 , inst|inst|Equal0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[16] , inst|inst|data_index[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[13] , inst|inst|data_index[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[4] , inst|inst|data_index[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideNor0 , inst|inst|WideNor0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[3]~14 , inst|inst|data_index[3]~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[3] , inst|inst|data_index[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~17 , inst|inst|Add0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~4 , inst|inst|data_index~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[0]~18 , inst|inst|data_index[0]~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[0] , inst|inst|data_index[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~9 , inst|inst|Add0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~2 , inst|inst|data_index~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[1]~15 , inst|inst|data_index[1]~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[1] , inst|inst|data_index[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~13 , inst|inst|Add0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~3 , inst|inst|data_index~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[2]~16 , inst|inst|data_index[2]~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[2] , inst|inst|data_index[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~5 , inst|inst|Add0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~1 , inst|inst|Add0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~0 , inst|inst|data_index~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[4]~13 , inst|inst|data_index[4]~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[4]~DUPLICATE , inst|inst|data_index[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~21 , inst|inst|Add0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~5 , inst|inst|data_index~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[5]~19 , inst|inst|data_index[5]~19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[5] , inst|inst|data_index[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~57 , inst|inst|Add0~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~7 , inst|inst|data_index~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[6]~28 , inst|inst|data_index[6]~28, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[6] , inst|inst|data_index[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~69 , inst|inst|Add0~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[7]~31 , inst|inst|data_index[7]~31, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[7] , inst|inst|data_index[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~65 , inst|inst|Add0~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[8] , inst|inst|data_index[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[8]~30 , inst|inst|data_index[8]~30, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[8]~DUPLICATE , inst|inst|data_index[8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~77 , inst|inst|Add0~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[9]~33 , inst|inst|data_index[9]~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[9] , inst|inst|data_index[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~73 , inst|inst|Add0~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[10]~32 , inst|inst|data_index[10]~32, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[10] , inst|inst|data_index[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~53 , inst|inst|Add0~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[11]~27 , inst|inst|data_index[11]~27, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[11] , inst|inst|data_index[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~45 , inst|inst|Add0~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[12] , inst|inst|data_index[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[12]~25 , inst|inst|data_index[12]~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[12]~DUPLICATE , inst|inst|data_index[12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~41 , inst|inst|Add0~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[13]~24 , inst|inst|data_index[13]~24, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[13]~DUPLICATE , inst|inst|data_index[13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~109 , inst|inst|Add0~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[14]~41 , inst|inst|data_index[14]~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[14] , inst|inst|data_index[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~105 , inst|inst|Add0~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[15] , inst|inst|data_index[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[15]~40 , inst|inst|data_index[15]~40, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[15]~DUPLICATE , inst|inst|data_index[15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~125 , inst|inst|Add0~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[16]~45 , inst|inst|data_index[16]~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[16]~DUPLICATE , inst|inst|data_index[16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~121 , inst|inst|Add0~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[17]~44 , inst|inst|data_index[17]~44, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[17] , inst|inst|data_index[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~93 , inst|inst|Add0~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[18]~37 , inst|inst|data_index[18]~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[18] , inst|inst|data_index[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~89 , inst|inst|Add0~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[19]~36 , inst|inst|data_index[19]~36, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[19] , inst|inst|data_index[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~61 , inst|inst|Add0~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~8 , inst|inst|data_index~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[20]~29 , inst|inst|data_index[20]~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[20] , inst|inst|data_index[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~49 , inst|inst|Add0~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[21]~26 , inst|inst|data_index[21]~26, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[21] , inst|inst|data_index[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~37 , inst|inst|Add0~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[22]~23 , inst|inst|data_index[22]~23, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[22] , inst|inst|data_index[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~33 , inst|inst|Add0~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[23]~22 , inst|inst|data_index[23]~22, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[23] , inst|inst|data_index[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~101 , inst|inst|Add0~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~12 , inst|inst|data_index~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[24]~39 , inst|inst|data_index[24]~39, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[24] , inst|inst|data_index[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~97 , inst|inst|Add0~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~11 , inst|inst|data_index~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[25]~38 , inst|inst|data_index[25]~38, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[25] , inst|inst|data_index[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~117 , inst|inst|Add0~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~10 , inst|inst|data_index~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[26]~43 , inst|inst|data_index[26]~43, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[26] , inst|inst|data_index[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~113 , inst|inst|Add0~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~9 , inst|inst|data_index~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[27]~42 , inst|inst|data_index[27]~42, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[27] , inst|inst|data_index[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~85 , inst|inst|Add0~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[28]~35 , inst|inst|data_index[28]~35, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[28] , inst|inst|data_index[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~81 , inst|inst|Add0~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[29]~34 , inst|inst|data_index[29]~34, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[29] , inst|inst|data_index[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~29 , inst|inst|Add0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[30]~21 , inst|inst|data_index[30]~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index[30] , inst|inst|data_index[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add0~25 , inst|inst|Add0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~6 , inst|inst|data_index~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~7 , inst|inst|LessThan2~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~8 , inst|inst|LessThan2~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~9 , inst|inst|LessThan2~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~10 , inst|inst|LessThan2~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~11 , inst|inst|LessThan2~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~12 , inst|inst|LessThan2~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~4 , inst|inst|LessThan2~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~3 , inst|inst|LessThan2~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~5 , inst|inst|LessThan2~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~2 , inst|inst|LessThan2~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~0 , inst|inst|LessThan2~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~1 , inst|inst|LessThan2~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~6 , inst|inst|LessThan2~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal40~0 , inst|inst|Equal40~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal49~0 , inst|inst|Equal49~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~13 , inst|inst|LessThan2~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~14 , inst|inst|LessThan2~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal9~0 , inst|inst|Equal9~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal9~1 , inst|inst|Equal9~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr79~0 , inst|inst|WideOr79~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal8~0 , inst|inst|Equal8~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideNor0~0 , inst|inst|WideNor0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~0 , inst|inst|hex_buffer~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideNor0~1 , inst|inst|WideNor0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal14~0 , inst|inst|Equal14~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal13~0 , inst|inst|Equal13~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal9~2 , inst|inst|Equal9~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~16 , inst|inst|LessThan2~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal8~4 , inst|inst|Equal8~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data~1 , inst|inst|data~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal8~1 , inst|inst|Equal8~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~15 , inst|inst|LessThan2~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal8~2 , inst|inst|Equal8~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal8~3 , inst|inst|Equal8~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal48~0 , inst|inst|Equal48~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal10~0 , inst|inst|Equal10~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal12~0 , inst|inst|Equal12~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data~2 , inst|inst|data~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector194~0 , inst|inst|Selector194~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector194~1 , inst|inst|Selector194~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector194~2 , inst|inst|Selector194~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|num_chars[3]~DUPLICATE , inst|inst|num_chars[3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector194~3 , inst|inst|Selector194~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal26~0 , inst|inst|Equal26~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal50~0 , inst|inst|Equal50~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr79~1 , inst|inst|WideOr79~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector195~0 , inst|inst|Selector195~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal6~0 , inst|inst|Equal6~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~73 , inst|inst|Add2~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[31]~32 , inst|inst|reg_index[31]~32, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[26]~DUPLICATE , inst|inst|reg_index[26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~81 , inst|inst|Add2~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~101 , inst|inst|Add2~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~25 , inst|inst|reg_index~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[22] , inst|inst|reg_index[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~97 , inst|inst|Add2~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~24 , inst|inst|reg_index~24, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[23] , inst|inst|reg_index[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~9 , inst|inst|Add2~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~2 , inst|inst|reg_index~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[24] , inst|inst|reg_index[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~5 , inst|inst|Add2~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[25] , inst|inst|reg_index[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~1 , inst|inst|reg_index~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[25]~DUPLICATE , inst|inst|reg_index[25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~25 , inst|inst|Add2~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[26] , inst|inst|reg_index[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~6 , inst|inst|reg_index~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[27] , inst|inst|reg_index[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~21 , inst|inst|Add2~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~5 , inst|inst|reg_index~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~1 , inst|inst|Equal7~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~2 , inst|inst|Equal7~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~3 , inst|inst|Equal7~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[30] , inst|inst|reg_index[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~117 , inst|inst|Add2~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~29 , inst|inst|reg_index~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[28] , inst|inst|reg_index[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~113 , inst|inst|Add2~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~28 , inst|inst|reg_index~28, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[29] , inst|inst|reg_index[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~37 , inst|inst|Add2~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~9 , inst|inst|reg_index~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~4 , inst|inst|Equal7~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~0 , inst|inst|Equal7~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[31] , inst|inst|reg_index[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~1 , inst|inst|Add2~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~0 , inst|inst|reg_index~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~7 , inst|inst|Equal7~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~6 , inst|inst|Equal7~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~5 , inst|inst|Equal7~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~8 , inst|inst|Equal7~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal7~9 , inst|inst|Equal7~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[0] , inst|inst|reg_index[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~18 , inst|inst|reg_index~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[0]~DUPLICATE , inst|inst|reg_index[0]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~65 , inst|inst|Add2~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~16 , inst|inst|reg_index~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[1] , inst|inst|reg_index[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~77 , inst|inst|Add2~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~19 , inst|inst|reg_index~19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[2]~feeder , inst|inst|reg_index[2]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[2] , inst|inst|reg_index[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~61 , inst|inst|Add2~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~15 , inst|inst|reg_index~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[3] , inst|inst|reg_index[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~69 , inst|inst|Add2~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~17 , inst|inst|reg_index~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[4] , inst|inst|reg_index[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~57 , inst|inst|Add2~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~14 , inst|inst|reg_index~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[5]~feeder , inst|inst|reg_index[5]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[5] , inst|inst|reg_index[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~53 , inst|inst|Add2~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~13 , inst|inst|reg_index~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[6] , inst|inst|reg_index[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~49 , inst|inst|Add2~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~12 , inst|inst|reg_index~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[7] , inst|inst|reg_index[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~93 , inst|inst|Add2~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~23 , inst|inst|reg_index~23, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[8] , inst|inst|reg_index[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~45 , inst|inst|Add2~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~11 , inst|inst|reg_index~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[9] , inst|inst|reg_index[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~41 , inst|inst|Add2~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~10 , inst|inst|reg_index~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[10] , inst|inst|reg_index[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~89 , inst|inst|Add2~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~22 , inst|inst|reg_index~22, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[11] , inst|inst|reg_index[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~109 , inst|inst|Add2~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~27 , inst|inst|reg_index~27, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[12] , inst|inst|reg_index[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~105 , inst|inst|Add2~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~26 , inst|inst|reg_index~26, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[13] , inst|inst|reg_index[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~17 , inst|inst|Add2~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~4 , inst|inst|reg_index~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[14] , inst|inst|reg_index[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~13 , inst|inst|Add2~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~3 , inst|inst|reg_index~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[15]~DUPLICATE , inst|inst|reg_index[15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~33 , inst|inst|Add2~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~8 , inst|inst|reg_index~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[16] , inst|inst|reg_index[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~29 , inst|inst|Add2~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~7 , inst|inst|reg_index~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[17] , inst|inst|reg_index[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~125 , inst|inst|Add2~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~31 , inst|inst|reg_index~31, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[18] , inst|inst|reg_index[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~121 , inst|inst|Add2~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~30 , inst|inst|reg_index~30, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[19] , inst|inst|reg_index[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add2~85 , inst|inst|Add2~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~21 , inst|inst|reg_index~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[20] , inst|inst|reg_index[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index~20 , inst|inst|reg_index~20, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[21] , inst|inst|reg_index[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~0 , inst|inst|LessThan1~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~1 , inst|inst|LessThan1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~2 , inst|inst|LessThan1~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~4 , inst|inst|LessThan1~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~3 , inst|inst|LessThan1~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~5 , inst|inst|LessThan1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~6 , inst|inst|LessThan1~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan1~7 , inst|inst|LessThan1~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector195~1 , inst|inst|Selector195~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|num_chars[2] , inst|inst|num_chars[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector195~2 , inst|inst|Selector195~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[14]~0 , inst|inst|data[14]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal15~0 , inst|inst|Equal15~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal47~0 , inst|inst|Equal47~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector196~0 , inst|inst|Selector196~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal41~0 , inst|inst|Equal41~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal25~0 , inst|inst|Equal25~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal39~0 , inst|inst|Equal39~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector196~1 , inst|inst|Selector196~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|num_chars[1] , inst|inst|num_chars[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector196~2 , inst|inst|Selector196~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|num_chars[4] , inst|inst|num_chars[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr44~0 , inst|inst|WideOr44~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector193~0 , inst|inst|Selector193~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add4~0 , inst|inst|Add4~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~109 , inst|inst|Add6~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~17 , inst|inst|Add14~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~6 , inst|inst|y~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[0]~3 , inst|inst|y[0]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[0] , inst|inst|y[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~13 , inst|inst|Add14~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~5 , inst|inst|y~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[1] , inst|inst|y[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~9 , inst|inst|Add14~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~4 , inst|inst|y~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[2] , inst|inst|y[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~5 , inst|inst|Add14~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~2 , inst|inst|y~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[3] , inst|inst|y[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~53 , inst|inst|Add14~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~13 , inst|inst|y~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[4] , inst|inst|y[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~57 , inst|inst|Add14~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~14 , inst|inst|y~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[5] , inst|inst|y[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~49 , inst|inst|Add14~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~12 , inst|inst|y~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[6] , inst|inst|y[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~29 , inst|inst|Add14~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~8 , inst|inst|y~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[7] , inst|inst|y[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~41 , inst|inst|Add14~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~10 , inst|inst|y~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[8] , inst|inst|y[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~25 , inst|inst|Add14~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~7 , inst|inst|y~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[9] , inst|inst|y[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~37 , inst|inst|Add14~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~9 , inst|inst|y~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[10] , inst|inst|y[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~45 , inst|inst|Add14~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~11 , inst|inst|y~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[11] , inst|inst|y[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~125 , inst|inst|Add14~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~33 , inst|inst|y~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[12] , inst|inst|y[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~121 , inst|inst|Add14~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~32 , inst|inst|y~32, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[13] , inst|inst|y[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~117 , inst|inst|Add14~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~31 , inst|inst|y~31, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[14] , inst|inst|y[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~113 , inst|inst|Add14~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~30 , inst|inst|y~30, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[15] , inst|inst|y[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~109 , inst|inst|Add14~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~29 , inst|inst|y~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[16] , inst|inst|y[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~105 , inst|inst|Add14~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~28 , inst|inst|y~28, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[17] , inst|inst|y[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~101 , inst|inst|Add14~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~27 , inst|inst|y~27, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[18] , inst|inst|y[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~97 , inst|inst|Add14~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~26 , inst|inst|y~26, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[19] , inst|inst|y[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~93 , inst|inst|Add14~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~25 , inst|inst|y~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[20] , inst|inst|y[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~89 , inst|inst|Add14~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~24 , inst|inst|y~24, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[21] , inst|inst|y[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~85 , inst|inst|Add14~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~23 , inst|inst|y~23, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[22] , inst|inst|y[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~81 , inst|inst|Add14~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~22 , inst|inst|y~22, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[23] , inst|inst|y[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~77 , inst|inst|Add14~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~21 , inst|inst|y~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[24] , inst|inst|y[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~73 , inst|inst|Add14~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~20 , inst|inst|y~20, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[25] , inst|inst|y[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~69 , inst|inst|Add14~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~19 , inst|inst|y~19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[26] , inst|inst|y[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~65 , inst|inst|Add14~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~18 , inst|inst|y~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[27] , inst|inst|y[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~61 , inst|inst|Add14~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~17 , inst|inst|y~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[28] , inst|inst|y[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~33 , inst|inst|Add14~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~16 , inst|inst|y~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[29] , inst|inst|y[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~21 , inst|inst|Add14~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y~15 , inst|inst|y~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[30] , inst|inst|y[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add14~1 , inst|inst|Add14~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[31]~1 , inst|inst|y[31]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[31] , inst|inst|y[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[38]~0 , inst|inst|mem_buffer[38]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[29] , inst|inst|decode_delay[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~25 , inst|inst|Add6~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~1 , inst|inst|Add6~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[28] , inst|inst|decode_delay[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~5 , inst|inst|Add6~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[30] , inst|inst|decode_delay[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~9 , inst|inst|Add6~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[31] , inst|inst|decode_delay[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~73 , inst|inst|Add6~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~3 , inst|inst|Equal69~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~4 , inst|inst|Equal69~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~5 , inst|inst|Equal69~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~6 , inst|inst|Equal69~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~0 , inst|inst|Equal69~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~1 , inst|inst|Equal69~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~2 , inst|inst|Equal69~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal69~7 , inst|inst|Equal69~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[0] , inst|inst|decode_delay[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~113 , inst|inst|Add6~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[1] , inst|inst|decode_delay[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~117 , inst|inst|Add6~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[2] , inst|inst|decode_delay[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~121 , inst|inst|Add6~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[3] , inst|inst|decode_delay[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~125 , inst|inst|Add6~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[4] , inst|inst|decode_delay[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~93 , inst|inst|Add6~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[5] , inst|inst|decode_delay[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~45 , inst|inst|Add6~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[6] , inst|inst|decode_delay[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~49 , inst|inst|Add6~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[7] , inst|inst|decode_delay[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~53 , inst|inst|Add6~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[8] , inst|inst|decode_delay[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~57 , inst|inst|Add6~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[9] , inst|inst|decode_delay[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~29 , inst|inst|Add6~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[10] , inst|inst|decode_delay[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~97 , inst|inst|Add6~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[11] , inst|inst|decode_delay[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~101 , inst|inst|Add6~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[12] , inst|inst|decode_delay[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~105 , inst|inst|Add6~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[13] , inst|inst|decode_delay[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~77 , inst|inst|Add6~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[14] , inst|inst|decode_delay[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~33 , inst|inst|Add6~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[15] , inst|inst|decode_delay[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~81 , inst|inst|Add6~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[16] , inst|inst|decode_delay[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~37 , inst|inst|Add6~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[17] , inst|inst|decode_delay[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~41 , inst|inst|Add6~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[18] , inst|inst|decode_delay[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~13 , inst|inst|Add6~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[19] , inst|inst|decode_delay[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~17 , inst|inst|Add6~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[20] , inst|inst|decode_delay[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~85 , inst|inst|Add6~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[21] , inst|inst|decode_delay[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~89 , inst|inst|Add6~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[22] , inst|inst|decode_delay[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~61 , inst|inst|Add6~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[23] , inst|inst|decode_delay[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~65 , inst|inst|Add6~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[24] , inst|inst|decode_delay[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~21 , inst|inst|Add6~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[25] , inst|inst|decode_delay[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add6~69 , inst|inst|Add6~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[26] , inst|inst|decode_delay[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|decode_delay[27] , inst|inst|decode_delay[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~1 , inst|inst|x~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~4 , inst|inst|x~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~5 , inst|inst|x~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~3 , inst|inst|x~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~6 , inst|inst|x~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~2 , inst|inst|x~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~7 , inst|inst|x~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~0 , inst|inst|x~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x~8 , inst|inst|x~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~49 , inst|inst|Add5~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector197~2_wirecell , inst|inst|Selector197~2_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[0] , inst|inst|x[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~53 , inst|inst|Add5~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector197~0 , inst|inst|Selector197~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector197~1 , inst|inst|Selector197~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add4~4 , inst|inst|Add4~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[1] , inst|inst|x[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~45 , inst|inst|Add5~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add4~3 , inst|inst|Add4~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[2] , inst|inst|x[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~41 , inst|inst|Add5~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add4~2 , inst|inst|Add4~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[3] , inst|inst|x[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~37 , inst|inst|Add5~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add4~1 , inst|inst|Add4~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[4] , inst|inst|x[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~57 , inst|inst|Add5~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[5] , inst|inst|x[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~61 , inst|inst|Add5~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[6] , inst|inst|x[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~65 , inst|inst|Add5~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[7] , inst|inst|x[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~69 , inst|inst|Add5~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[8] , inst|inst|x[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~73 , inst|inst|Add5~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[9] , inst|inst|x[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~29 , inst|inst|Add5~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[10]~DUPLICATE , inst|inst|x[10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~33 , inst|inst|Add5~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[11] , inst|inst|x[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~25 , inst|inst|Add5~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[12]~DUPLICATE , inst|inst|x[12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~9 , inst|inst|Add5~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[13] , inst|inst|x[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~17 , inst|inst|Add5~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[14]~DUPLICATE , inst|inst|x[14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~21 , inst|inst|Add5~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[15] , inst|inst|x[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~125 , inst|inst|Add5~125, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[16] , inst|inst|x[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~121 , inst|inst|Add5~121, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[17] , inst|inst|x[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~117 , inst|inst|Add5~117, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[18] , inst|inst|x[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~113 , inst|inst|Add5~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[19] , inst|inst|x[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~109 , inst|inst|Add5~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[20] , inst|inst|x[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~105 , inst|inst|Add5~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[21] , inst|inst|x[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~101 , inst|inst|Add5~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[22] , inst|inst|x[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~97 , inst|inst|Add5~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[23] , inst|inst|x[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~93 , inst|inst|Add5~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[24] , inst|inst|x[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~89 , inst|inst|Add5~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[25] , inst|inst|x[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~85 , inst|inst|Add5~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[26] , inst|inst|x[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~81 , inst|inst|Add5~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[27] , inst|inst|x[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~77 , inst|inst|Add5~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[28] , inst|inst|x[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~13 , inst|inst|Add5~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[29] , inst|inst|x[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~5 , inst|inst|Add5~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[30] , inst|inst|x[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add5~1 , inst|inst|Add5~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[31]~9 , inst|inst|x[31]~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[31]~feeder , inst|inst|x[31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[31] , inst|inst|x[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[29] , inst|inst|slice_delay[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~0 , inst|inst|Equal67~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~1 , inst|inst|Equal67~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~2 , inst|inst|Equal67~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~3 , inst|inst|Equal67~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~4 , inst|inst|Equal67~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~5 , inst|inst|Equal67~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~6 , inst|inst|Equal67~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal67~7 , inst|inst|Equal67~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|slice_delay[0] , inst|inst|slice_delay[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal0~6 , inst|inst|Equal0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data_index~1 , inst|inst|data_index~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector57~0 , inst|inst|Selector57~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideNor0~2 , inst|inst|WideNor0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector197~2 , inst|inst|Selector197~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|num_chars[0] , inst|inst|num_chars[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~112 , inst|inst|Add13~112, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal53~0 , inst|inst|Equal53~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector6~1 , inst|inst|Selector6~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal40~1 , inst|inst|Equal40~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal16~0 , inst|inst|Equal16~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideNor0~4 , inst|inst|WideNor0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector160~1 , inst|inst|Selector160~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector160~2 , inst|inst|Selector160~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector160~3 , inst|inst|Selector160~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector159~1 , inst|inst|Selector159~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~0 , inst|inst|Selector188~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector159~0 , inst|inst|Selector159~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector159~2 , inst|inst|Selector159~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[6]~0 , inst|inst|row[6]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector160~0 , inst|inst|Selector160~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector160~4 , inst|inst|Selector160~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[0]~feeder , inst|inst|row[0]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[0] , inst|inst|row[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal30~0 , inst|inst|Equal30~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal62~0 , inst|inst|Equal62~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal54~0 , inst|inst|Equal54~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal58~0 , inst|inst|Equal58~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal64~0 , inst|inst|Equal64~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector159~4 , inst|inst|Selector159~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector159~3 , inst|inst|Selector159~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector159~5 , inst|inst|Selector159~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[1] , inst|inst|row[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal19~0 , inst|inst|Equal19~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector62~0 , inst|inst|Selector62~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal13~1 , inst|inst|Equal13~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~3 , inst|inst|hex_buffer~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~4 , inst|inst|Selector158~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal59~0 , inst|inst|Equal59~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~2 , inst|inst|Selector158~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~3 , inst|inst|Selector158~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal66~0 , inst|inst|Equal66~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal51~0 , inst|inst|Equal51~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal17~0 , inst|inst|Equal17~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal25~1 , inst|inst|Equal25~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~0 , inst|inst|Selector225~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~0 , inst|inst|Selector158~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~1 , inst|inst|Selector158~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~5 , inst|inst|Selector158~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector158~6 , inst|inst|Selector158~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[2] , inst|inst|row[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector157~0 , inst|inst|Selector157~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector157~1 , inst|inst|Selector157~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector157~2 , inst|inst|Selector157~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~1 , inst|inst|Selector188~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal28~0 , inst|inst|Equal28~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal60~0 , inst|inst|Equal60~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[1]~3 , inst|inst|data[1]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~13 , inst|inst|hex_buffer~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~2 , inst|inst|Selector188~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector157~3 , inst|inst|Selector157~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[3]~feeder , inst|inst|row[3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[3] , inst|inst|row[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector156~0 , inst|inst|Selector156~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector156~1 , inst|inst|Selector156~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector156~2 , inst|inst|Selector156~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[4] , inst|inst|row[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector155~1 , inst|inst|Selector155~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector155~0 , inst|inst|Selector155~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector155~2 , inst|inst|Selector155~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[5] , inst|inst|row[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector155~3 , inst|inst|Selector155~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[5]~DUPLICATE , inst|inst|row[5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[6]~1 , inst|inst|row[6]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[6] , inst|inst|row[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[7] , inst|inst|row[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[8] , inst|inst|row[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[9] , inst|inst|row[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[10] , inst|inst|row[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[11] , inst|inst|row[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[12] , inst|inst|row[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[13] , inst|inst|row[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[14] , inst|inst|row[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[15] , inst|inst|row[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[16] , inst|inst|row[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|row[17] , inst|inst|row[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mult0~8 , inst|inst|Mult0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[12] , inst|inst|x[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[10] , inst|inst|x[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~116 , inst|inst|Add13~116, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|num_chars[3] , inst|inst|num_chars[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~115 , inst|inst|Add13~115, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~114 , inst|inst|Add13~114, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~113 , inst|inst|Add13~113, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[0]~DUPLICATE , inst|inst|x[0]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~66 , inst|inst|Add9~66, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~25 , inst|inst|Add9~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~29 , inst|inst|Add9~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~33 , inst|inst|Add9~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~37 , inst|inst|Add9~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~41 , inst|inst|Add9~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~45 , inst|inst|Add9~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~49 , inst|inst|Add9~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~53 , inst|inst|Add9~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~57 , inst|inst|Add9~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~61 , inst|inst|Add9~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~17 , inst|inst|Add9~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~21 , inst|inst|Add9~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~13 , inst|inst|Add9~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[5]~DUPLICATE , inst|inst|y[5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector191~0 , inst|inst|Selector191~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector187~0 , inst|inst|Selector187~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector190~1 , inst|inst|Selector190~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector187~1 , inst|inst|Selector187~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[5] , inst|inst|column[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~6 , inst|inst|Selector188~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~3 , inst|inst|Selector188~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~5 , inst|inst|Selector188~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~4 , inst|inst|Selector188~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~7 , inst|inst|Selector188~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector188~8 , inst|inst|Selector188~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[4]~feeder , inst|inst|column[4]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[4] , inst|inst|column[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~89 , inst|inst|Add13~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~93 , inst|inst|Add13~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~97 , inst|inst|Add13~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~101 , inst|inst|Add13~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~105 , inst|inst|Add13~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~109 , inst|inst|Add13~109, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~81 , inst|inst|Add13~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~85 , inst|inst|Add13~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~77 , inst|inst|Add13~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector189~0 , inst|inst|Selector189~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector189~1 , inst|inst|Selector189~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector189~2 , inst|inst|Selector189~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector189~3 , inst|inst|Selector189~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[3] , inst|inst|column[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector190~0 , inst|inst|Selector190~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector190~2 , inst|inst|Selector190~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[2] , inst|inst|column[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector191~1 , inst|inst|Selector191~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector191~2 , inst|inst|Selector191~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[1] , inst|inst|column[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector192~0 , inst|inst|Selector192~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector192~1 , inst|inst|Selector192~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|column[0] , inst|inst|column[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~25 , inst|inst|Add13~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~29 , inst|inst|Add13~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~33 , inst|inst|Add13~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~37 , inst|inst|Add13~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~41 , inst|inst|Add13~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~45 , inst|inst|Add13~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~49 , inst|inst|Add13~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~53 , inst|inst|Add13~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~57 , inst|inst|Add13~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~61 , inst|inst|Add13~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~17 , inst|inst|Add13~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~21 , inst|inst|Add13~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~13 , inst|inst|Add13~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|y[31]~0 , inst|inst|y[31]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[12] , inst|inst|mem_add[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~1 , inst|inst|Add9~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~65 , inst|inst|Add13~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~1 , inst|inst|Add13~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[13] , inst|inst|mem_add[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~69 , inst|inst|Add13~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~73 , inst|inst|Add13~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|x[14] , inst|inst|x[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~5 , inst|inst|Add9~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add9~9 , inst|inst|Add9~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~5 , inst|inst|Add13~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add13~9 , inst|inst|Add13~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[15] , inst|inst|mem_add[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[10] , inst|inst|mem_add[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[11] , inst|inst|mem_add[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[14] , inst|inst|mem_add[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2377w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2377w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[14] , inst|inst2|mem_add[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[13] , inst|inst2|mem_add[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~9 , inst|inst2|Add1~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add1~1 , inst|inst2|Add1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~9 , inst|inst2|Add2~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|Add2~1 , inst|inst2|Add2~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[18] , inst|inst2|mem_add[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[15] , inst|inst2|mem_add[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[17] , inst|inst2|mem_add[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3140w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3140w[3], MIPS_PipelinedCPU, 1
instance = comp, \~GND , ~GND, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[0] , inst|inst2|mem_add[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~1 , inst|inst2|hcount~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[1] , inst|inst2|mem_add[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~2 , inst|inst2|hcount~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[2] , inst|inst2|mem_add[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~3 , inst|inst2|hcount~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[3] , inst|inst2|mem_add[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~4 , inst|inst2|hcount~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[4] , inst|inst2|mem_add[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~5 , inst|inst2|hcount~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[5] , inst|inst2|mem_add[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|hcount~6 , inst|inst2|hcount~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[6] , inst|inst2|mem_add[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[7] , inst|inst2|mem_add[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[8] , inst|inst2|mem_add[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[9] , inst|inst2|mem_add[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[10] , inst|inst2|mem_add[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[11] , inst|inst2|mem_add[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst2|mem_add[12] , inst|inst2|mem_add[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal33~0 , inst|inst|Equal33~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideNor0~3 , inst|inst|WideNor0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr79~2 , inst|inst|WideOr79~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr42~0 , inst|inst|WideOr42~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~49 , inst|inst|hex_buffer~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~50 , inst|inst|hex_buffer~50, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector26~0 , inst|inst|Selector26~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal31~0 , inst|inst|Equal31~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~17 , inst|inst|LessThan2~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~18 , inst|inst|LessThan2~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|LessThan2~19 , inst|inst|LessThan2~19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~51 , inst|inst|hex_buffer~51, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][5] , inst|inst|hex_buffer[0][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~47 , inst|inst|hex_buffer~47, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector34~2 , inst|inst|Selector34~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal32~0 , inst|inst|Equal32~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~34 , inst|inst|hex_buffer~34, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~48 , inst|inst|hex_buffer~48, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][5] , inst|inst|hex_buffer[1][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~7 , inst|inst|Mux18~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr44~1 , inst|inst|WideOr44~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~53 , inst|inst|hex_buffer~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][5]~54 , inst|inst|hex_buffer[2][5]~54, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][5] , inst|inst|hex_buffer[4][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr53~0 , inst|inst|WideOr53~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~52 , inst|inst|hex_buffer~52, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][5] , inst|inst|hex_buffer[5][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~8 , inst|inst|Mux18~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~12 , inst|inst|hex_buffer~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~22 , inst|inst|hex_buffer~22, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~56 , inst|inst|hex_buffer~56, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][5] , inst|inst|hex_buffer[2][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~55 , inst|inst|hex_buffer~55, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][5] , inst|inst|hex_buffer[3][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~9 , inst|inst|Mux18~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr63~0 , inst|inst|WideOr63~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr63~1 , inst|inst|WideOr63~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~58 , inst|inst|hex_buffer~58, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][5] , inst|inst|hex_buffer[6][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~1 , inst|inst|hex_buffer~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr69~0 , inst|inst|WideOr69~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~57 , inst|inst|hex_buffer~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][5]~feeder , inst|inst|hex_buffer[7][5]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][5] , inst|inst|hex_buffer[7][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~10 , inst|inst|Mux18~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~11 , inst|inst|Mux18~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr83~0 , inst|inst|WideOr83~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr83~1 , inst|inst|WideOr83~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal35~0 , inst|inst|Equal35~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~2 , inst|inst|hex_buffer~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector63~0 , inst|inst|Selector63~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr91~0 , inst|inst|WideOr91~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector105~0 , inst|inst|Selector105~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[15][5] , inst|inst|hex_buffer[15][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][5] , inst|inst|hex_buffer[8][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr79 , inst|inst|WideOr79, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector58~0 , inst|inst|Selector58~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][5]~DUPLICATE , inst|inst|hex_buffer[8][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr86 , inst|inst|WideOr86, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector72~0 , inst|inst|Selector72~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][5] , inst|inst|hex_buffer[10][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr88~0 , inst|inst|WideOr88~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr88~1 , inst|inst|WideOr88~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector79~0 , inst|inst|Selector79~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[11][5] , inst|inst|hex_buffer[11][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector65~0 , inst|inst|Selector65~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][5] , inst|inst|hex_buffer[9][5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~12 , inst|inst|Mux18~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector110~0 , inst|inst|Selector110~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[15][0] , inst|inst|hex_buffer[15][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~13 , inst|inst|Mux18~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~14 , inst|inst|Mux18~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[5] , inst|inst|hex_digit[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~76 , inst|inst|hex_buffer~76, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][6]~feeder , inst|inst|hex_buffer[7][6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][6] , inst|inst|hex_buffer[7][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~73 , inst|inst|hex_buffer~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~77 , inst|inst|hex_buffer~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][6] , inst|inst|hex_buffer[5][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~3 , inst|inst|Mux17~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~70 , inst|inst|hex_buffer~70, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][6] , inst|inst|hex_buffer[2][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~71 , inst|inst|hex_buffer~71, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][6] , inst|inst|hex_buffer[0][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~0 , inst|inst|Mux17~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~74 , inst|inst|hex_buffer~74, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][6] , inst|inst|hex_buffer[4][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~72 , inst|inst|hex_buffer~72, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][6] , inst|inst|hex_buffer[6][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~1 , inst|inst|Mux17~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector42~0 , inst|inst|Selector42~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~75 , inst|inst|hex_buffer~75, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][6] , inst|inst|hex_buffer[1][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][6] , inst|inst|hex_buffer[3][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~2 , inst|inst|Mux17~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~4 , inst|inst|Mux17~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector87~0 , inst|inst|Selector87~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[12][4] , inst|inst|hex_buffer[12][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector80~0 , inst|inst|Selector80~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[11][4] , inst|inst|hex_buffer[11][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector71~0 , inst|inst|Selector71~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][6] , inst|inst|hex_buffer[10][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector64~0 , inst|inst|Selector64~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][6] , inst|inst|hex_buffer[9][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][6] , inst|inst|hex_buffer[8][6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector57~1 , inst|inst|Selector57~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][6]~DUPLICATE , inst|inst|hex_buffer[8][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~5 , inst|inst|Mux17~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~6 , inst|inst|Mux17~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux17~7 , inst|inst|Mux17~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[6] , inst|inst|hex_digit[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[12][4]~DUPLICATE , inst|inst|hex_buffer[12][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux19~3 , inst|inst|Mux19~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~20 , inst|inst|hex_buffer~20, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][4] , inst|inst|hex_buffer[6][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~68 , inst|inst|hex_buffer~68, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~69 , inst|inst|hex_buffer~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][4]~DUPLICATE , inst|inst|hex_buffer[6][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~66 , inst|inst|hex_buffer~66, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~67 , inst|inst|hex_buffer~67, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][4] , inst|inst|hex_buffer[4][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~65 , inst|inst|hex_buffer~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][4] , inst|inst|hex_buffer[5][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux19~2 , inst|inst|Mux19~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector66~0 , inst|inst|Selector66~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][4] , inst|inst|hex_buffer[9][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][1]~DUPLICATE , inst|inst|hex_buffer[10][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector76~0 , inst|inst|Selector76~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][1] , inst|inst|hex_buffer[10][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[11][4]~DUPLICATE , inst|inst|hex_buffer[11][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector59~0 , inst|inst|Selector59~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector59~1 , inst|inst|Selector59~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][4] , inst|inst|hex_buffer[8][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux19~1 , inst|inst|Mux19~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~59 , inst|inst|hex_buffer~59, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][4] , inst|inst|hex_buffer[0][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~60 , inst|inst|hex_buffer~60, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~61 , inst|inst|hex_buffer~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][4] , inst|inst|hex_buffer[2][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~45 , inst|inst|hex_buffer~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~64 , inst|inst|hex_buffer~64, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][4] , inst|inst|hex_buffer[3][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~62 , inst|inst|hex_buffer~62, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~63 , inst|inst|hex_buffer~63, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][4]~feeder , inst|inst|hex_buffer[1][4]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][4] , inst|inst|hex_buffer[1][4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux19~0 , inst|inst|Mux19~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux19~4 , inst|inst|Mux19~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[4] , inst|inst|hex_digit[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_sw[0]~0 , inst|inst|reg_sw[0]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_sw[0] , inst|inst|reg_sw[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_sw[1] , inst|inst|reg_sw[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_sw[3] , inst|inst|reg_sw[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_sw[2] , inst|inst|reg_sw[2], MIPS_PipelinedCPU, 1
instance = comp, \KEY[0]~input , KEY[0]~input, MIPS_PipelinedCPU, 1
instance = comp, \KEY[0]~inputCLKENA0 , KEY[0]~inputCLKENA0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[1] , inst1|result[1], MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[0] , inst1|result[0], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~29 , inst5|Add0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~61 , inst5|Add0~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[0]~feeder , inst|inst|ins_sw[0]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[0]~0 , inst|inst|ins_sw[0]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[0] , inst|inst|ins_sw[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[1]~feeder , inst|inst|ins_sw[1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[1] , inst|inst|ins_sw[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[2] , inst|inst|ins_sw[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[3] , inst|inst|ins_sw[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[4] , inst|inst|ins_sw[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~29 , inst|inst|Add1~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw~1 , inst|inst|ins_sw~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw~2 , inst|inst|ins_sw~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|ins_sw[5] , inst|inst|ins_sw[5], MIPS_PipelinedCPU, 1
instance = comp, \inst3|altsyncram_component|auto_generated|ram_block1a3 , inst3|altsyncram_component|auto_generated|ram_block1a3, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[22]~DUPLICATE , inst13|ins_out[22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst3|altsyncram_component|auto_generated|ram_block1a0 , inst3|altsyncram_component|auto_generated|ram_block1a0, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[12] , inst13|ins_out[12], MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[1]~feeder , inst22|ins2_out[1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[1] , inst22|ins2_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[1]~DUPLICATE , inst23|write_addr_out[1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[11]~DUPLICATE , inst13|ins_out[11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[0] , inst22|ins2_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[0]~DUPLICATE , inst23|write_addr_out[0]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[21] , inst13|ins_out[21], MIPS_PipelinedCPU, 1
instance = comp, \inst32|Equal1~0 , inst32|Equal1~0, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[2]~feeder , inst22|ins2_out[2]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[2]~DUPLICATE , inst22|ins2_out[2]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[2]~DUPLICATE , inst23|write_addr_out[2]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[24]~DUPLICATE , inst13|ins_out[24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[25]~DUPLICATE , inst13|ins_out[25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[15] , inst13|ins_out[15], MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[4] , inst22|ins2_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[4] , inst23|write_addr_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst32|Equal1~1 , inst32|Equal1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst32|Equal1~2 , inst32|Equal1~2, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[1] , inst24|reg_address_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[2]~feeder , inst24|reg_address_out[2]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[2] , inst24|reg_address_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[4]~feeder , inst24|reg_address_out[4]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[4] , inst24|reg_address_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[3] , inst24|reg_address_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst24|reg_address_out[0] , inst24|reg_address_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~20 , inst4|Decoder0~20, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][5]~DUPLICATE , inst4|regfile[0][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][5]~10 , inst4|regfile[2][5]~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~22 , inst4|Decoder0~22, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][5] , inst4|regfile[2][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][5]~9 , inst4|regfile[1][5]~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~21 , inst4|Decoder0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][5] , inst4|regfile[1][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~23 , inst4|Decoder0~23, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][5] , inst4|regfile[3][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~6 , inst4|Mux26~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~27 , inst4|Decoder0~27, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][5]~DUPLICATE , inst4|regfile[15][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~25 , inst4|Decoder0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][5] , inst4|regfile[13][5], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[22] , inst13|ins_out[22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~26 , inst4|Decoder0~26, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][5] , inst4|regfile[14][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~24 , inst4|Decoder0~24, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][5] , inst4|regfile[12][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~7 , inst4|Mux26~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~18 , inst4|Decoder0~18, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][5] , inst4|regfile[10][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~16 , inst4|Decoder0~16, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][5] , inst4|regfile[8][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~17 , inst4|Decoder0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][5] , inst4|regfile[9][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~19 , inst4|Decoder0~19, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][5] , inst4|regfile[11][5], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[21]~DUPLICATE , inst13|ins_out[21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~5 , inst4|Mux26~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~28 , inst4|Decoder0~28, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][5] , inst4|regfile[4][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~29 , inst4|Decoder0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][5] , inst4|regfile[5][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~30 , inst4|Decoder0~30, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][5]~DUPLICATE , inst4|regfile[6][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~31 , inst4|Decoder0~31, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][5] , inst4|regfile[7][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~8 , inst4|Mux26~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~9 , inst4|Mux26~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~13 , inst4|Decoder0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][5] , inst4|regfile[23][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~12 , inst4|Decoder0~12, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][5] , inst4|regfile[19][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~14 , inst4|Decoder0~14, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][5] , inst4|regfile[27][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~15 , inst4|Decoder0~15, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][5] , inst4|regfile[31][5], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[23]~DUPLICATE , inst13|ins_out[23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~3 , inst4|Mux26~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~11 , inst4|Decoder0~11, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][5] , inst4|regfile[30][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~10 , inst4|Decoder0~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][5] , inst4|regfile[26][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~8 , inst4|Decoder0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][5] , inst4|regfile[18][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~9 , inst4|Decoder0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][5] , inst4|regfile[22][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~2 , inst4|Mux26~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~6 , inst4|Decoder0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][5] , inst4|regfile[25][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~4 , inst4|Decoder0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][5]~DUPLICATE , inst4|regfile[17][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~7 , inst4|Decoder0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][5] , inst4|regfile[29][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~5 , inst4|Decoder0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][5] , inst4|regfile[21][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~1 , inst4|Mux26~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~3 , inst4|Decoder0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][5]~DUPLICATE , inst4|regfile[28][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~1 , inst4|Decoder0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][5] , inst4|regfile[20][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~2 , inst4|Decoder0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][5] , inst4|regfile[24][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Decoder0~0 , inst4|Decoder0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][5]~DUPLICATE , inst4|regfile[16][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~0 , inst4|Mux26~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~4 , inst4|Mux26~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux26~10 , inst4|Mux26~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[5] , inst4|data_out_1[5], MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[4]~DUPLICATE , inst22|ins2_out[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|Equal0~1 , inst32|Equal0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst32|Equal0~0 , inst32|Equal0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst32|Equal0~2 , inst32|Equal0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[5]~14 , inst32|data[5]~14, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[5] , inst22|data_out1[5], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[5]~15 , inst14|data_out1[5]~15, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[1] , inst13|ins_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst17|ALUop[1] , inst17|ALUop[1], MIPS_PipelinedCPU, 1
instance = comp, \inst11|out[1] , inst11|out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[20]~DUPLICATE , inst13|ins_out[20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[18] , inst13|ins_out[18], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[19] , inst13|ins_out[19], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[16] , inst13|ins_out[16], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[17]~DUPLICATE , inst13|ins_out[17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~6 , inst4|Mux58~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~7 , inst4|Mux58~7, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[16]~DUPLICATE , inst13|ins_out[16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~5 , inst4|Mux58~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][5]~DUPLICATE , inst4|regfile[5][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~8 , inst4|Mux58~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~9 , inst4|Mux58~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][5] , inst4|regfile[28][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][5]~DUPLICATE , inst4|regfile[20][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[19]~DUPLICATE , inst13|ins_out[19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[18]~DUPLICATE , inst13|ins_out[18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~0 , inst4|Mux58~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][5]~DUPLICATE , inst4|regfile[27][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~3 , inst4|Mux58~3, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[17] , inst13|ins_out[17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][5] , inst4|regfile[17][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][5]~DUPLICATE , inst4|regfile[21][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~1 , inst4|Mux58~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][5]~DUPLICATE , inst4|regfile[18][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][5]~DUPLICATE , inst4|regfile[22][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~2 , inst4|Mux58~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~4 , inst4|Mux58~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux58~10 , inst4|Mux58~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[5] , inst4|data_out_2[5], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[5] , inst22|data_out2[5], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[20] , inst22|full_ins_out[20], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[19] , inst22|full_ins_out[19], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[31]~0 , inst14|data_out2[31]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[1] , inst23|write_addr_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[18] , inst22|full_ins_out[18], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[16] , inst22|full_ins_out[16], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[17] , inst22|full_ins_out[17], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[31]~1 , inst14|data_out2[31]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[5]~15 , inst14|data_out2[5]~15, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector26~2 , inst7|Selector26~2, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[8] , inst13|ins_out[8], MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[8] , inst22|sign_ext_out[8], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[9] , inst13|ins_out[9], MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[9] , inst22|sign_ext_out[9], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[6] , inst13|ins_out[6], MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[6] , inst22|sign_ext_out[6], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[7] , inst13|ins_out[7], MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[7]~DUPLICATE , inst22|sign_ext_out[7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[1] , inst23|result_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][1] , inst4|regfile[27][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][1] , inst4|regfile[23][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][1] , inst4|regfile[31][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][1]~feeder , inst4|regfile[19][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][1] , inst4|regfile[19][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~3 , inst4|Mux30~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][1] , inst4|regfile[22][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][1] , inst4|regfile[26][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][1] , inst4|regfile[30][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][1] , inst4|regfile[18][1], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[24] , inst13|ins_out[24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~2 , inst4|Mux30~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][1] , inst4|regfile[29][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][1] , inst4|regfile[21][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][1] , inst4|regfile[25][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][1]~feeder , inst4|regfile[17][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][1] , inst4|regfile[17][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~1 , inst4|Mux30~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][1]~feeder , inst4|regfile[28][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][1] , inst4|regfile[28][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][1]~DUPLICATE , inst4|regfile[16][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][1]~feeder , inst4|regfile[20][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][1]~DUPLICATE , inst4|regfile[20][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][1] , inst4|regfile[24][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~0 , inst4|Mux30~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~4 , inst4|Mux30~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][1] , inst4|regfile[0][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][1] , inst4|regfile[2][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][1]~7 , inst4|regfile[1][1]~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][1] , inst4|regfile[1][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][1]~DUPLICATE , inst4|regfile[3][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~6 , inst4|Mux30~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][1] , inst4|regfile[5][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][1] , inst4|regfile[4][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][1] , inst4|regfile[7][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][1] , inst4|regfile[6][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~8 , inst4|Mux30~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][1] , inst4|regfile[10][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][1] , inst4|regfile[11][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][1] , inst4|regfile[9][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][1] , inst4|regfile[8][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~5 , inst4|Mux30~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][1]~DUPLICATE , inst4|regfile[13][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][1] , inst4|regfile[14][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][1] , inst4|regfile[12][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~7 , inst4|Mux30~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~9 , inst4|Mux30~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux30~10 , inst4|Mux30~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[1] , inst4|data_out_1[1], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[1]~13 , inst32|data[1]~13, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[1] , inst22|data_out1[1], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[1]~14 , inst14|data_out1[1]~14, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector30~3 , inst7|Selector30~3, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[2] , inst13|ins_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst17|ALUop[2] , inst17|ALUop[2], MIPS_PipelinedCPU, 1
instance = comp, \inst11|out[2] , inst11|out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[10] , inst13|ins_out[10], MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[10]~DUPLICATE , inst22|sign_ext_out[10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~2 , inst7|Selector24~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~3 , inst7|Selector24~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~3 , inst7|ShiftLeft0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[20] , inst13|ins_out[20], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][2]__2|auto_generated|ram_block1a0 , inst4|regfile[0][2]__2|auto_generated|ram_block1a0, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[0] , inst22|data_out2[0], MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[0]~DUPLICATE , inst23|result_out[0]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[0]~30 , inst14|data_out2[0]~30, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~14 , inst7|ShiftLeft0~14, MIPS_PipelinedCPU, 1
instance = comp, \inst17|ALUop[3] , inst17|ALUop[3], MIPS_PipelinedCPU, 1
instance = comp, \inst11|out[3] , inst11|out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~128 , inst7|Add0~128, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[4] , inst13|ins_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst17|ALUop[4] , inst17|ALUop[4], MIPS_PipelinedCPU, 1
instance = comp, \inst11|out[4] , inst11|out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~129 , inst7|Add0~129, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~142 , inst7|Add0~142, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~165 , inst7|Add0~165, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~134 , inst7|Add0~134, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~5 , inst7|Add0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~2 , inst7|Selector31~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~4 , inst7|ShiftLeft0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[2] , inst22|data_out2[2], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[2]~32 , inst14|data_out2[2]~32, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][3] , inst4|regfile[16][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][3] , inst4|regfile[24][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][3] , inst4|regfile[28][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][3] , inst4|regfile[20][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~0 , inst4|Mux60~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][3] , inst4|regfile[21][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][3] , inst4|regfile[29][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][3] , inst4|regfile[17][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][3] , inst4|regfile[25][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~1 , inst4|Mux60~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][3]~feeder , inst4|regfile[19][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][3] , inst4|regfile[19][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][3] , inst4|regfile[31][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][3] , inst4|regfile[27][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][3] , inst4|regfile[23][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~3 , inst4|Mux60~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][3]~feeder , inst4|regfile[18][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][3] , inst4|regfile[18][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][3]~feeder , inst4|regfile[22][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][3]~DUPLICATE , inst4|regfile[22][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][3]~DUPLICATE , inst4|regfile[26][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][3]~feeder , inst4|regfile[30][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][3]~DUPLICATE , inst4|regfile[30][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~2 , inst4|Mux60~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~4 , inst4|Mux60~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][3] , inst4|regfile[11][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][3] , inst4|regfile[10][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][3] , inst4|regfile[9][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][3] , inst4|regfile[8][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~5 , inst4|Mux60~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][3]~DUPLICATE , inst4|regfile[15][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][3] , inst4|regfile[13][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][3] , inst4|regfile[14][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][3]~feeder , inst4|regfile[12][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][3] , inst4|regfile[12][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~7 , inst4|Mux60~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][3]~feeder , inst4|regfile[1][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][3] , inst4|regfile[1][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][3]~feeder , inst4|regfile[3][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][3] , inst4|regfile[3][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][3] , inst4|regfile[0][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][3]~27 , inst4|regfile[2][3]~27, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][3] , inst4|regfile[2][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~6 , inst4|Mux60~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][3]~DUPLICATE , inst4|regfile[5][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][3] , inst4|regfile[6][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][3]~feeder , inst4|regfile[4][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][3] , inst4|regfile[4][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][3] , inst4|regfile[7][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~8 , inst4|Mux60~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~9 , inst4|Mux60~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux60~10 , inst4|Mux60~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[3] , inst4|data_out_2[3], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[3] , inst22|data_out2[3], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[3]~31 , inst14|data_out2[3]~31, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~9 , inst7|ShiftRight1~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~4 , inst7|Selector7~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~3 , inst7|Selector31~3, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[16] , inst24|result_out[16], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][16] , inst4|regfile[21][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][16]~DUPLICATE , inst4|regfile[17][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][16] , inst4|regfile[29][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][16] , inst4|regfile[25][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~1 , inst4|Mux15~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][16] , inst4|regfile[18][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][16] , inst4|regfile[26][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][16]~feeder , inst4|regfile[22][16]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][16]~DUPLICATE , inst4|regfile[22][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][16]~DUPLICATE , inst4|regfile[30][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~2 , inst4|Mux15~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][16] , inst4|regfile[31][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][16] , inst4|regfile[23][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][16] , inst4|regfile[27][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][16]~feeder , inst4|regfile[19][16]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][16] , inst4|regfile[19][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~3 , inst4|Mux15~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][16]~DUPLICATE , inst4|regfile[16][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][16] , inst4|regfile[28][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][16] , inst4|regfile[20][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][16] , inst4|regfile[24][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~0 , inst4|Mux15~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~4 , inst4|Mux15~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][16] , inst4|regfile[12][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][16] , inst4|regfile[15][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][16]~DUPLICATE , inst4|regfile[13][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][16]~DUPLICATE , inst4|regfile[14][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~7 , inst4|Mux15~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][16] , inst4|regfile[7][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][16] , inst4|regfile[4][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][16] , inst4|regfile[5][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][16] , inst4|regfile[6][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~8 , inst4|Mux15~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][16] , inst4|regfile[9][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][16] , inst4|regfile[10][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][16] , inst4|regfile[11][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][16] , inst4|regfile[8][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~5 , inst4|Mux15~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][16]~2 , inst4|regfile[1][16]~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][16]~DUPLICATE , inst4|regfile[1][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][16] , inst4|regfile[3][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][16] , inst4|regfile[2][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][16]~feeder , inst4|regfile[0][16]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][16] , inst4|regfile[0][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~6 , inst4|Mux15~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~9 , inst4|Mux15~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux15~10 , inst4|Mux15~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[16] , inst4|data_out_1[16], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[16]~8 , inst32|data[16]~8, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[16] , inst22|data_out1[16], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[16]~9 , inst14|data_out1[16]~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][31]~feeder , inst4|regfile[8][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][31] , inst4|regfile[8][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][31]~feeder , inst4|regfile[10][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][31] , inst4|regfile[10][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][31]~feeder , inst4|regfile[11][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][31] , inst4|regfile[11][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~5 , inst4|Mux0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][31]~DUPLICATE , inst4|regfile[12][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][31] , inst4|regfile[14][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][31]~DUPLICATE , inst4|regfile[13][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][31] , inst4|regfile[15][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~7 , inst4|Mux0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][31]~26 , inst4|regfile[1][31]~26, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][31] , inst4|regfile[1][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][31] , inst4|regfile[2][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][31] , inst4|regfile[3][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][31] , inst4|regfile[0][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~6 , inst4|Mux0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][31] , inst4|regfile[6][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][31] , inst4|regfile[7][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][31] , inst4|regfile[5][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][31]~DUPLICATE , inst4|regfile[4][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~8 , inst4|Mux0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~9 , inst4|Mux0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][31]~DUPLICATE , inst4|regfile[17][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][31] , inst4|regfile[29][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][31] , inst4|regfile[25][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][31]~DUPLICATE , inst4|regfile[21][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~1 , inst4|Mux0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][31] , inst4|regfile[27][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][31] , inst4|regfile[31][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][31]~DUPLICATE , inst4|regfile[19][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][31]~DUPLICATE , inst4|regfile[23][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~3 , inst4|Mux0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][31]~feeder , inst4|regfile[24][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][31] , inst4|regfile[24][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][31]~feeder , inst4|regfile[16][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][31] , inst4|regfile[16][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][31] , inst4|regfile[20][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][31] , inst4|regfile[28][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~0 , inst4|Mux0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][31]~feeder , inst4|regfile[18][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][31] , inst4|regfile[18][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][31] , inst4|regfile[30][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][31]~feeder , inst4|regfile[26][31]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][31] , inst4|regfile[26][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][31]~DUPLICATE , inst4|regfile[22][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~2 , inst4|Mux0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~4 , inst4|Mux0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux0~10 , inst4|Mux0~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[31] , inst4|data_out_1[31], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[31]~2 , inst32|data[31]~2, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[31] , inst22|data_out1[31], MIPS_PipelinedCPU, 1
instance = comp, \inst14|Equal0~2 , inst14|Equal0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[31]~3 , inst14|data_out1[31]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[7] , inst22|sign_ext_out[7], MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~19 , inst7|ShiftRight0~19, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~2 , inst7|Selector0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[13] , inst23|result_out[13], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[13] , inst24|result_out[13], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][13] , inst4|regfile[27][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][13] , inst4|regfile[31][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][13] , inst4|regfile[23][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][13] , inst4|regfile[19][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~3 , inst4|Mux18~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][13] , inst4|regfile[21][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][13] , inst4|regfile[17][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][13] , inst4|regfile[25][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][13] , inst4|regfile[29][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~1 , inst4|Mux18~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][13] , inst4|regfile[22][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][13] , inst4|regfile[30][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][13] , inst4|regfile[26][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][13] , inst4|regfile[18][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~2 , inst4|Mux18~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][13]~DUPLICATE , inst4|regfile[24][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][13] , inst4|regfile[16][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][13] , inst4|regfile[20][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][13]~DUPLICATE , inst4|regfile[28][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~0 , inst4|Mux18~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~4 , inst4|Mux18~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][13] , inst4|regfile[14][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][13] , inst4|regfile[12][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][13] , inst4|regfile[13][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][13] , inst4|regfile[15][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~7 , inst4|Mux18~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][13]~11 , inst4|regfile[1][13]~11, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][13] , inst4|regfile[1][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][13]~DUPLICATE , inst4|regfile[2][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][13]~DUPLICATE , inst4|regfile[0][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][13] , inst4|regfile[3][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~6 , inst4|Mux18~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][13] , inst4|regfile[9][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][13] , inst4|regfile[10][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][13] , inst4|regfile[11][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][13] , inst4|regfile[8][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~5 , inst4|Mux18~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][13]~feeder , inst4|regfile[4][13]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][13]~DUPLICATE , inst4|regfile[4][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][13] , inst4|regfile[7][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][13] , inst4|regfile[5][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][13] , inst4|regfile[6][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~8 , inst4|Mux18~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~9 , inst4|Mux18~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux18~10 , inst4|Mux18~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[13] , inst4|data_out_1[13], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~0 , inst7|Selector18~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector19~5 , inst7|Selector19~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~145 , inst7|Add0~145, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[12] , inst24|result_out[12], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][12] , inst4|regfile[0][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][12] , inst4|regfile[3][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][12] , inst4|regfile[2][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][12]~3 , inst4|regfile[1][12]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][12] , inst4|regfile[1][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~6 , inst4|Mux19~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][12] , inst4|regfile[8][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][12] , inst4|regfile[9][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][12] , inst4|regfile[10][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][12]~DUPLICATE , inst4|regfile[11][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~5 , inst4|Mux19~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][12] , inst4|regfile[5][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][12]~feeder , inst4|regfile[7][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][12] , inst4|regfile[7][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][12] , inst4|regfile[4][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][12] , inst4|regfile[6][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~8 , inst4|Mux19~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][12]~DUPLICATE , inst4|regfile[13][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][12] , inst4|regfile[15][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][12] , inst4|regfile[14][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][12] , inst4|regfile[12][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~7 , inst4|Mux19~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~9 , inst4|Mux19~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][12] , inst4|regfile[29][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][12] , inst4|regfile[21][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][12] , inst4|regfile[17][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][12]~feeder , inst4|regfile[25][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][12] , inst4|regfile[25][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~1 , inst4|Mux19~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][12]~feeder , inst4|regfile[26][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][12] , inst4|regfile[26][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][12]~feeder , inst4|regfile[30][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][12] , inst4|regfile[30][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][12]~feeder , inst4|regfile[18][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][12] , inst4|regfile[18][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][12]~feeder , inst4|regfile[22][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][12] , inst4|regfile[22][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~2 , inst4|Mux19~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][12] , inst4|regfile[28][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][12]~feeder , inst4|regfile[16][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][12] , inst4|regfile[16][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][12]~feeder , inst4|regfile[24][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][12] , inst4|regfile[24][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][12]~feeder , inst4|regfile[20][12]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][12] , inst4|regfile[20][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~0 , inst4|Mux19~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][12] , inst4|regfile[27][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][12] , inst4|regfile[23][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][12] , inst4|regfile[19][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][12]~DUPLICATE , inst4|regfile[31][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~3 , inst4|Mux19~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~4 , inst4|Mux19~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux19~10 , inst4|Mux19~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[12] , inst4|data_out_1[12], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[12]~22 , inst32|data[12]~22, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[12] , inst22|data_out1[12], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[12]~24 , inst14|data_out1[12]~24, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~1 , inst7|Selector7~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~0 , inst7|Selector7~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~2 , inst7|Selector7~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~3 , inst7|Selector7~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~4 , inst7|Selector3~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~5 , inst7|Selector3~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~2 , inst7|Selector3~2, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[25] , inst13|ins_out[25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][20] , inst4|regfile[9][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][20] , inst4|regfile[8][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][20]~feeder , inst4|regfile[10][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][20] , inst4|regfile[10][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][20] , inst4|regfile[11][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~5 , inst4|Mux11~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][20] , inst4|regfile[15][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][20]~feeder , inst4|regfile[12][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][20] , inst4|regfile[12][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][20] , inst4|regfile[13][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][20] , inst4|regfile[14][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~7 , inst4|Mux11~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][20]~DUPLICATE , inst4|regfile[5][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][20]~DUPLICATE , inst4|regfile[7][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][20]~DUPLICATE , inst4|regfile[4][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~8 , inst4|Mux11~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][20] , inst4|regfile[2][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][20] , inst4|regfile[3][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][20]~1 , inst4|regfile[1][20]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][20]~feeder , inst4|regfile[1][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][20] , inst4|regfile[1][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][20]~feeder , inst4|regfile[0][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][20] , inst4|regfile[0][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~6 , inst4|Mux11~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~9 , inst4|Mux11~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][20]~feeder , inst4|regfile[26][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][20] , inst4|regfile[26][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][20] , inst4|regfile[22][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][20]~feeder , inst4|regfile[30][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][20] , inst4|regfile[30][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][20] , inst4|regfile[18][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~2 , inst4|Mux11~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][20] , inst4|regfile[29][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][20] , inst4|regfile[21][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][20] , inst4|regfile[25][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][20] , inst4|regfile[17][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~1 , inst4|Mux11~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][20] , inst4|regfile[16][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][20]~DUPLICATE , inst4|regfile[28][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][20]~DUPLICATE , inst4|regfile[20][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][20]~feeder , inst4|regfile[24][20]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][20] , inst4|regfile[24][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~0 , inst4|Mux11~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][20] , inst4|regfile[27][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][20] , inst4|regfile[19][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][20] , inst4|regfile[23][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][20] , inst4|regfile[31][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~3 , inst4|Mux11~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~4 , inst4|Mux11~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux11~10 , inst4|Mux11~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[20]~DUPLICATE , inst4|data_out_1[20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[20]~34 , inst32|data[20]~34, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[10] , inst23|result_out[10], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[10] , inst24|result_out[10], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][10] , inst4|regfile[2][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][10] , inst4|regfile[0][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][10]~16 , inst4|regfile[1][10]~16, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][10] , inst4|regfile[1][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][10] , inst4|regfile[3][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~6 , inst4|Mux21~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][10]~DUPLICATE , inst4|regfile[14][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][10] , inst4|regfile[13][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][10]~feeder , inst4|regfile[12][10]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][10] , inst4|regfile[12][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][10]~feeder , inst4|regfile[15][10]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][10] , inst4|regfile[15][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~7 , inst4|Mux21~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][10] , inst4|regfile[9][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][10] , inst4|regfile[8][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][10] , inst4|regfile[11][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][10] , inst4|regfile[10][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~5 , inst4|Mux21~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][10]~DUPLICATE , inst4|regfile[7][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][10] , inst4|regfile[4][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][10] , inst4|regfile[5][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][10] , inst4|regfile[6][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~8 , inst4|Mux21~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~9 , inst4|Mux21~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][10]~feeder , inst4|regfile[28][10]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][10]~DUPLICATE , inst4|regfile[28][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][10]~DUPLICATE , inst4|regfile[20][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][10]~DUPLICATE , inst4|regfile[16][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][10]~feeder , inst4|regfile[24][10]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][10]~DUPLICATE , inst4|regfile[24][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~0 , inst4|Mux21~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][10] , inst4|regfile[30][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][10] , inst4|regfile[18][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][10] , inst4|regfile[26][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][10] , inst4|regfile[22][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~2 , inst4|Mux21~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][10]~feeder , inst4|regfile[19][10]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][10] , inst4|regfile[19][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][10] , inst4|regfile[27][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][10] , inst4|regfile[31][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][10] , inst4|regfile[23][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~3 , inst4|Mux21~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][10] , inst4|regfile[25][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][10]~DUPLICATE , inst4|regfile[17][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][10] , inst4|regfile[21][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][10] , inst4|regfile[29][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~1 , inst4|Mux21~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~4 , inst4|Mux21~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux21~10 , inst4|Mux21~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[10] , inst4|data_out_1[10], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[10]~38 , inst32|data[10]~38, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~26 , inst7|ShiftRight1~26, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[15] , inst24|result_out[15], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][15] , inst4|regfile[13][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][15] , inst4|regfile[14][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][15] , inst4|regfile[15][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][15] , inst4|regfile[12][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~7 , inst4|Mux16~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][15]~DUPLICATE , inst4|regfile[0][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][15]~30 , inst4|regfile[1][15]~30, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][15] , inst4|regfile[1][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][15] , inst4|regfile[3][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][15] , inst4|regfile[2][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~6 , inst4|Mux16~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][15]~DUPLICATE , inst4|regfile[7][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][15]~feeder , inst4|regfile[6][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][15] , inst4|regfile[6][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][15]~feeder , inst4|regfile[5][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][15] , inst4|regfile[5][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][15]~feeder , inst4|regfile[4][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][15]~DUPLICATE , inst4|regfile[4][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~8 , inst4|Mux16~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][15]~feeder , inst4|regfile[10][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][15] , inst4|regfile[10][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][15] , inst4|regfile[8][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][15] , inst4|regfile[11][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][15] , inst4|regfile[9][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~5 , inst4|Mux16~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~9 , inst4|Mux16~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][15] , inst4|regfile[20][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][15] , inst4|regfile[24][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][15] , inst4|regfile[16][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][15] , inst4|regfile[28][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~0 , inst4|Mux16~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][15]~DUPLICATE , inst4|regfile[25][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][15]~DUPLICATE , inst4|regfile[17][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][15]~DUPLICATE , inst4|regfile[29][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][15] , inst4|regfile[21][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~1 , inst4|Mux16~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][15] , inst4|regfile[19][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][15] , inst4|regfile[23][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][15]~feeder , inst4|regfile[27][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][15] , inst4|regfile[27][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][15] , inst4|regfile[31][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~3 , inst4|Mux16~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][15]~feeder , inst4|regfile[26][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][15] , inst4|regfile[26][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][15]~feeder , inst4|regfile[22][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][15]~DUPLICATE , inst4|regfile[22][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][15]~feeder , inst4|regfile[30][15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][15]~DUPLICATE , inst4|regfile[30][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][15] , inst4|regfile[18][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~2 , inst4|Mux16~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~4 , inst4|Mux16~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux16~10 , inst4|Mux16~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[15] , inst4|data_out_1[15], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[15]~10 , inst32|data[15]~10, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[15] , inst22|data_out1[15], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[15]~11 , inst14|data_out1[15]~11, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][29]~feeder , inst4|regfile[2][29]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][29] , inst4|regfile[2][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][29] , inst4|regfile[3][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][29] , inst4|regfile[0][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~6 , inst4|Mux2~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][29] , inst4|regfile[8][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][29]~feeder , inst4|regfile[10][29]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][29] , inst4|regfile[10][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][29] , inst4|regfile[9][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][29]~DUPLICATE , inst4|regfile[11][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~5 , inst4|Mux2~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][29]~DUPLICATE , inst4|regfile[7][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][29] , inst4|regfile[5][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][29]~DUPLICATE , inst4|regfile[4][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][29]~DUPLICATE , inst4|regfile[6][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~8 , inst4|Mux2~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][29]~feeder , inst4|regfile[14][29]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][29]~DUPLICATE , inst4|regfile[14][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][29]~DUPLICATE , inst4|regfile[13][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][29] , inst4|regfile[15][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][29]~feeder , inst4|regfile[12][29]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][29] , inst4|regfile[12][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~7 , inst4|Mux2~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~9 , inst4|Mux2~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][29]~DUPLICATE , inst4|regfile[26][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][29] , inst4|regfile[18][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][29]~DUPLICATE , inst4|regfile[30][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][29] , inst4|regfile[22][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~2 , inst4|Mux2~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][29]~DUPLICATE , inst4|regfile[31][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][29] , inst4|regfile[23][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][29] , inst4|regfile[27][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][29] , inst4|regfile[19][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~3 , inst4|Mux2~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][29] , inst4|regfile[16][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][29]~feeder , inst4|regfile[24][29]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][29] , inst4|regfile[24][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][29]~DUPLICATE , inst4|regfile[28][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][29]~DUPLICATE , inst4|regfile[20][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~0 , inst4|Mux2~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][29] , inst4|regfile[17][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][29] , inst4|regfile[29][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][29]~feeder , inst4|regfile[25][29]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][29] , inst4|regfile[25][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][29] , inst4|regfile[21][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~1 , inst4|Mux2~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~4 , inst4|Mux2~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux2~10 , inst4|Mux2~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[29] , inst4|data_out_1[29], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[29]~31 , inst32|data[29]~31, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][30] , inst4|regfile[27][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][30]~DUPLICATE , inst4|regfile[31][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][30] , inst4|regfile[19][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][30]~DUPLICATE , inst4|regfile[23][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~3 , inst4|Mux1~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][30]~DUPLICATE , inst4|regfile[22][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][30] , inst4|regfile[30][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][30] , inst4|regfile[26][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][30] , inst4|regfile[18][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~2 , inst4|Mux1~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][30] , inst4|regfile[21][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][30] , inst4|regfile[29][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][30] , inst4|regfile[17][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][30]~feeder , inst4|regfile[25][30]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][30] , inst4|regfile[25][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~1 , inst4|Mux1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][30]~DUPLICATE , inst4|regfile[16][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][30] , inst4|regfile[20][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][30]~DUPLICATE , inst4|regfile[28][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][30]~DUPLICATE , inst4|regfile[24][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~0 , inst4|Mux1~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~4 , inst4|Mux1~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][30] , inst4|regfile[4][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][30] , inst4|regfile[5][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][30] , inst4|regfile[7][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][30] , inst4|regfile[6][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~8 , inst4|Mux1~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][30] , inst4|regfile[10][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][30] , inst4|regfile[11][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][30] , inst4|regfile[9][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][30] , inst4|regfile[8][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~5 , inst4|Mux1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][30]~22 , inst4|regfile[1][30]~22, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][30] , inst4|regfile[1][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][30] , inst4|regfile[0][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][30]~feeder , inst4|regfile[3][30]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][30] , inst4|regfile[3][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~6 , inst4|Mux1~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][30] , inst4|regfile[13][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][30] , inst4|regfile[15][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][30] , inst4|regfile[14][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][30]~feeder , inst4|regfile[12][30]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][30] , inst4|regfile[12][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~7 , inst4|Mux1~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~9 , inst4|Mux1~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux1~10 , inst4|Mux1~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[30]~DUPLICATE , inst4|data_out_1[30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~5 , inst7|Selector1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[30]~30 , inst32|data[30]~30, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~6 , inst7|Selector8~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~4 , inst7|Selector8~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][23]~feeder , inst4|regfile[15][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][23] , inst4|regfile[15][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][23]~feeder , inst4|regfile[12][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][23] , inst4|regfile[12][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][23] , inst4|regfile[13][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][23]~feeder , inst4|regfile[14][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][23] , inst4|regfile[14][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~7 , inst4|Mux8~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][23] , inst4|regfile[2][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][23]~25 , inst4|regfile[1][23]~25, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][23] , inst4|regfile[1][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][23] , inst4|regfile[3][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][23]~feeder , inst4|regfile[0][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][23] , inst4|regfile[0][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~6 , inst4|Mux8~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][23]~feeder , inst4|regfile[9][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][23] , inst4|regfile[9][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][23]~feeder , inst4|regfile[10][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][23] , inst4|regfile[10][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][23]~feeder , inst4|regfile[11][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][23] , inst4|regfile[11][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][23] , inst4|regfile[8][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~5 , inst4|Mux8~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][23] , inst4|regfile[6][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][23] , inst4|regfile[5][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][23] , inst4|regfile[7][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][23]~DUPLICATE , inst4|regfile[4][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~8 , inst4|Mux8~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~9 , inst4|Mux8~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][23] , inst4|regfile[29][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][23] , inst4|regfile[17][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][23] , inst4|regfile[21][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][23] , inst4|regfile[25][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~1 , inst4|Mux8~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][23]~DUPLICATE , inst4|regfile[16][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][23]~DUPLICATE , inst4|regfile[20][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][23]~feeder , inst4|regfile[24][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][23] , inst4|regfile[24][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~0 , inst4|Mux8~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][23] , inst4|regfile[23][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][23] , inst4|regfile[19][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][23] , inst4|regfile[27][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][23] , inst4|regfile[31][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~3 , inst4|Mux8~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][23] , inst4|regfile[26][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][23]~feeder , inst4|regfile[18][23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][23] , inst4|regfile[18][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][23]~DUPLICATE , inst4|regfile[30][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][23] , inst4|regfile[22][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~2 , inst4|Mux8~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~4 , inst4|Mux8~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux8~10 , inst4|Mux8~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[23] , inst4|data_out_1[23], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[23]~44 , inst32|data[23]~44, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[23]~45 , inst32|data[23]~45, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[22] , inst23|result_out[22], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~4 , inst7|Selector9~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][22] , inst4|regfile[10][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][22] , inst4|regfile[11][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][22]~feeder , inst4|regfile[8][22]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][22] , inst4|regfile[8][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~5 , inst4|Mux9~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][22] , inst4|regfile[2][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][22] , inst4|regfile[3][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][22]~21 , inst4|regfile[1][22]~21, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][22] , inst4|regfile[1][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][22] , inst4|regfile[0][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~6 , inst4|Mux9~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][22] , inst4|regfile[4][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][22]~feeder , inst4|regfile[7][22]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][22]~DUPLICATE , inst4|regfile[7][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][22]~feeder , inst4|regfile[5][22]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][22]~DUPLICATE , inst4|regfile[5][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][22]~DUPLICATE , inst4|regfile[6][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~8 , inst4|Mux9~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][22] , inst4|regfile[13][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][22] , inst4|regfile[14][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][22] , inst4|regfile[15][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][22] , inst4|regfile[12][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~7 , inst4|Mux9~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~9 , inst4|Mux9~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][22] , inst4|regfile[31][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][22]~DUPLICATE , inst4|regfile[27][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][22] , inst4|regfile[19][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][22]~DUPLICATE , inst4|regfile[23][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~3 , inst4|Mux9~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][22] , inst4|regfile[16][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][22]~DUPLICATE , inst4|regfile[24][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][22] , inst4|regfile[28][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][22] , inst4|regfile[20][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~0 , inst4|Mux9~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][22] , inst4|regfile[25][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][22] , inst4|regfile[29][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][22] , inst4|regfile[17][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][22] , inst4|regfile[21][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~1 , inst4|Mux9~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][22] , inst4|regfile[22][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][22] , inst4|regfile[30][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][22]~DUPLICATE , inst4|regfile[26][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][22]~DUPLICATE , inst4|regfile[18][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~2 , inst4|Mux9~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~4 , inst4|Mux9~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux9~10 , inst4|Mux9~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[22]~DUPLICATE , inst4|data_out_1[22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[22]~46 , inst32|data[22]~46, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[22]~47 , inst32|data[22]~47, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[6] , inst23|result_out[6], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[6]~DUPLICATE , inst24|result_out[6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][6]~feeder , inst4|regfile[12][6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][6] , inst4|regfile[12][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][6]~feeder , inst4|regfile[14][6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][6] , inst4|regfile[14][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][6]~feeder , inst4|regfile[13][6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][6] , inst4|regfile[13][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][6] , inst4|regfile[15][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~7 , inst4|Mux25~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][6]~feeder , inst4|regfile[11][6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][6] , inst4|regfile[11][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][6] , inst4|regfile[9][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][6] , inst4|regfile[10][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][6] , inst4|regfile[8][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~5 , inst4|Mux25~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][6] , inst4|regfile[6][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][6] , inst4|regfile[5][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][6]~DUPLICATE , inst4|regfile[7][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][6] , inst4|regfile[4][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~8 , inst4|Mux25~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][6] , inst4|regfile[2][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][6]~17 , inst4|regfile[1][6]~17, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][6]~DUPLICATE , inst4|regfile[1][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][6] , inst4|regfile[3][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][6] , inst4|regfile[0][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~6 , inst4|Mux25~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~9 , inst4|Mux25~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][6] , inst4|regfile[29][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][6] , inst4|regfile[17][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][6] , inst4|regfile[21][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][6] , inst4|regfile[25][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~1 , inst4|Mux25~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][6] , inst4|regfile[20][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][6]~DUPLICATE , inst4|regfile[28][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][6] , inst4|regfile[24][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][6] , inst4|regfile[16][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~0 , inst4|Mux25~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][6] , inst4|regfile[27][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][6] , inst4|regfile[23][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][6] , inst4|regfile[31][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][6]~feeder , inst4|regfile[19][6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][6] , inst4|regfile[19][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~3 , inst4|Mux25~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][6] , inst4|regfile[18][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][6] , inst4|regfile[22][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][6] , inst4|regfile[26][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][6]~DUPLICATE , inst4|regfile[30][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~2 , inst4|Mux25~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~4 , inst4|Mux25~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux25~10 , inst4|Mux25~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[6] , inst4|data_out_1[6], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[6]~16 , inst32|data[6]~16, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[6] , inst22|data_out1[6], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[6]~17 , inst14|data_out1[6]~17, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector25~2 , inst7|Selector25~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~152 , inst7|Add0~152, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[5]~DUPLICATE , inst22|data_out1[5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~144 , inst7|Add0~144, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[4]~DUPLICATE , inst24|result_out[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][4] , inst4|regfile[10][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][4] , inst4|regfile[8][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][4]~DUPLICATE , inst4|regfile[11][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][4] , inst4|regfile[9][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~5 , inst4|Mux59~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][4] , inst4|regfile[7][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][4] , inst4|regfile[5][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][4] , inst4|regfile[4][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][4]~feeder , inst4|regfile[6][4]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][4] , inst4|regfile[6][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~8 , inst4|Mux59~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][4] , inst4|regfile[0][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][4]~DUPLICATE , inst4|regfile[3][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][4]~0 , inst4|regfile[2][4]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][4]~DUPLICATE , inst4|regfile[2][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][4] , inst4|regfile[1][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~6 , inst4|Mux59~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][4] , inst4|regfile[13][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][4] , inst4|regfile[15][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][4]~feeder , inst4|regfile[12][4]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][4] , inst4|regfile[12][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][4] , inst4|regfile[14][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~7 , inst4|Mux59~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~9 , inst4|Mux59~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][4] , inst4|regfile[22][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][4] , inst4|regfile[30][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][4] , inst4|regfile[18][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][4] , inst4|regfile[26][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~2 , inst4|Mux59~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][4] , inst4|regfile[28][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][4] , inst4|regfile[20][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][4] , inst4|regfile[24][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][4] , inst4|regfile[16][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~0 , inst4|Mux59~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][4]~DUPLICATE , inst4|regfile[21][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][4] , inst4|regfile[29][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][4] , inst4|regfile[25][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][4] , inst4|regfile[17][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~1 , inst4|Mux59~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][4]~DUPLICATE , inst4|regfile[23][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][4] , inst4|regfile[19][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][4] , inst4|regfile[27][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][4]~DUPLICATE , inst4|regfile[31][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~3 , inst4|Mux59~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~4 , inst4|Mux59~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux59~10 , inst4|Mux59~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[4]~DUPLICATE , inst4|data_out_2[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[4] , inst22|data_out2[4], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[4]~14 , inst14|data_out2[4]~14, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][4]~DUPLICATE , inst4|regfile[7][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~8 , inst4|Mux27~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~5 , inst4|Mux27~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][4]~DUPLICATE , inst4|regfile[15][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~7 , inst4|Mux27~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][4] , inst4|regfile[2][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][4]~DUPLICATE , inst4|regfile[0][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~6 , inst4|Mux27~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~9 , inst4|Mux27~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][4] , inst4|regfile[31][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][4] , inst4|regfile[23][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~3 , inst4|Mux27~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][4]~DUPLICATE , inst4|regfile[22][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~2 , inst4|Mux27~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][4]~DUPLICATE , inst4|regfile[24][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~0 , inst4|Mux27~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~1 , inst4|Mux27~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~4 , inst4|Mux27~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux27~10 , inst4|Mux27~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[4] , inst4|data_out_1[4], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[4]~0 , inst32|data[4]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[4]~DUPLICATE , inst22|data_out1[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~130 , inst7|Add0~130, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~1 , inst4|Mux28~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][3] , inst4|regfile[26][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][3] , inst4|regfile[30][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][3] , inst4|regfile[22][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~2 , inst4|Mux28~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][3]~DUPLICATE , inst4|regfile[20][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][3]~DUPLICATE , inst4|regfile[28][3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~0 , inst4|Mux28~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~3 , inst4|Mux28~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~4 , inst4|Mux28~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~7 , inst4|Mux28~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~5 , inst4|Mux28~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~6 , inst4|Mux28~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][3] , inst4|regfile[5][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~8 , inst4|Mux28~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~9 , inst4|Mux28~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux28~10 , inst4|Mux28~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[3] , inst4|data_out_1[3], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[3]~11 , inst32|data[3]~11, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[3] , inst22|data_out1[3], MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[3]~DUPLICATE , inst23|result_out[3]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~161 , inst7|Add0~161, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][2]__1|auto_generated|ram_block1a0 , inst4|regfile[0][2]__1|auto_generated|ram_block1a0, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[2]~12 , inst32|data[2]~12, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[2] , inst22|data_out1[2], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~150 , inst7|Add0~150, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~33 , inst7|Add0~33, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~65 , inst7|Add0~65, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~113 , inst7|Add0~113, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~1 , inst7|Add0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~41 , inst7|Add0~41, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~73 , inst7|Add0~73, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector25~3 , inst7|Selector25~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~16 , inst7|ShiftLeft0~16, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][8]~DUPLICATE , inst4|regfile[20][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][8] , inst4|regfile[28][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][8] , inst4|regfile[16][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][8]~DUPLICATE , inst4|regfile[24][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~0 , inst4|Mux23~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][8] , inst4|regfile[22][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][8] , inst4|regfile[30][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][8]~feeder , inst4|regfile[18][8]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][8] , inst4|regfile[18][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][8] , inst4|regfile[26][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~2 , inst4|Mux23~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][8] , inst4|regfile[25][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][8]~feeder , inst4|regfile[17][8]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][8] , inst4|regfile[17][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][8] , inst4|regfile[21][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~1 , inst4|Mux23~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][8] , inst4|regfile[23][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][8]~feeder , inst4|regfile[19][8]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][8] , inst4|regfile[19][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][8] , inst4|regfile[31][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][8] , inst4|regfile[27][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~3 , inst4|Mux23~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~4 , inst4|Mux23~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][8] , inst4|regfile[9][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][8] , inst4|regfile[10][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][8] , inst4|regfile[11][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][8] , inst4|regfile[8][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~5 , inst4|Mux23~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][8] , inst4|regfile[0][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][8]~4 , inst4|regfile[1][8]~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][8] , inst4|regfile[1][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][8] , inst4|regfile[2][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][8]~DUPLICATE , inst4|regfile[3][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~6 , inst4|Mux23~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][8] , inst4|regfile[4][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][8] , inst4|regfile[7][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][8] , inst4|regfile[5][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][8]~feeder , inst4|regfile[6][8]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][8] , inst4|regfile[6][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~8 , inst4|Mux23~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][8] , inst4|regfile[15][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][8]~DUPLICATE , inst4|regfile[13][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][8] , inst4|regfile[14][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][8]~feeder , inst4|regfile[12][8]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][8] , inst4|regfile[12][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~7 , inst4|Mux23~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~9 , inst4|Mux23~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux23~10 , inst4|Mux23~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[8] , inst4|data_out_1[8], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[8]~19 , inst32|data[8]~19, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[8]~DUPLICATE , inst22|data_out1[8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~139 , inst7|Add0~139, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[7] , inst23|result_out[7], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[7]~feeder , inst24|result_out[7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[7]~DUPLICATE , inst24|result_out[7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][7] , inst4|regfile[13][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][7] , inst4|regfile[14][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][7] , inst4|regfile[15][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][7] , inst4|regfile[12][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~7 , inst4|Mux24~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][7]~feeder , inst4|regfile[8][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][7] , inst4|regfile[8][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][7]~DUPLICATE , inst4|regfile[9][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][7]~DUPLICATE , inst4|regfile[10][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][7] , inst4|regfile[11][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~5 , inst4|Mux24~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][7] , inst4|regfile[2][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][7] , inst4|regfile[3][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][7] , inst4|regfile[0][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][7]~29 , inst4|regfile[1][7]~29, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][7] , inst4|regfile[1][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~6 , inst4|Mux24~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][7] , inst4|regfile[7][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][7]~feeder , inst4|regfile[6][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][7] , inst4|regfile[6][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][7] , inst4|regfile[5][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][7]~feeder , inst4|regfile[4][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][7]~DUPLICATE , inst4|regfile[4][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~8 , inst4|Mux24~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~9 , inst4|Mux24~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][7]~feeder , inst4|regfile[25][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][7]~DUPLICATE , inst4|regfile[25][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][7] , inst4|regfile[17][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][7]~DUPLICATE , inst4|regfile[29][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][7]~feeder , inst4|regfile[21][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][7]~DUPLICATE , inst4|regfile[21][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~1 , inst4|Mux24~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][7] , inst4|regfile[19][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][7] , inst4|regfile[31][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][7] , inst4|regfile[23][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][7] , inst4|regfile[27][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~3 , inst4|Mux24~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][7] , inst4|regfile[20][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][7] , inst4|regfile[16][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][7]~feeder , inst4|regfile[28][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][7] , inst4|regfile[28][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][7] , inst4|regfile[24][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~0 , inst4|Mux24~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][7]~DUPLICATE , inst4|regfile[22][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][7]~feeder , inst4|regfile[26][7]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][7] , inst4|regfile[26][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][7] , inst4|regfile[30][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][7] , inst4|regfile[18][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~2 , inst4|Mux24~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~4 , inst4|Mux24~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux24~10 , inst4|Mux24~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[7] , inst4|data_out_1[7], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[7]~15 , inst32|data[7]~15, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[7] , inst22|data_out1[7], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[7]~16 , inst14|data_out1[7]~16, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~16 , inst7|ShiftRight0~16, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~18 , inst7|ShiftRight0~18, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~33 , inst7|ShiftRight1~33, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~0 , inst7|Selector24~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~1 , inst7|Selector24~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][17]~DUPLICATE , inst4|regfile[11][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][17]~DUPLICATE , inst4|regfile[10][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][17] , inst4|regfile[9][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~5 , inst4|Mux14~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][17]~12 , inst4|regfile[1][17]~12, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][17] , inst4|regfile[1][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][17] , inst4|regfile[3][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][17]~DUPLICATE , inst4|regfile[0][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][17] , inst4|regfile[2][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~6 , inst4|Mux14~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][17] , inst4|regfile[5][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][17] , inst4|regfile[7][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][17] , inst4|regfile[4][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][17] , inst4|regfile[6][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~8 , inst4|Mux14~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][17] , inst4|regfile[14][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][17]~feeder , inst4|regfile[12][17]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][17] , inst4|regfile[12][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][17]~feeder , inst4|regfile[13][17]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][17] , inst4|regfile[13][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][17]~feeder , inst4|regfile[15][17]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][17]~DUPLICATE , inst4|regfile[15][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~7 , inst4|Mux14~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~9 , inst4|Mux14~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][17] , inst4|regfile[22][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][17]~feeder , inst4|regfile[26][17]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][17] , inst4|regfile[26][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][17] , inst4|regfile[30][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][17] , inst4|regfile[18][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~2 , inst4|Mux14~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][17] , inst4|regfile[17][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][17] , inst4|regfile[29][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][17]~DUPLICATE , inst4|regfile[21][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][17] , inst4|regfile[25][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~1 , inst4|Mux14~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][17] , inst4|regfile[27][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][17] , inst4|regfile[19][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][17] , inst4|regfile[23][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][17]~feeder , inst4|regfile[31][17]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][17]~DUPLICATE , inst4|regfile[31][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~3 , inst4|Mux14~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][17] , inst4|regfile[24][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][17] , inst4|regfile[16][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][17] , inst4|regfile[20][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][17] , inst4|regfile[28][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~0 , inst4|Mux14~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~4 , inst4|Mux14~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux14~10 , inst4|Mux14~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[17] , inst4|data_out_1[17], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[17]~37 , inst32|data[17]~37, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[17] , inst22|data_out1[17], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~146 , inst7|Add0~146, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~137 , inst7|Add0~137, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~164 , inst7|Add0~164, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~26 , inst7|ShiftLeft0~26, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~0 , inst7|Selector22~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~3 , inst7|Selector22~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][18] , inst4|regfile[6][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][18] , inst4|regfile[4][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][18] , inst4|regfile[5][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][18] , inst4|regfile[7][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~8 , inst4|Mux45~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][18] , inst4|regfile[8][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][18] , inst4|regfile[11][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][18]~DUPLICATE , inst4|regfile[9][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][18]~DUPLICATE , inst4|regfile[10][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~5 , inst4|Mux45~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][18] , inst4|regfile[13][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][18] , inst4|regfile[12][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][18] , inst4|regfile[14][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][18] , inst4|regfile[15][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~7 , inst4|Mux45~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][18]~DUPLICATE , inst4|regfile[3][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][18] , inst4|regfile[0][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][18] , inst4|regfile[2][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][18]~19 , inst4|regfile[1][18]~19, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][18] , inst4|regfile[1][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~6 , inst4|Mux45~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~9 , inst4|Mux45~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][18] , inst4|regfile[25][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][18] , inst4|regfile[21][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][18] , inst4|regfile[17][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][18]~feeder , inst4|regfile[29][18]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][18] , inst4|regfile[29][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~1 , inst4|Mux45~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][18] , inst4|regfile[28][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][18] , inst4|regfile[16][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][18] , inst4|regfile[20][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][18]~DUPLICATE , inst4|regfile[24][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~0 , inst4|Mux45~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][18] , inst4|regfile[31][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][18] , inst4|regfile[23][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][18]~feeder , inst4|regfile[19][18]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][18] , inst4|regfile[19][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][18]~DUPLICATE , inst4|regfile[27][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~3 , inst4|Mux45~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][18] , inst4|regfile[22][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][18]~feeder , inst4|regfile[18][18]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][18] , inst4|regfile[18][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][18] , inst4|regfile[26][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~2 , inst4|Mux45~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~4 , inst4|Mux45~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux45~10 , inst4|Mux45~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[18] , inst4|data_out_2[18], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[18] , inst22|data_out2[18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][18]~DUPLICATE , inst4|regfile[29][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~1 , inst4|Mux13~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~2 , inst4|Mux13~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][18]~DUPLICATE , inst4|regfile[23][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][18]~DUPLICATE , inst4|regfile[31][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][18] , inst4|regfile[27][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~3 , inst4|Mux13~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][18] , inst4|regfile[24][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][18]~DUPLICATE , inst4|regfile[20][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~0 , inst4|Mux13~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~4 , inst4|Mux13~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~8 , inst4|Mux13~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][18] , inst4|regfile[10][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][18] , inst4|regfile[9][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~5 , inst4|Mux13~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][18]~DUPLICATE , inst4|regfile[2][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~6 , inst4|Mux13~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~7 , inst4|Mux13~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~9 , inst4|Mux13~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux13~10 , inst4|Mux13~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[18]~DUPLICATE , inst4|data_out_1[18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[18]~36 , inst32|data[18]~36, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~25 , inst7|ShiftLeft0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[14] , inst24|result_out[14], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][14] , inst4|regfile[27][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][14]~DUPLICATE , inst4|regfile[31][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][14] , inst4|regfile[19][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][14]~DUPLICATE , inst4|regfile[23][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~3 , inst4|Mux49~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][14] , inst4|regfile[21][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][14]~feeder , inst4|regfile[29][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][14] , inst4|regfile[29][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][14]~feeder , inst4|regfile[17][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][14] , inst4|regfile[17][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][14] , inst4|regfile[25][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~1 , inst4|Mux49~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][14]~feeder , inst4|regfile[20][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][14]~DUPLICATE , inst4|regfile[20][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][14]~feeder , inst4|regfile[16][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][14]~DUPLICATE , inst4|regfile[16][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][14]~feeder , inst4|regfile[24][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][14]~DUPLICATE , inst4|regfile[24][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][14]~feeder , inst4|regfile[28][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][14]~DUPLICATE , inst4|regfile[28][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~0 , inst4|Mux49~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][14] , inst4|regfile[30][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][14] , inst4|regfile[22][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][14] , inst4|regfile[26][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][14]~feeder , inst4|regfile[18][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][14] , inst4|regfile[18][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~2 , inst4|Mux49~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~4 , inst4|Mux49~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][14] , inst4|regfile[13][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][14] , inst4|regfile[14][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][14]~feeder , inst4|regfile[12][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][14] , inst4|regfile[12][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][14]~feeder , inst4|regfile[15][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][14] , inst4|regfile[15][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~7 , inst4|Mux49~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][14]~feeder , inst4|regfile[10][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][14] , inst4|regfile[10][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][14] , inst4|regfile[11][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][14]~feeder , inst4|regfile[9][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][14] , inst4|regfile[9][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][14]~feeder , inst4|regfile[8][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][14] , inst4|regfile[8][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~5 , inst4|Mux49~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][14]~18 , inst4|regfile[1][14]~18, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][14] , inst4|regfile[1][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][14] , inst4|regfile[3][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][14] , inst4|regfile[2][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][14] , inst4|regfile[0][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~6 , inst4|Mux49~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][14] , inst4|regfile[4][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][14]~feeder , inst4|regfile[7][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][14] , inst4|regfile[7][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][14]~feeder , inst4|regfile[5][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][14] , inst4|regfile[5][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][14]~feeder , inst4|regfile[6][14]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][14]~DUPLICATE , inst4|regfile[6][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~8 , inst4|Mux49~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~9 , inst4|Mux49~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux49~10 , inst4|Mux49~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[14] , inst4|data_out_2[14], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[14] , inst22|data_out2[14], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[14]~24 , inst14|data_out2[14]~24, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~31 , inst7|ShiftLeft0~31, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~33 , inst7|ShiftLeft0~33, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector13~0 , inst7|Selector13~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~29 , inst7|ShiftLeft0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~39 , inst7|ShiftLeft0~39, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~38 , inst7|ShiftLeft0~38, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~36 , inst7|ShiftLeft0~36, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector12~0 , inst7|Selector12~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~40 , inst7|ShiftLeft0~40, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~41 , inst7|ShiftLeft0~41, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~4 , inst7|Selector10~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~3 , inst7|Selector10~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][21] , inst4|regfile[15][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][21]~feeder , inst4|regfile[12][21]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][21]~DUPLICATE , inst4|regfile[12][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][21]~DUPLICATE , inst4|regfile[14][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][21] , inst4|regfile[13][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~7 , inst4|Mux10~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][21] , inst4|regfile[8][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][21] , inst4|regfile[9][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][21]~DUPLICATE , inst4|regfile[10][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][21] , inst4|regfile[11][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~5 , inst4|Mux10~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][21] , inst4|regfile[0][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][21]~14 , inst4|regfile[1][21]~14, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][21]~DUPLICATE , inst4|regfile[1][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][21]~DUPLICATE , inst4|regfile[3][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][21] , inst4|regfile[2][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~6 , inst4|Mux10~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][21]~feeder , inst4|regfile[5][21]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][21] , inst4|regfile[5][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][21]~feeder , inst4|regfile[7][21]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][21] , inst4|regfile[7][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][21]~feeder , inst4|regfile[6][21]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][21] , inst4|regfile[6][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~8 , inst4|Mux10~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~9 , inst4|Mux10~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][21] , inst4|regfile[24][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][21]~feeder , inst4|regfile[16][21]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][21] , inst4|regfile[16][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][21] , inst4|regfile[28][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][21] , inst4|regfile[20][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~0 , inst4|Mux10~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][21] , inst4|regfile[26][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][21] , inst4|regfile[30][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][21]~DUPLICATE , inst4|regfile[18][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][21] , inst4|regfile[22][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~2 , inst4|Mux10~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][21] , inst4|regfile[27][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][21] , inst4|regfile[31][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][21] , inst4|regfile[23][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][21] , inst4|regfile[19][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~3 , inst4|Mux10~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][21] , inst4|regfile[29][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][21] , inst4|regfile[17][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][21]~DUPLICATE , inst4|regfile[21][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][21] , inst4|regfile[25][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~1 , inst4|Mux10~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~4 , inst4|Mux10~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux10~10 , inst4|Mux10~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[21]~DUPLICATE , inst4|data_out_1[21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[21] , inst23|result_out[21], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[21]~48 , inst32|data[21]~48, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[21]~49 , inst32|data[21]~49, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~22 , inst7|ShiftLeft0~22, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~24 , inst7|ShiftLeft0~24, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~20 , inst7|ShiftLeft0~20, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~0 , inst7|Selector10~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][27] , inst4|regfile[0][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][27] , inst4|regfile[3][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][27]~24 , inst4|regfile[1][27]~24, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][27] , inst4|regfile[1][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][27] , inst4|regfile[2][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~6 , inst4|Mux4~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][27]~feeder , inst4|regfile[8][27]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][27] , inst4|regfile[8][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][27] , inst4|regfile[11][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][27]~DUPLICATE , inst4|regfile[10][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][27] , inst4|regfile[9][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~5 , inst4|Mux4~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][27] , inst4|regfile[5][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][27] , inst4|regfile[4][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][27] , inst4|regfile[7][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][27] , inst4|regfile[6][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~8 , inst4|Mux4~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][27] , inst4|regfile[15][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][27]~DUPLICATE , inst4|regfile[13][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][27] , inst4|regfile[14][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][27] , inst4|regfile[12][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~7 , inst4|Mux4~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~9 , inst4|Mux4~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][27]~DUPLICATE , inst4|regfile[30][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][27] , inst4|regfile[18][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][27] , inst4|regfile[26][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~2 , inst4|Mux4~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][27]~DUPLICATE , inst4|regfile[24][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][27] , inst4|regfile[20][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][27] , inst4|regfile[16][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][27]~DUPLICATE , inst4|regfile[28][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~0 , inst4|Mux4~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][27]~DUPLICATE , inst4|regfile[17][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][27] , inst4|regfile[29][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][27] , inst4|regfile[25][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][27] , inst4|regfile[21][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~1 , inst4|Mux4~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][27] , inst4|regfile[27][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][27] , inst4|regfile[19][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][27] , inst4|regfile[31][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][27] , inst4|regfile[23][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~3 , inst4|Mux4~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~4 , inst4|Mux4~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux4~10 , inst4|Mux4~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[27]~DUPLICATE , inst4|data_out_1[27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[27]~24 , inst32|data[27]~24, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[27] , inst22|data_out1[27], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[27]~26 , inst14|data_out1[27]~26, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~3 , inst7|Selector4~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~5 , inst7|Selector4~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~8 , inst7|ShiftRight0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~4 , inst7|Selector4~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~42 , inst7|ShiftLeft0~42, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~44 , inst7|ShiftLeft0~44, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~10 , inst7|Selector4~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~1 , inst7|Selector4~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~159 , inst7|Add0~159, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[26]~27 , inst14|data_out1[26]~27, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~4 , inst7|Selector5~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~5 , inst7|Selector5~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][26]~feeder , inst4|regfile[9][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][26] , inst4|regfile[9][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][26]~feeder , inst4|regfile[11][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][26]~DUPLICATE , inst4|regfile[11][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][26] , inst4|regfile[8][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][26]~feeder , inst4|regfile[10][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][26] , inst4|regfile[10][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~5 , inst4|Mux5~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][26]~DUPLICATE , inst4|regfile[4][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][26] , inst4|regfile[5][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][26] , inst4|regfile[7][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][26] , inst4|regfile[6][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~8 , inst4|Mux5~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][26] , inst4|regfile[12][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][26]~feeder , inst4|regfile[14][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][26]~DUPLICATE , inst4|regfile[14][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][26] , inst4|regfile[15][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][26]~feeder , inst4|regfile[13][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][26] , inst4|regfile[13][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~7 , inst4|Mux5~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][26]~20 , inst4|regfile[1][26]~20, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][26]~DUPLICATE , inst4|regfile[1][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][26]~feeder , inst4|regfile[2][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][26] , inst4|regfile[2][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][26]~DUPLICATE , inst4|regfile[0][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][26] , inst4|regfile[3][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~6 , inst4|Mux5~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~9 , inst4|Mux5~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][26]~DUPLICATE , inst4|regfile[26][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][26] , inst4|regfile[22][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][26] , inst4|regfile[18][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][26] , inst4|regfile[30][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~2 , inst4|Mux5~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][26] , inst4|regfile[24][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][26] , inst4|regfile[20][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][26] , inst4|regfile[28][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][26]~feeder , inst4|regfile[16][26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][26] , inst4|regfile[16][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~0 , inst4|Mux5~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][26] , inst4|regfile[29][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][26] , inst4|regfile[25][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][26]~DUPLICATE , inst4|regfile[17][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][26] , inst4|regfile[21][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~1 , inst4|Mux5~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][26]~DUPLICATE , inst4|regfile[27][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][26]~DUPLICATE , inst4|regfile[19][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][26] , inst4|regfile[31][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][26] , inst4|regfile[23][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~3 , inst4|Mux5~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~4 , inst4|Mux5~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux5~10 , inst4|Mux5~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[26]~DUPLICATE , inst4|data_out_1[26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[26]~33 , inst32|data[26]~33, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[26]~25 , inst32|data[26]~25, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[26]~DUPLICATE , inst22|data_out1[26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~155 , inst7|Add0~155, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[25]~28 , inst14|data_out1[25]~28, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~4 , inst7|Selector6~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~3 , inst7|Selector6~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][25] , inst4|regfile[5][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][25] , inst4|regfile[6][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][25] , inst4|regfile[4][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][25]~DUPLICATE , inst4|regfile[7][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~8 , inst4|Mux6~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][25] , inst4|regfile[9][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][25] , inst4|regfile[10][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][25] , inst4|regfile[8][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][25]~DUPLICATE , inst4|regfile[11][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~5 , inst4|Mux6~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][25] , inst4|regfile[2][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][25] , inst4|regfile[0][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][25] , inst4|regfile[3][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][25]~13 , inst4|regfile[1][25]~13, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][25] , inst4|regfile[1][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~6 , inst4|Mux6~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][25]~feeder , inst4|regfile[12][25]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][25]~DUPLICATE , inst4|regfile[12][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][25] , inst4|regfile[14][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][25] , inst4|regfile[15][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][25] , inst4|regfile[13][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~7 , inst4|Mux6~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~9 , inst4|Mux6~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][25] , inst4|regfile[16][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][25]~feeder , inst4|regfile[28][25]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][25]~DUPLICATE , inst4|regfile[28][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][25] , inst4|regfile[24][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][25] , inst4|regfile[20][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~0 , inst4|Mux6~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][25] , inst4|regfile[18][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][25]~DUPLICATE , inst4|regfile[30][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][25] , inst4|regfile[22][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][25]~DUPLICATE , inst4|regfile[26][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~2 , inst4|Mux6~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][25]~DUPLICATE , inst4|regfile[27][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][25] , inst4|regfile[23][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][25] , inst4|regfile[31][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][25] , inst4|regfile[19][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~3 , inst4|Mux6~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][25]~DUPLICATE , inst4|regfile[25][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][25] , inst4|regfile[17][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][25] , inst4|regfile[21][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][25] , inst4|regfile[29][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~1 , inst4|Mux6~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~4 , inst4|Mux6~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux6~10 , inst4|Mux6~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[25] , inst4|data_out_1[25], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[25]~40 , inst32|data[25]~40, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[25]~41 , inst32|data[25]~41, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~6 , inst7|Selector6~6, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[25]~26 , inst32|data[25]~26, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[25] , inst22|data_out1[25], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~147 , inst7|Add0~147, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[24]~29 , inst14|data_out1[24]~29, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~8 , inst7|Selector7~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~9 , inst7|Selector7~9, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[24] , inst23|result_out[24], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[24] , inst24|result_out[24], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][24] , inst4|regfile[6][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][24]~feeder , inst4|regfile[7][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][24] , inst4|regfile[7][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][24] , inst4|regfile[5][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][24]~feeder , inst4|regfile[4][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][24] , inst4|regfile[4][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~8 , inst4|Mux7~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][24]~feeder , inst4|regfile[0][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][24] , inst4|regfile[0][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][24]~6 , inst4|regfile[1][24]~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][24] , inst4|regfile[1][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][24] , inst4|regfile[2][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][24] , inst4|regfile[3][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~6 , inst4|Mux7~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][24]~feeder , inst4|regfile[11][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][24] , inst4|regfile[11][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][24]~feeder , inst4|regfile[8][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][24]~DUPLICATE , inst4|regfile[8][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][24]~feeder , inst4|regfile[10][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][24] , inst4|regfile[10][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][24]~feeder , inst4|regfile[9][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][24] , inst4|regfile[9][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~5 , inst4|Mux7~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][24] , inst4|regfile[15][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][24] , inst4|regfile[13][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][24] , inst4|regfile[14][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][24] , inst4|regfile[12][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~7 , inst4|Mux7~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~9 , inst4|Mux7~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][24]~DUPLICATE , inst4|regfile[16][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][24]~feeder , inst4|regfile[20][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][24] , inst4|regfile[20][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][24]~feeder , inst4|regfile[28][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][24] , inst4|regfile[28][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][24]~feeder , inst4|regfile[24][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][24] , inst4|regfile[24][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~0 , inst4|Mux7~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][24] , inst4|regfile[19][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][24] , inst4|regfile[27][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][24]~DUPLICATE , inst4|regfile[23][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][24] , inst4|regfile[31][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~3 , inst4|Mux7~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][24] , inst4|regfile[17][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][24]~DUPLICATE , inst4|regfile[21][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][24] , inst4|regfile[29][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][24] , inst4|regfile[25][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~1 , inst4|Mux7~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][24] , inst4|regfile[26][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][24] , inst4|regfile[22][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][24] , inst4|regfile[30][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][24]~feeder , inst4|regfile[18][24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][24] , inst4|regfile[18][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~2 , inst4|Mux7~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~4 , inst4|Mux7~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux7~10 , inst4|Mux7~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[24]~DUPLICATE , inst4|data_out_1[24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[24]~42 , inst32|data[24]~42, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[24]~43 , inst32|data[24]~43, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~11 , inst7|Selector7~11, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[24]~27 , inst32|data[24]~27, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[24] , inst22|data_out1[24], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~141 , inst7|Add0~141, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~160 , inst7|Add0~160, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~156 , inst7|Add0~156, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~148 , inst7|Add0~148, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~136 , inst7|Add0~136, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][19] , inst4|regfile[8][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][19] , inst4|regfile[10][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][19] , inst4|regfile[9][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][19] , inst4|regfile[11][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~5 , inst4|Mux12~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][19] , inst4|regfile[0][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][19] , inst4|regfile[2][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][19] , inst4|regfile[3][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][19]~23 , inst4|regfile[1][19]~23, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][19] , inst4|regfile[1][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~6 , inst4|Mux12~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][19] , inst4|regfile[4][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][19] , inst4|regfile[7][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][19] , inst4|regfile[6][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][19] , inst4|regfile[5][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~8 , inst4|Mux12~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][19] , inst4|regfile[12][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][19] , inst4|regfile[15][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][19]~DUPLICATE , inst4|regfile[14][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][19] , inst4|regfile[13][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~7 , inst4|Mux12~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~9 , inst4|Mux12~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][19] , inst4|regfile[30][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][19] , inst4|regfile[26][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][19]~feeder , inst4|regfile[18][19]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][19] , inst4|regfile[18][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~2 , inst4|Mux12~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][19]~DUPLICATE , inst4|regfile[29][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][19]~feeder , inst4|regfile[21][19]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][19] , inst4|regfile[21][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][19] , inst4|regfile[17][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][19] , inst4|regfile[25][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~1 , inst4|Mux12~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][19]~feeder , inst4|regfile[28][19]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][19] , inst4|regfile[28][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][19] , inst4|regfile[16][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][19] , inst4|regfile[24][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][19] , inst4|regfile[20][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~0 , inst4|Mux12~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][19] , inst4|regfile[23][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][19]~DUPLICATE , inst4|regfile[31][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][19] , inst4|regfile[27][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][19] , inst4|regfile[19][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~3 , inst4|Mux12~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~4 , inst4|Mux12~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux12~10 , inst4|Mux12~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[19]~DUPLICATE , inst4|data_out_1[19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[19]~35 , inst32|data[19]~35, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[19] , inst23|result_out[19], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[19]~7 , inst14|data_out1[19]~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector12~4 , inst7|Selector12~4, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[19]~6 , inst32|data[19]~6, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[19]~DUPLICATE , inst22|data_out1[19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~158 , inst7|Add0~158, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~154 , inst7|Add0~154, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~49 , inst7|Add0~49, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~81 , inst7|Add0~81, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~97 , inst7|Add0~97, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~9 , inst7|Add0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~57 , inst7|Add0~57, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~89 , inst7|Add0~89, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~105 , inst7|Add0~105, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~29 , inst7|Add0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~53 , inst7|Add0~53, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~85 , inst7|Add0~85, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~101 , inst7|Add0~101, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~0 , inst7|Selector4~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~6 , inst7|Selector4~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[27] , inst23|result_out[27], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[27] , inst24|result_out[27], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][27]~DUPLICATE , inst4|regfile[22][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][27]~DUPLICATE , inst4|regfile[18][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~2 , inst4|Mux36~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][27]~DUPLICATE , inst4|regfile[29][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][27] , inst4|regfile[17][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][27]~DUPLICATE , inst4|regfile[25][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~1 , inst4|Mux36~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][27]~DUPLICATE , inst4|regfile[27][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~3 , inst4|Mux36~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~0 , inst4|Mux36~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~4 , inst4|Mux36~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][27] , inst4|regfile[13][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~7 , inst4|Mux36~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][27]~DUPLICATE , inst4|regfile[0][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~6 , inst4|Mux36~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~8 , inst4|Mux36~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][27] , inst4|regfile[10][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~5 , inst4|Mux36~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~9 , inst4|Mux36~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux36~10 , inst4|Mux36~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[27] , inst4|data_out_2[27], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[27] , inst22|data_out2[27], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[27]~9 , inst14|data_out2[27]~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~12 , inst7|ShiftRight1~12, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~13 , inst7|ShiftRight1~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~9 , inst7|ShiftRight0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~11 , inst7|ShiftRight1~11, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~19 , inst7|ShiftRight1~19, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~1 , inst7|Selector10~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~2 , inst7|Selector10~2, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[21]~4 , inst32|data[21]~4, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[21] , inst22|data_out1[21], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[21]~5 , inst14|data_out1[21]~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~6 , inst7|Selector10~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~8 , inst7|Selector10~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~7 , inst7|Selector10~7, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[21]~DUPLICATE , inst23|result_out[21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[21] , inst24|result_out[21], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][21] , inst4|regfile[4][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~8 , inst4|Mux42~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][21] , inst4|regfile[10][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~5 , inst4|Mux42~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][21] , inst4|regfile[14][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][21] , inst4|regfile[12][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~7 , inst4|Mux42~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~6 , inst4|Mux42~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~9 , inst4|Mux42~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][21]~DUPLICATE , inst4|regfile[19][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][21]~DUPLICATE , inst4|regfile[23][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][21]~DUPLICATE , inst4|regfile[31][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][21]~DUPLICATE , inst4|regfile[27][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~3 , inst4|Mux42~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][21]~DUPLICATE , inst4|regfile[22][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][21] , inst4|regfile[18][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~2 , inst4|Mux42~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][21] , inst4|regfile[21][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~1 , inst4|Mux42~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~0 , inst4|Mux42~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~4 , inst4|Mux42~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux42~10 , inst4|Mux42~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[21] , inst4|data_out_2[21], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[21] , inst22|data_out2[21], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[21]~3 , inst14|data_out2[21]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~31 , inst7|ShiftRight1~31, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~32 , inst7|ShiftRight1~32, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~17 , inst7|ShiftRight0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector12~1 , inst7|Selector12~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector12~2 , inst7|Selector12~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector12~3 , inst7|Selector12~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector12~5 , inst7|Selector12~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[19]~DUPLICATE , inst23|result_out[19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[19] , inst24|result_out[19], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][19] , inst4|regfile[22][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][19]~DUPLICATE , inst4|regfile[26][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~2 , inst4|Mux44~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][19] , inst4|regfile[31][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~3 , inst4|Mux44~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][19] , inst4|regfile[29][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][19]~DUPLICATE , inst4|regfile[21][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~1 , inst4|Mux44~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~0 , inst4|Mux44~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~4 , inst4|Mux44~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~6 , inst4|Mux44~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][19] , inst4|regfile[14][19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~7 , inst4|Mux44~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][19]~DUPLICATE , inst4|regfile[10][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][19]~DUPLICATE , inst4|regfile[9][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][19]~DUPLICATE , inst4|regfile[8][19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~5 , inst4|Mux44~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~8 , inst4|Mux44~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~9 , inst4|Mux44~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux44~10 , inst4|Mux44~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[19] , inst4|data_out_2[19], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[19] , inst22|data_out2[19], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[19]~29 , inst14|data_out2[19]~29, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~35 , inst7|ShiftLeft0~35, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~1 , inst7|Selector5~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~0 , inst7|Selector5~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~10 , inst7|ShiftRight0~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~13 , inst7|ShiftRight0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~20 , inst7|ShiftRight1~20, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~12 , inst7|ShiftRight0~12, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~2 , inst7|Selector5~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~3 , inst7|Selector5~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector5~6 , inst7|Selector5~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[26] , inst23|result_out[26], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[26] , inst24|result_out[26], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][26]~DUPLICATE , inst4|regfile[7][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][26] , inst4|regfile[4][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][26]~DUPLICATE , inst4|regfile[6][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~8 , inst4|Mux37~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][26] , inst4|regfile[1][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][26] , inst4|regfile[0][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~6 , inst4|Mux37~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~5 , inst4|Mux37~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~7 , inst4|Mux37~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~9 , inst4|Mux37~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][26] , inst4|regfile[17][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~1 , inst4|Mux37~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][26] , inst4|regfile[26][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~2 , inst4|Mux37~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][26]~DUPLICATE , inst4|regfile[20][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][26]~DUPLICATE , inst4|regfile[16][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~0 , inst4|Mux37~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~3 , inst4|Mux37~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~4 , inst4|Mux37~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux37~10 , inst4|Mux37~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[26] , inst4|data_out_2[26], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[26]~DUPLICATE , inst22|data_out2[26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[26]~8 , inst14|data_out2[26]~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~21 , inst7|ShiftRight1~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~23 , inst7|ShiftRight1~23, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~11 , inst7|ShiftRight0~11, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~24 , inst7|ShiftRight1~24, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector13~1 , inst7|Selector13~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector13~2 , inst7|Selector13~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector13~3 , inst7|Selector13~3, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[18]~7 , inst32|data[18]~7, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[18] , inst22|data_out1[18], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[18]~8 , inst14|data_out1[18]~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector13~4 , inst7|Selector13~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector13~5 , inst7|Selector13~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[18] , inst23|result_out[18], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[18]~28 , inst14|data_out2[18]~28, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~14 , inst7|ShiftRight1~14, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~7 , inst7|ShiftRight0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~18 , inst7|ShiftRight1~18, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~17 , inst7|ShiftRight1~17, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~6 , inst7|ShiftRight0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~5 , inst7|ShiftRight0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~2 , inst7|Selector22~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~4 , inst7|Selector22~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~5 , inst7|Selector22~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[9]~DUPLICATE , inst23|result_out[9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~143 , inst7|Add0~143, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~21 , inst7|Add0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~37 , inst7|Add0~37, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~1 , inst7|Selector22~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~6 , inst7|Selector22~6, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[9] , inst24|result_out[9], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][9] , inst4|regfile[15][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][9] , inst4|regfile[13][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][9] , inst4|regfile[14][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][9]~feeder , inst4|regfile[12][9]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][9] , inst4|regfile[12][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~7 , inst4|Mux22~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][9] , inst4|regfile[5][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][9] , inst4|regfile[4][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][9]~feeder , inst4|regfile[6][9]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][9] , inst4|regfile[6][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][9] , inst4|regfile[7][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~8 , inst4|Mux22~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][9]~feeder , inst4|regfile[3][9]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][9] , inst4|regfile[3][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][9]~8 , inst4|regfile[1][9]~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][9] , inst4|regfile[1][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][9]~feeder , inst4|regfile[0][9]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][9] , inst4|regfile[0][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][9]~feeder , inst4|regfile[2][9]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][9] , inst4|regfile[2][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~6 , inst4|Mux22~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][9] , inst4|regfile[11][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][9] , inst4|regfile[10][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][9]~DUPLICATE , inst4|regfile[8][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][9]~DUPLICATE , inst4|regfile[9][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~5 , inst4|Mux22~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~9 , inst4|Mux22~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][9] , inst4|regfile[29][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][9]~DUPLICATE , inst4|regfile[17][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][9] , inst4|regfile[25][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][9]~DUPLICATE , inst4|regfile[21][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~1 , inst4|Mux22~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][9]~DUPLICATE , inst4|regfile[16][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][9]~DUPLICATE , inst4|regfile[28][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][9] , inst4|regfile[24][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][9] , inst4|regfile[20][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~0 , inst4|Mux22~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][9]~DUPLICATE , inst4|regfile[18][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][9]~DUPLICATE , inst4|regfile[30][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][9]~DUPLICATE , inst4|regfile[22][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][9]~DUPLICATE , inst4|regfile[26][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~2 , inst4|Mux22~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][9] , inst4|regfile[23][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][9]~DUPLICATE , inst4|regfile[19][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][9]~DUPLICATE , inst4|regfile[31][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][9]~DUPLICATE , inst4|regfile[27][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~3 , inst4|Mux22~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~4 , inst4|Mux22~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux22~10 , inst4|Mux22~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[9] , inst4|data_out_1[9], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[9]~39 , inst32|data[9]~39, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[9]~17 , inst32|data[9]~17, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[9] , inst22|data_out1[9], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[9]~18 , inst14|data_out1[9]~18, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector22~7 , inst7|Selector22~7, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[9] , inst23|result_out[9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~7 , inst4|Mux54~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~8 , inst4|Mux54~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~6 , inst4|Mux54~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][9] , inst4|regfile[9][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][9]~DUPLICATE , inst4|regfile[11][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][9] , inst4|regfile[8][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~5 , inst4|Mux54~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~9 , inst4|Mux54~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][9] , inst4|regfile[22][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][9] , inst4|regfile[30][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][9] , inst4|regfile[18][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][9] , inst4|regfile[26][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~2 , inst4|Mux54~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][9] , inst4|regfile[28][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][9] , inst4|regfile[16][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~0 , inst4|Mux54~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][9] , inst4|regfile[17][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~1 , inst4|Mux54~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][9] , inst4|regfile[27][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][9] , inst4|regfile[19][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][9] , inst4|regfile[31][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~3 , inst4|Mux54~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~4 , inst4|Mux54~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux54~10 , inst4|Mux54~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[9] , inst4|data_out_2[9], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[9] , inst22|data_out2[9], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[9]~19 , inst14|data_out2[9]~19, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~28 , inst7|ShiftLeft0~28, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~32 , inst7|ShiftLeft0~32, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~2 , inst7|Selector17~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~3 , inst7|Selector17~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~4 , inst7|Selector17~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~5 , inst7|Selector17~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~2 , inst4|Mux17~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][14] , inst4|regfile[28][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][14] , inst4|regfile[16][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][14] , inst4|regfile[20][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][14] , inst4|regfile[24][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~0 , inst4|Mux17~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][14] , inst4|regfile[31][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][14] , inst4|regfile[23][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~3 , inst4|Mux17~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][14]~DUPLICATE , inst4|regfile[17][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][14]~DUPLICATE , inst4|regfile[25][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~1 , inst4|Mux17~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~4 , inst4|Mux17~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~5 , inst4|Mux17~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~7 , inst4|Mux17~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~6 , inst4|Mux17~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][14]~DUPLICATE , inst4|regfile[4][14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~8 , inst4|Mux17~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~9 , inst4|Mux17~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux17~10 , inst4|Mux17~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[14] , inst4|data_out_1[14], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[14]~20 , inst32|data[14]~20, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[14] , inst22|data_out1[14], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[14]~22 , inst14|data_out1[14]~22, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~0 , inst7|Selector17~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~45 , inst7|Add0~45, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~77 , inst7|Add0~77, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~1 , inst7|Selector17~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector17~6 , inst7|Selector17~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[14] , inst23|result_out[14], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~153 , inst7|Add0~153, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~125 , inst7|Add0~125, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~13 , inst7|Add0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector14~0 , inst7|Selector14~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~15 , inst7|ShiftRight1~15, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~4 , inst7|ShiftRight0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector14~1 , inst7|Selector14~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector14~2 , inst7|Selector14~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector14~3 , inst7|Selector14~3, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[17]~9 , inst32|data[17]~9, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[17]~DUPLICATE , inst22|data_out1[17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[17]~10 , inst14|data_out1[17]~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector14~4 , inst7|Selector14~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector14~5 , inst7|Selector14~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[17] , inst23|result_out[17], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[17] , inst24|result_out[17], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][17] , inst4|regfile[8][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][17] , inst4|regfile[11][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][17] , inst4|regfile[10][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~5 , inst4|Mux46~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][17] , inst4|regfile[0][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~6 , inst4|Mux46~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~8 , inst4|Mux46~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~7 , inst4|Mux46~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~9 , inst4|Mux46~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][17]~DUPLICATE , inst4|regfile[30][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][17]~DUPLICATE , inst4|regfile[18][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~2 , inst4|Mux46~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][17]~DUPLICATE , inst4|regfile[17][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~1 , inst4|Mux46~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][17]~DUPLICATE , inst4|regfile[16][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~0 , inst4|Mux46~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][17]~DUPLICATE , inst4|regfile[19][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~3 , inst4|Mux46~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~4 , inst4|Mux46~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux46~10 , inst4|Mux46~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[17] , inst4|data_out_2[17], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[17] , inst22|data_out2[17], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[17]~27 , inst14|data_out2[17]~27, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~36 , inst7|ShiftRight1~36, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~35 , inst7|ShiftRight1~35, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~34 , inst7|ShiftRight1~34, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~8 , inst7|Selector24~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~9 , inst7|Selector24~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~10 , inst7|Selector24~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~45 , inst7|ShiftLeft0~45, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~163 , inst7|Add0~163, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~121 , inst7|Add0~121, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~11 , inst7|Selector24~11, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~12 , inst7|Selector24~12, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[7]~DUPLICATE , inst23|result_out[7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][7] , inst4|regfile[22][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~2 , inst4|Mux56~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~3 , inst4|Mux56~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][7]~DUPLICATE , inst4|regfile[16][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~0 , inst4|Mux56~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][7] , inst4|regfile[29][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~1 , inst4|Mux56~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~4 , inst4|Mux56~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~6 , inst4|Mux56~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][7] , inst4|regfile[9][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~5 , inst4|Mux56~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~7 , inst4|Mux56~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][7] , inst4|regfile[4][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~8 , inst4|Mux56~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~9 , inst4|Mux56~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux56~10 , inst4|Mux56~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[7] , inst4|data_out_2[7], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[7] , inst22|data_out2[7], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[7]~17 , inst14|data_out2[7]~17, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[8] , inst22|data_out1[8], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[8]~21 , inst14|data_out1[8]~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector23~2 , inst7|Selector23~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~1 , inst7|ShiftLeft0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~0 , inst7|ShiftLeft0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~8 , inst7|ShiftLeft0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~12 , inst7|ShiftLeft0~12, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector23~3 , inst7|Selector23~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~6 , inst7|ShiftRight1~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~7 , inst7|ShiftRight1~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~0 , inst7|ShiftRight1~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector23~0 , inst7|Selector23~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~1 , inst7|ShiftRight1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~2 , inst7|ShiftRight0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector23~1 , inst7|Selector23~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector23~4 , inst7|Selector23~4, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[8] , inst23|result_out[8], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[8] , inst24|result_out[8], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][8] , inst4|regfile[29][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][8]~DUPLICATE , inst4|regfile[21][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][8]~DUPLICATE , inst4|regfile[25][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~1 , inst4|Mux55~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][8] , inst4|regfile[20][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][8] , inst4|regfile[24][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][8]~DUPLICATE , inst4|regfile[16][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][8]~DUPLICATE , inst4|regfile[28][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~0 , inst4|Mux55~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~3 , inst4|Mux55~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~2 , inst4|Mux55~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~4 , inst4|Mux55~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~6 , inst4|Mux55~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][8]~DUPLICATE , inst4|regfile[6][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~8 , inst4|Mux55~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~5 , inst4|Mux55~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][8] , inst4|regfile[13][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~7 , inst4|Mux55~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~9 , inst4|Mux55~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux55~10 , inst4|Mux55~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[8] , inst4|data_out_2[8], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[8] , inst22|data_out2[8], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[8]~18 , inst14|data_out2[8]~18, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~17 , inst7|ShiftLeft0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~18 , inst7|ShiftLeft0~18, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~1 , inst7|Selector6~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~23 , inst7|ShiftLeft0~23, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~0 , inst7|Selector6~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~2 , inst7|Selector6~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~8 , inst7|Selector6~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~7 , inst7|Selector6~7, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[25] , inst23|result_out[25], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[25] , inst24|result_out[25], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][25] , inst4|regfile[7][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~8 , inst4|Mux38~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~5 , inst4|Mux38~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][25] , inst4|regfile[12][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~7 , inst4|Mux38~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~6 , inst4|Mux38~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~9 , inst4|Mux38~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~2 , inst4|Mux38~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][25] , inst4|regfile[25][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~1 , inst4|Mux38~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][25] , inst4|regfile[27][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][25]~DUPLICATE , inst4|regfile[23][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~3 , inst4|Mux38~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][25] , inst4|regfile[28][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~0 , inst4|Mux38~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~4 , inst4|Mux38~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux38~10 , inst4|Mux38~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[25] , inst4|data_out_2[25], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[25] , inst22|data_out2[25], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[25]~7 , inst14|data_out2[25]~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~22 , inst7|ShiftRight1~22, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~15 , inst7|ShiftRight0~15, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~28 , inst7|ShiftRight1~28, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~25 , inst7|ShiftRight1~25, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector25~0 , inst7|Selector25~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector25~1 , inst7|Selector25~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector25~4 , inst7|Selector25~4, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[6]~feeder , inst23|result_out[6]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[6]~DUPLICATE , inst23|result_out[6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][6] , inst4|regfile[30][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~2 , inst4|Mux57~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~3 , inst4|Mux57~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][6]~DUPLICATE , inst4|regfile[29][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][6]~DUPLICATE , inst4|regfile[25][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][6]~DUPLICATE , inst4|regfile[17][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~1 , inst4|Mux57~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][6] , inst4|regfile[28][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~0 , inst4|Mux57~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~4 , inst4|Mux57~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][6] , inst4|regfile[1][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][6]~DUPLICATE , inst4|regfile[0][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~6 , inst4|Mux57~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~7 , inst4|Mux57~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~5 , inst4|Mux57~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][6] , inst4|regfile[7][6], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~8 , inst4|Mux57~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~9 , inst4|Mux57~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux57~10 , inst4|Mux57~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[6] , inst4|data_out_2[6], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[6]~DUPLICATE , inst22|data_out2[6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[6]~16 , inst14|data_out2[6]~16, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~27 , inst7|ShiftLeft0~27, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~30 , inst7|ShiftLeft0~30, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~1 , inst7|Selector9~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~0 , inst7|Selector9~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~2 , inst7|Selector9~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~6 , inst7|Selector9~6, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[22]~28 , inst32|data[22]~28, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[22]~DUPLICATE , inst22|data_out1[22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[22]~30 , inst14|data_out1[22]~30, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~3 , inst7|Selector9~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~8 , inst7|Selector9~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~7 , inst7|Selector9~7, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[22]~DUPLICATE , inst23|result_out[22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[22] , inst24|result_out[22], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][22] , inst4|regfile[9][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~5 , inst4|Mux41~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][22]~DUPLICATE , inst4|regfile[2][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][22]~DUPLICATE , inst4|regfile[3][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~6 , inst4|Mux41~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~8 , inst4|Mux41~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][22]~DUPLICATE , inst4|regfile[14][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~7 , inst4|Mux41~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~9 , inst4|Mux41~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~1 , inst4|Mux41~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][22] , inst4|regfile[24][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~0 , inst4|Mux41~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][22] , inst4|regfile[27][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][22] , inst4|regfile[23][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~3 , inst4|Mux41~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~2 , inst4|Mux41~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~4 , inst4|Mux41~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux41~10 , inst4|Mux41~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[22]~DUPLICATE , inst4|data_out_2[22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[22] , inst22|data_out2[22], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[22]~4 , inst14|data_out2[22]~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~43 , inst7|ShiftLeft0~43, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~0 , inst7|Selector8~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~1 , inst7|Selector8~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~2 , inst7|Selector8~2, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[23]~29 , inst32|data[23]~29, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[23]~DUPLICATE , inst22|data_out1[23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[23]~31 , inst14|data_out1[23]~31, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~3 , inst7|Selector8~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~8 , inst7|Selector8~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~7 , inst7|Selector8~7, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[23] , inst23|result_out[23], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[23]~feeder , inst24|result_out[23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[23] , inst24|result_out[23], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][23] , inst4|regfile[28][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][23] , inst4|regfile[20][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][23] , inst4|regfile[16][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~0 , inst4|Mux40~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][23] , inst4|regfile[30][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][23]~DUPLICATE , inst4|regfile[18][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][23]~DUPLICATE , inst4|regfile[26][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~2 , inst4|Mux40~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][23]~DUPLICATE , inst4|regfile[27][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][23]~DUPLICATE , inst4|regfile[19][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~3 , inst4|Mux40~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~1 , inst4|Mux40~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~4 , inst4|Mux40~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][23] , inst4|regfile[4][23], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~8 , inst4|Mux40~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~5 , inst4|Mux40~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~6 , inst4|Mux40~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~7 , inst4|Mux40~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~9 , inst4|Mux40~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux40~10 , inst4|Mux40~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[23] , inst4|data_out_2[23], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[23] , inst22|data_out2[23], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[23]~5 , inst14|data_out2[23]~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~34 , inst7|ShiftLeft0~34, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~0 , inst7|Selector1~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~1 , inst7|Selector1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~2 , inst7|Selector1~2, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[30] , inst23|result_out[30], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~157 , inst7|Add0~157, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[29] , inst23|result_out[29], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~149 , inst7|Add0~149, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[28] , inst23|result_out[28], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~140 , inst7|Add0~140, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~25 , inst7|Add0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~61 , inst7|Add0~61, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~93 , inst7|Add0~93, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~3 , inst7|Selector1~3, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[30]~3 , inst32|data[30]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[30]~DUPLICATE , inst22|data_out1[30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[30]~4 , inst14|data_out1[30]~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~4 , inst7|Selector1~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector1~6 , inst7|Selector1~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[30]~DUPLICATE , inst23|result_out[30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[30] , inst24|result_out[30], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][30] , inst4|regfile[2][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~6 , inst4|Mux33~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~8 , inst4|Mux33~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][30]~DUPLICATE , inst4|regfile[11][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~5 , inst4|Mux33~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][30]~DUPLICATE , inst4|regfile[14][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~7 , inst4|Mux33~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~9 , inst4|Mux33~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][30] , inst4|regfile[22][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~2 , inst4|Mux33~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][30] , inst4|regfile[28][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][30] , inst4|regfile[24][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][30] , inst4|regfile[16][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~0 , inst4|Mux33~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][30] , inst4|regfile[31][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][30] , inst4|regfile[23][30], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~3 , inst4|Mux33~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~1 , inst4|Mux33~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~4 , inst4|Mux33~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux33~10 , inst4|Mux33~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[30] , inst4|data_out_2[30], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[30] , inst22|data_out2[30], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[30]~10 , inst14|data_out2[30]~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~3 , inst7|ShiftRight0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~2 , inst7|Selector2~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~0 , inst7|Selector2~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~1 , inst7|Selector2~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~21 , inst7|ShiftLeft0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~3 , inst7|Selector2~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~4 , inst7|Selector2~4, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[29]~1 , inst32|data[29]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[29] , inst22|data_out1[29], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[29]~2 , inst14|data_out1[29]~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~5 , inst7|Selector2~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector2~6 , inst7|Selector2~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[29]~DUPLICATE , inst23|result_out[29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[29] , inst24|result_out[29], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][29]~15 , inst4|regfile[1][29]~15, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][29] , inst4|regfile[1][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][29]~DUPLICATE , inst4|regfile[0][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~6 , inst4|Mux34~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][29] , inst4|regfile[4][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][29] , inst4|regfile[7][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][29] , inst4|regfile[6][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~8 , inst4|Mux34~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][29] , inst4|regfile[11][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~5 , inst4|Mux34~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][29] , inst4|regfile[13][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~7 , inst4|Mux34~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~9 , inst4|Mux34~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][29] , inst4|regfile[31][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~3 , inst4|Mux34~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][29] , inst4|regfile[30][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][29] , inst4|regfile[26][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~2 , inst4|Mux34~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][29]~DUPLICATE , inst4|regfile[17][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~1 , inst4|Mux34~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][29] , inst4|regfile[28][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][29] , inst4|regfile[20][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~0 , inst4|Mux34~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~4 , inst4|Mux34~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux34~10 , inst4|Mux34~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[29]~DUPLICATE , inst4|data_out_2[29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[29] , inst22|data_out2[29], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[29]~12 , inst14|data_out2[29]~12, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~29 , inst7|ShiftRight1~29, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~22 , inst7|ShiftRight0~22, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~4 , inst7|Selector16~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~2 , inst7|Selector16~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~3 , inst7|Selector16~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~7 , inst7|Selector16~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~6 , inst7|Selector16~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~5 , inst7|Selector16~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~0 , inst7|Selector16~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector16~1 , inst7|Selector16~1, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[15] , inst23|result_out[15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][15] , inst4|regfile[22][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][15]~DUPLICATE , inst4|regfile[26][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~2 , inst4|Mux48~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~0 , inst4|Mux48~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~1 , inst4|Mux48~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][15]~DUPLICATE , inst4|regfile[27][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~3 , inst4|Mux48~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~4 , inst4|Mux48~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~6 , inst4|Mux48~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~7 , inst4|Mux48~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~5 , inst4|Mux48~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][15] , inst4|regfile[4][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][15]~DUPLICATE , inst4|regfile[6][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~8 , inst4|Mux48~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~9 , inst4|Mux48~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux48~10 , inst4|Mux48~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[15] , inst4|data_out_2[15], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[15] , inst22|data_out2[15], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[15]~25 , inst14|data_out2[15]~25, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~27 , inst7|ShiftRight1~27, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~14 , inst7|ShiftRight0~14, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector21~2 , inst7|Selector21~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector21~3 , inst7|Selector21~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector21~0 , inst7|Selector21~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~151 , inst7|Add0~151, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~69 , inst7|Add0~69, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector21~1 , inst7|Selector21~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector21~4 , inst7|Selector21~4, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[10]~18 , inst32|data[10]~18, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[10] , inst22|data_out1[10], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[10]~20 , inst14|data_out1[10]~20, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector21~5 , inst7|Selector21~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[10]~DUPLICATE , inst23|result_out[10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][10] , inst4|regfile[7][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~8 , inst4|Mux53~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~6 , inst4|Mux53~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~7 , inst4|Mux53~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~5 , inst4|Mux53~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~9 , inst4|Mux53~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][10]~DUPLICATE , inst4|regfile[25][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~1 , inst4|Mux53~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][10]~DUPLICATE , inst4|regfile[23][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][10]~DUPLICATE , inst4|regfile[31][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][10]~DUPLICATE , inst4|regfile[27][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~3 , inst4|Mux53~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][10] , inst4|regfile[28][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][10] , inst4|regfile[24][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~0 , inst4|Mux53~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~2 , inst4|Mux53~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~4 , inst4|Mux53~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux53~10 , inst4|Mux53~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[10] , inst4|data_out_2[10], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[10]~DUPLICATE , inst22|data_out2[10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[10]~20 , inst14|data_out2[10]~20, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~7 , inst7|ShiftLeft0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~0 , inst7|Selector11~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~0 , inst7|ShiftRight0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~3 , inst7|ShiftRight1~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~1 , inst7|Selector11~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~2 , inst7|ShiftLeft0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~2 , inst7|Selector11~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~3 , inst7|Selector11~3, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[20]~5 , inst32|data[20]~5, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[20] , inst22|data_out1[20], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[20]~6 , inst14|data_out1[20]~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~4 , inst7|Selector11~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~6 , inst7|Selector11~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[20] , inst23|result_out[20], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[20]~DUPLICATE , inst24|result_out[20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][20] , inst4|regfile[6][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][20] , inst4|regfile[5][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][20] , inst4|regfile[7][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][20] , inst4|regfile[4][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~8 , inst4|Mux43~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][20]~DUPLICATE , inst4|regfile[2][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~6 , inst4|Mux43~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~7 , inst4|Mux43~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][20]~DUPLICATE , inst4|regfile[9][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][20]~DUPLICATE , inst4|regfile[10][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~5 , inst4|Mux43~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~9 , inst4|Mux43~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~1 , inst4|Mux43~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][20]~DUPLICATE , inst4|regfile[16][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][20] , inst4|regfile[20][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~0 , inst4|Mux43~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~3 , inst4|Mux43~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][20]~DUPLICATE , inst4|regfile[26][20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~2 , inst4|Mux43~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~4 , inst4|Mux43~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux43~10 , inst4|Mux43~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[20] , inst4|data_out_2[20], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[20] , inst22|data_out2[20], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[20]~2 , inst14|data_out2[20]~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~5 , inst7|ShiftLeft0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~13 , inst7|ShiftLeft0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~0 , inst7|Selector3~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~1 , inst7|Selector3~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~11 , inst7|ShiftLeft0~11, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~3 , inst7|Selector3~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][28] , inst4|regfile[7][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][28] , inst4|regfile[6][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][28] , inst4|regfile[5][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][28]~DUPLICATE , inst4|regfile[4][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~8 , inst4|Mux3~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][28] , inst4|regfile[14][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][28] , inst4|regfile[12][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][28]~DUPLICATE , inst4|regfile[15][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][28] , inst4|regfile[13][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~7 , inst4|Mux3~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][28]~DUPLICATE , inst4|regfile[3][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][28]~5 , inst4|regfile[1][28]~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][28]~DUPLICATE , inst4|regfile[1][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][28]~DUPLICATE , inst4|regfile[2][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~6 , inst4|Mux3~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][28]~feeder , inst4|regfile[8][28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][28] , inst4|regfile[8][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][28]~feeder , inst4|regfile[10][28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][28] , inst4|regfile[10][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][28]~feeder , inst4|regfile[11][28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][28] , inst4|regfile[11][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][28] , inst4|regfile[9][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~5 , inst4|Mux3~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~9 , inst4|Mux3~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][28] , inst4|regfile[30][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][28] , inst4|regfile[26][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][28]~DUPLICATE , inst4|regfile[22][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][28] , inst4|regfile[18][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~2 , inst4|Mux3~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][28] , inst4|regfile[31][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][28]~DUPLICATE , inst4|regfile[23][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][28] , inst4|regfile[27][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][28] , inst4|regfile[19][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~3 , inst4|Mux3~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][28] , inst4|regfile[16][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][28] , inst4|regfile[28][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][28]~feeder , inst4|regfile[24][28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][28] , inst4|regfile[24][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][28] , inst4|regfile[20][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~0 , inst4|Mux3~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][28] , inst4|regfile[21][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][28]~feeder , inst4|regfile[17][28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][28] , inst4|regfile[17][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][28]~feeder , inst4|regfile[25][28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][28] , inst4|regfile[25][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][28] , inst4|regfile[29][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~1 , inst4|Mux3~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~4 , inst4|Mux3~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux3~10 , inst4|Mux3~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[28] , inst4|data_out_1[28], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~7 , inst7|Selector3~7, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[28]~32 , inst32|data[28]~32, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[28]~23 , inst32|data[28]~23, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[28] , inst22|data_out1[28], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[28]~25 , inst14|data_out1[28]~25, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~6 , inst7|Selector3~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector3~8 , inst7|Selector3~8, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[28]~DUPLICATE , inst23|result_out[28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[28]~feeder , inst24|result_out[28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[28] , inst24|result_out[28], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][28] , inst4|regfile[0][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][28] , inst4|regfile[3][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][28] , inst4|regfile[2][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][28] , inst4|regfile[1][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~6 , inst4|Mux35~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~5 , inst4|Mux35~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][28] , inst4|regfile[15][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][28]~DUPLICATE , inst4|regfile[12][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][28]~DUPLICATE , inst4|regfile[14][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~7 , inst4|Mux35~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][28] , inst4|regfile[4][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~8 , inst4|Mux35~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~9 , inst4|Mux35~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][28]~DUPLICATE , inst4|regfile[16][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~0 , inst4|Mux35~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][28]~DUPLICATE , inst4|regfile[25][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][28]~DUPLICATE , inst4|regfile[17][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~1 , inst4|Mux35~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][28] , inst4|regfile[22][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~2 , inst4|Mux35~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][28] , inst4|regfile[23][28], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~3 , inst4|Mux35~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~4 , inst4|Mux35~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux35~10 , inst4|Mux35~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[28] , inst4|data_out_2[28], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[28] , inst22|data_out2[28], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[28]~11 , inst14|data_out2[28]~11, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~2 , inst7|ShiftRight1~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector19~2 , inst7|Selector19~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector19~3 , inst7|Selector19~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector19~0 , inst7|Selector19~0, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[12]~DUPLICATE , inst23|result_out[12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~138 , inst7|Add0~138, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[11]~19 , inst14|data_out1[11]~19, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[11]~DUPLICATE , inst23|result_out[11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[11] , inst24|result_out[11], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][11] , inst4|regfile[5][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][11]~feeder , inst4|regfile[6][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][11] , inst4|regfile[6][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][11]~DUPLICATE , inst4|regfile[4][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][11]~DUPLICATE , inst4|regfile[7][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~8 , inst4|Mux20~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][11] , inst4|regfile[14][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][11] , inst4|regfile[15][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][11] , inst4|regfile[13][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][11] , inst4|regfile[12][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~7 , inst4|Mux20~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][11]~28 , inst4|regfile[1][11]~28, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][11] , inst4|regfile[1][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][11] , inst4|regfile[2][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][11] , inst4|regfile[0][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][11] , inst4|regfile[3][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~6 , inst4|Mux20~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][11] , inst4|regfile[10][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][11] , inst4|regfile[11][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][11] , inst4|regfile[9][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][11] , inst4|regfile[8][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~5 , inst4|Mux20~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~9 , inst4|Mux20~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][11]~feeder , inst4|regfile[27][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][11] , inst4|regfile[27][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][11] , inst4|regfile[19][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][11] , inst4|regfile[23][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][11] , inst4|regfile[31][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~3 , inst4|Mux20~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][11]~feeder , inst4|regfile[30][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][11] , inst4|regfile[30][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][11]~feeder , inst4|regfile[22][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][11] , inst4|regfile[22][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][11] , inst4|regfile[26][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][11]~feeder , inst4|regfile[18][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][11] , inst4|regfile[18][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~2 , inst4|Mux20~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][11] , inst4|regfile[24][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][11] , inst4|regfile[28][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][11]~feeder , inst4|regfile[16][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][11] , inst4|regfile[16][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][11] , inst4|regfile[20][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~0 , inst4|Mux20~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][11] , inst4|regfile[29][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][11] , inst4|regfile[21][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][11] , inst4|regfile[17][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][11]~feeder , inst4|regfile[25][11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][11] , inst4|regfile[25][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~1 , inst4|Mux20~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~4 , inst4|Mux20~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux20~10 , inst4|Mux20~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[11] , inst4|data_out_1[11], MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[11]~50 , inst32|data[11]~50, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[11]~DUPLICATE , inst22|data_out1[11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~162 , inst7|Add0~162, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~117 , inst7|Add0~117, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~17 , inst7|Add0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector19~1 , inst7|Selector19~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector19~4 , inst7|Selector19~4, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[12] , inst23|result_out[12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][12] , inst4|regfile[11][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][12]~DUPLICATE , inst4|regfile[10][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~5 , inst4|Mux51~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~6 , inst4|Mux51~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~8 , inst4|Mux51~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~7 , inst4|Mux51~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~9 , inst4|Mux51~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][12]~DUPLICATE , inst4|regfile[20][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~0 , inst4|Mux51~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~2 , inst4|Mux51~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][12] , inst4|regfile[31][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~3 , inst4|Mux51~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~1 , inst4|Mux51~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~4 , inst4|Mux51~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux51~10 , inst4|Mux51~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[12] , inst4|data_out_2[12], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[12] , inst22|data_out2[12], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[12]~22 , inst14|data_out2[12]~22, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~1 , inst7|Selector18~1, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[13]~21 , inst32|data[13]~21, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[13] , inst22|data_out1[13], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[13]~23 , inst14|data_out1[13]~23, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~2 , inst7|Selector18~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~3 , inst7|Selector18~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~4 , inst7|Selector18~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~5 , inst7|Selector18~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector18~6 , inst7|Selector18~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[13]~DUPLICATE , inst23|result_out[13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~5 , inst4|Mux50~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][13] , inst4|regfile[2][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][13] , inst4|regfile[0][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~6 , inst4|Mux50~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][13] , inst4|regfile[4][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][13]~DUPLICATE , inst4|regfile[7][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~8 , inst4|Mux50~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~7 , inst4|Mux50~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~9 , inst4|Mux50~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][13]~DUPLICATE , inst4|regfile[27][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][13]~DUPLICATE , inst4|regfile[19][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~3 , inst4|Mux50~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][13]~DUPLICATE , inst4|regfile[17][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~1 , inst4|Mux50~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][13]~DUPLICATE , inst4|regfile[26][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][13]~DUPLICATE , inst4|regfile[30][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~2 , inst4|Mux50~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][13] , inst4|regfile[28][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][13]~DUPLICATE , inst4|regfile[20][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~0 , inst4|Mux50~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~4 , inst4|Mux50~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux50~10 , inst4|Mux50~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[13] , inst4|data_out_2[13], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[13] , inst22|data_out2[13], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[13]~23 , inst14|data_out2[13]~23, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~37 , inst7|ShiftLeft0~37, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~48 , inst7|ShiftLeft0~48, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~46 , inst7|ShiftLeft0~46, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~47 , inst7|ShiftLeft0~47, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~1 , inst7|Selector0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~3 , inst7|Selector0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~5 , inst7|Selector0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~109 , inst7|Add0~109, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~0 , inst7|Selector0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~6 , inst7|Selector0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[31] , inst23|result_out[31], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[31] , inst24|result_out[31], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][31] , inst4|regfile[9][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~5 , inst4|Mux32~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~6 , inst4|Mux32~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][31] , inst4|regfile[12][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][31] , inst4|regfile[13][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~7 , inst4|Mux32~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][31] , inst4|regfile[4][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~8 , inst4|Mux32~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~9 , inst4|Mux32~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][31] , inst4|regfile[21][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][31] , inst4|regfile[17][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~1 , inst4|Mux32~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][31]~DUPLICATE , inst4|regfile[28][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~0 , inst4|Mux32~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][31] , inst4|regfile[22][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][31]~DUPLICATE , inst4|regfile[26][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][31]~DUPLICATE , inst4|regfile[30][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~2 , inst4|Mux32~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][31] , inst4|regfile[23][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][31] , inst4|regfile[19][31], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][31]~DUPLICATE , inst4|regfile[27][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~3 , inst4|Mux32~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~4 , inst4|Mux32~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux32~10 , inst4|Mux32~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[31] , inst4|data_out_2[31], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[31] , inst22|data_out2[31], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[31]~13 , inst14|data_out2[31]~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector11~5 , inst7|Selector11~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~8 , inst7|ShiftRight1~8, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~1 , inst7|ShiftRight0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~9 , inst7|ShiftLeft0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~10 , inst7|ShiftLeft0~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector15~6 , inst7|Selector15~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector15~0 , inst7|Selector15~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector15~2 , inst7|Selector15~2, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[16] , inst23|result_out[16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~8 , inst4|Mux47~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][16]~DUPLICATE , inst4|regfile[3][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][16]~DUPLICATE , inst4|regfile[2][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][16] , inst4|regfile[1][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~6 , inst4|Mux47~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~7 , inst4|Mux47~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][16]~DUPLICATE , inst4|regfile[11][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~5 , inst4|Mux47~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~9 , inst4|Mux47~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][16] , inst4|regfile[17][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~1 , inst4|Mux47~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~3 , inst4|Mux47~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][16] , inst4|regfile[16][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~0 , inst4|Mux47~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][16]~DUPLICATE , inst4|regfile[18][16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][16] , inst4|regfile[22][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~2 , inst4|Mux47~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~4 , inst4|Mux47~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux47~10 , inst4|Mux47~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[16] , inst4|data_out_2[16], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[16]~DUPLICATE , inst22|data_out2[16]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[16]~26 , inst14|data_out2[16]~26, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~6 , inst7|ShiftLeft0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~5 , inst7|Selector7~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~6 , inst7|Selector7~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~7 , inst7|Selector7~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~13 , inst7|Selector7~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~12 , inst7|Selector7~12, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[24]~DUPLICATE , inst23|result_out[24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~2 , inst4|Mux39~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][24] , inst4|regfile[16][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][24]~DUPLICATE , inst4|regfile[20][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][24]~DUPLICATE , inst4|regfile[28][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~0 , inst4|Mux39~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][24] , inst4|regfile[21][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~1 , inst4|Mux39~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][24] , inst4|regfile[23][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~3 , inst4|Mux39~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~4 , inst4|Mux39~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~6 , inst4|Mux39~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~8 , inst4|Mux39~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~5 , inst4|Mux39~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~7 , inst4|Mux39~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~9 , inst4|Mux39~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux39~10 , inst4|Mux39~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[24] , inst4|data_out_2[24], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[24] , inst22|data_out2[24], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[24]~6 , inst14|data_out2[24]~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~30 , inst7|ShiftRight1~30, MIPS_PipelinedCPU, 1
instance = comp, \inst22|sign_ext_out[10] , inst22|sign_ext_out[10], MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~20 , inst7|ShiftRight0~20, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight0~21 , inst7|ShiftRight0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector20~2 , inst7|Selector20~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~49 , inst7|ShiftLeft0~49, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector20~3 , inst7|Selector20~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector20~4 , inst7|Selector20~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~37 , inst7|ShiftRight1~37, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~38 , inst7|ShiftRight1~38, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector20~5 , inst7|Selector20~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector20~0 , inst7|Selector20~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector20~1 , inst7|Selector20~1, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[11] , inst23|result_out[11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~1 , inst4|Mux52~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][11]~DUPLICATE , inst4|regfile[18][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~2 , inst4|Mux52~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][11]~DUPLICATE , inst4|regfile[24][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][11]~DUPLICATE , inst4|regfile[20][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~0 , inst4|Mux52~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][11]~DUPLICATE , inst4|regfile[19][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][11]~DUPLICATE , inst4|regfile[27][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~3 , inst4|Mux52~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~4 , inst4|Mux52~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~6 , inst4|Mux52~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~7 , inst4|Mux52~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][11] , inst4|regfile[4][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][11] , inst4|regfile[7][11], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][11]~DUPLICATE , inst4|regfile[6][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~8 , inst4|Mux52~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~5 , inst4|Mux52~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~9 , inst4|Mux52~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux52~10 , inst4|Mux52~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[11] , inst4|data_out_2[11], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[11] , inst22|data_out2[11], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[11]~21 , inst14|data_out2[11]~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~5 , inst7|ShiftRight1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~4 , inst7|ShiftRight1~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~10 , inst7|ShiftRight1~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~0 , inst7|Selector31~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~1 , inst7|Selector31~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~4 , inst7|Selector31~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~26 , inst7|LessThan0~26, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~31 , inst7|LessThan0~31, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~21 , inst7|LessThan0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~22 , inst7|LessThan0~22, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~30 , inst7|LessThan0~30, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~20 , inst7|LessThan0~20, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~27 , inst7|LessThan0~27, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~5 , inst7|Selector31~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~17 , inst7|LessThan0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~4 , inst7|LessThan0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~1 , inst7|LessThan0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~0 , inst7|LessThan0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~2 , inst7|LessThan0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~3 , inst7|LessThan0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~23 , inst7|LessThan0~23, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~24 , inst7|LessThan0~24, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[4] , inst22|data_out1[4], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[4]~0 , inst14|data_out1[4]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~7 , inst7|LessThan0~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~8 , inst7|LessThan0~8, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[3]~12 , inst14|data_out1[3]~12, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~5 , inst7|LessThan0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~6 , inst7|LessThan0~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~15 , inst7|LessThan0~15, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~9 , inst7|LessThan0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~10 , inst7|LessThan0~10, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~11 , inst7|LessThan0~11, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~12 , inst7|LessThan0~12, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~13 , inst7|LessThan0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~14 , inst7|LessThan0~14, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~16 , inst7|LessThan0~16, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~29 , inst7|LessThan0~29, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~18 , inst7|LessThan0~18, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~28 , inst7|LessThan0~28, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~19 , inst7|LessThan0~19, MIPS_PipelinedCPU, 1
instance = comp, \inst7|LessThan0~25 , inst7|LessThan0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~6 , inst7|Selector31~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~7 , inst7|Selector31~7, MIPS_PipelinedCPU, 1
instance = comp, \inst32|data[0]~54 , inst32|data[0]~54, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[0] , inst22|data_out1[0], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Add0~131 , inst7|Add0~131, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector30~4 , inst7|Selector30~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector30~0 , inst7|Selector30~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftRight1~16 , inst7|ShiftRight1~16, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector30~1 , inst7|Selector30~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector30~2 , inst7|Selector30~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector30~5 , inst7|Selector30~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[1]~feeder , inst23|result_out[1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[1]~DUPLICATE , inst23|result_out[1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[1] , inst24|result_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][1] , inst4|regfile[15][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][1] , inst4|regfile[13][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~7 , inst4|Mux62~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~6 , inst4|Mux62~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~5 , inst4|Mux62~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~8 , inst4|Mux62~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~9 , inst4|Mux62~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~2 , inst4|Mux62~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~3 , inst4|Mux62~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][1] , inst4|regfile[16][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~0 , inst4|Mux62~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][1]~DUPLICATE , inst4|regfile[29][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][1]~DUPLICATE , inst4|regfile[21][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~1 , inst4|Mux62~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~4 , inst4|Mux62~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux62~10 , inst4|Mux62~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[1] , inst4|data_out_2[1], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[1] , inst22|data_out2[1], MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out2[1]~33 , inst14|data_out2[1]~33, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~15 , inst7|ShiftLeft0~15, MIPS_PipelinedCPU, 1
instance = comp, \inst7|ShiftLeft0~19 , inst7|ShiftLeft0~19, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector26~3 , inst7|Selector26~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector26~0 , inst7|Selector26~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector26~1 , inst7|Selector26~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector26~4 , inst7|Selector26~4, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[5] , inst23|result_out[5], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[5]~DUPLICATE , inst24|result_out[5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[5] , inst1|result[5], MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[4]~DUPLICATE , inst1|result[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~109 , inst5|Add0~109, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~1 , inst5|Add0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~37 , inst5|Add0~37, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[5]~DUPLICATE , inst1|result[5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[5]~_wirecell , inst1|result[5]~_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[13] , inst13|ins_out[13], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[14] , inst13|ins_out[14], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[11] , inst13|ins_out[11], MIPS_PipelinedCPU, 1
instance = comp, \inst17|always0~2 , inst17|always0~2, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[5]~feeder , inst13|ins_out[5]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[5] , inst13|ins_out[5], MIPS_PipelinedCPU, 1
instance = comp, \inst17|Equal3~1 , inst17|Equal3~1, MIPS_PipelinedCPU, 1
instance = comp, \inst17|always0~3 , inst17|always0~3, MIPS_PipelinedCPU, 1
instance = comp, \inst17|ALUop[5] , inst17|ALUop[5], MIPS_PipelinedCPU, 1
instance = comp, \inst11|out[5] , inst11|out[5], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~4 , inst7|Selector24~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~6 , inst7|Selector24~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector27~0 , inst7|Selector27~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector27~1 , inst7|Selector27~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector27~2 , inst7|Selector27~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector27~3 , inst7|Selector27~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector27~4 , inst7|Selector27~4, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[4] , inst23|result_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[4] , inst24|result_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[4] , inst1|result[4], MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[4]~_wirecell , inst1|result[4]~_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[0] , inst13|ins_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst17|Equal3~0 , inst17|Equal3~0, MIPS_PipelinedCPU, 1
instance = comp, \inst17|always0~1 , inst17|always0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst17|ALUop[0] , inst17|ALUop[0], MIPS_PipelinedCPU, 1
instance = comp, \inst11|out[0] , inst11|out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~5 , inst7|Selector24~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector24~7 , inst7|Selector24~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector28~3 , inst7|Selector28~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector28~4 , inst7|Selector28~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector28~0 , inst7|Selector28~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector28~1 , inst7|Selector28~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector28~2 , inst7|Selector28~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector28~5 , inst7|Selector28~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[3] , inst23|result_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[3] , inst24|result_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[3] , inst1|result[3], MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[3]~_wirecell , inst1|result[3]~_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[14]~DUPLICATE , inst13|ins_out[14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[3]~feeder , inst22|ins2_out[3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[3] , inst22|ins2_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[3] , inst23|write_addr_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[25] , inst22|full_ins_out[25], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[24] , inst22|full_ins_out[24], MIPS_PipelinedCPU, 1
instance = comp, \inst14|Equal0~1 , inst14|Equal0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[2]~13 , inst14|data_out1[2]~13, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector29~3 , inst7|Selector29~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector29~4 , inst7|Selector29~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector29~0 , inst7|Selector29~0, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector29~1 , inst7|Selector29~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector29~2 , inst7|Selector29~2, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector29~5 , inst7|Selector29~5, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[2] , inst23|result_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[2] , inst24|result_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[2] , inst1|result[2], MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[2]~_wirecell , inst1|result[2]~_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[3] , inst13|ins_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst17|comb~1 , inst17|comb~1, MIPS_PipelinedCPU, 1
instance = comp, \inst17|jump_register , inst17|jump_register, MIPS_PipelinedCPU, 1
instance = comp, \inst16|out , inst16|out, MIPS_PipelinedCPU, 1
instance = comp, \inst21|out , inst21|out, MIPS_PipelinedCPU, 1
instance = comp, \inst25|out , inst25|out, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[1]~DUPLICATE , inst1|result[1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[1]~_wirecell , inst1|result[1]~_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[23]~feeder , inst13|ins_out[23]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[23] , inst13|ins_out[23], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[23] , inst22|full_ins_out[23], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[21] , inst22|full_ins_out[21], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[0] , inst23|write_addr_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst22|full_ins_out[22] , inst22|full_ins_out[22], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_addr_out[2] , inst23|write_addr_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst14|Equal0~0 , inst14|Equal0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst14|data_out1[0]~1 , inst14|data_out1[0]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector31~8 , inst7|Selector31~8, MIPS_PipelinedCPU, 1
instance = comp, \inst23|result_out[0] , inst23|result_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[0] , inst24|result_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[0]~DUPLICATE , inst1|result[0]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[0]~_wirecell , inst1|result[0]~_wirecell, MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[31] , inst13|ins_out[31], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[28] , inst13|ins_out[28], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[30] , inst13|ins_out[30], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[29] , inst13|ins_out[29], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[26] , inst13|ins_out[26], MIPS_PipelinedCPU, 1
instance = comp, \inst13|ins_out[27] , inst13|ins_out[27], MIPS_PipelinedCPU, 1
instance = comp, \inst17|always0~0 , inst17|always0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst17|write_back[1]~0 , inst17|write_back[1]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst17|comb~0 , inst17|comb~0, MIPS_PipelinedCPU, 1
instance = comp, \inst17|write_back[0] , inst17|write_back[0], MIPS_PipelinedCPU, 1
instance = comp, \inst22|wb_out[0] , inst22|wb_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_back_out[0]~feeder , inst23|write_back_out[0]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|write_back_out[0] , inst23|write_back_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst24|write_back_out[0]~feeder , inst24|write_back_out[0]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst24|write_back_out[0] , inst24|write_back_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[18] , inst24|result_out[18], MIPS_PipelinedCPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0 , inst15|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][18] , inst4|regfile[30][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][18]~DUPLICATE , inst4|regfile[22][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][18]~DUPLICATE , inst4|regfile[26][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~2 , inst4|Mux77~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][18]~DUPLICATE , inst4|regfile[21][18]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~1 , inst4|Mux77~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~3 , inst4|Mux77~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~0 , inst4|Mux77~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~4 , inst4|Mux77~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_sw[4] , inst|inst|reg_sw[4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~5 , inst4|Mux77~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~7 , inst4|Mux77~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~8 , inst4|Mux77~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][18] , inst4|regfile[3][18], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~6 , inst4|Mux77~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~9 , inst4|Mux77~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux77~10 , inst4|Mux77~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[18] , inst4|data_out_debug[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~2 , inst|inst|Selector211~2, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[7] , inst24|result_out[7], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~69 , inst5|Add0~69, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[6] , inst1|result[6], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~117 , inst5|Add0~117, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[7] , inst1|result[7], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~17 , inst5|Add0~17, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[8]~DUPLICATE , inst1|result[8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~33 , inst5|Add0~33, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[9] , inst1|result[9], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~65 , inst5|Add0~65, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[10] , inst1|result[10], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~113 , inst5|Add0~113, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[11] , inst1|result[11], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~13 , inst5|Add0~13, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[12]~DUPLICATE , inst1|result[12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~41 , inst5|Add0~41, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[13] , inst1|result[13], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~73 , inst5|Add0~73, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[14]~DUPLICATE , inst1|result[14]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~121 , inst5|Add0~121, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[15] , inst1|result[15], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~9 , inst5|Add0~9, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[16] , inst1|result[16], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~45 , inst5|Add0~45, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[17] , inst1|result[17], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~77 , inst5|Add0~77, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[18] , inst1|result[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~6 , inst|inst|Selector211~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal61~0 , inst|inst|Equal61~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|reg_index[15] , inst|inst|reg_index[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~57 , inst|inst|Add1~57, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~101 , inst|inst|Add1~101, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~13 , inst|inst|Add1~13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~25 , inst|inst|Add1~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~53 , inst|inst|Add1~53, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~97 , inst|inst|Add1~97, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~9 , inst|inst|Add1~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~33 , inst|inst|Add1~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~61 , inst|inst|Add1~61, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~105 , inst|inst|Add1~105, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~5 , inst|inst|Add1~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~37 , inst|inst|Add1~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~65 , inst|inst|Add1~65, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~1 , inst|inst|Selector211~1, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[3] , inst23|data2_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[0]~0 , inst|inst|mem_sw[0]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[0] , inst|inst|mem_sw[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[1] , inst|inst|mem_sw[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[2] , inst|inst|mem_sw[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[3] , inst|inst|mem_sw[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[4] , inst|inst|mem_sw[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw~1 , inst|inst|mem_sw~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw~2 , inst|inst|mem_sw~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_sw[5] , inst|inst|mem_sw[5], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[7] , inst23|data2_out[7], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[11]~feeder , inst23|data2_out[11]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[11] , inst23|data2_out[11], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[15]~feeder , inst23|data2_out[15]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[15] , inst23|data2_out[15], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[18] , inst23|data2_out[18], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[19] , inst23|data2_out[19], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[22]~feeder , inst23|data2_out[22]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[22] , inst23|data2_out[22], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[23] , inst23|data2_out[23], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[26] , inst22|data_out2[26], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[26]~feeder , inst23|data2_out[26]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[26] , inst23|data2_out[26], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[27] , inst23|data2_out[27], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[30] , inst23|data2_out[30], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[31] , inst23|data2_out[31], MIPS_PipelinedCPU, 1
instance = comp, \inst2|altsyncram_component|auto_generated|ram_block1a3 , inst2|altsyncram_component|auto_generated|ram_block1a3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data~5 , inst|inst|data~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~7 , inst|inst|Selector211~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~0 , inst|inst|Selector211~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal52~0 , inst|inst|Equal52~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~4 , inst|inst|Selector211~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~3 , inst|inst|Selector211~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[18] , inst4|data_out_1[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Equal53~1 , inst|inst|Equal53~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~5 , inst|inst|Selector211~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector211~8 , inst|inst|Selector211~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr127~0 , inst|inst|WideOr127~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[4]~4 , inst|inst|data[4]~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[18] , inst|inst|data[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~33 , inst|inst|hex_buffer~33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][2] , inst|inst|hex_buffer[4][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector33~0 , inst|inst|Selector33~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~35 , inst|inst|hex_buffer~35, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][2]~DUPLICATE , inst|inst|hex_buffer[4][2]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~8 , inst4|Mux69~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~6 , inst4|Mux69~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][26] , inst4|regfile[11][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~5 , inst4|Mux69~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][26] , inst4|regfile[14][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~7 , inst4|Mux69~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~9 , inst4|Mux69~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][26] , inst4|regfile[27][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][26] , inst4|regfile[19][26], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~3 , inst4|Mux69~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][26]~DUPLICATE , inst4|regfile[30][26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~2 , inst4|Mux69~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~1 , inst4|Mux69~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~0 , inst4|Mux69~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~4 , inst4|Mux69~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux69~10 , inst4|Mux69~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[26] , inst4|data_out_debug[26], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[26] , inst22|data_out1[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~2 , inst|inst|Selector203~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~81 , inst|inst|Add1~81, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~1 , inst|inst|Add1~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~45 , inst|inst|Add1~45, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~73 , inst|inst|Add1~73, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~89 , inst|inst|Add1~89, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~21 , inst|inst|Add1~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~41 , inst|inst|Add1~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~69 , inst|inst|Add1~69, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~1 , inst|inst|Selector203~1, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~93 , inst5|Add0~93, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[19] , inst1|result[19], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~5 , inst5|Add0~5, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[20] , inst1|result[20], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~53 , inst5|Add0~53, MIPS_PipelinedCPU, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[21] , inst1|result[21], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~85 , inst5|Add0~85, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[22] , inst1|result[22], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~101 , inst5|Add0~101, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[23] , inst1|result[23], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~25 , inst5|Add0~25, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[24] , inst1|result[24], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~49 , inst5|Add0~49, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[25] , inst1|result[25], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~81 , inst5|Add0~81, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[26] , inst1|result[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~6 , inst|inst|Selector203~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~7 , inst|inst|Selector203~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~0 , inst|inst|Selector203~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~3 , inst|inst|Selector203~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[26]~DUPLICATE , inst4|data_out_2[26]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~4 , inst|inst|Selector203~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[26] , inst4|data_out_1[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~5 , inst|inst|Selector203~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector203~8 , inst|inst|Selector203~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[26] , inst|inst|data[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~24 , inst|inst|hex_buffer~24, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~36 , inst|inst|hex_buffer~36, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~37 , inst|inst|hex_buffer~37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][2] , inst|inst|hex_buffer[6][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~40 , inst|inst|hex_buffer~40, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~97 , inst5|Add0~97, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[27] , inst1|result[27], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~21 , inst5|Add0~21, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[28] , inst1|result[28], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~57 , inst5|Add0~57, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[29] , inst1|result[29], MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~89 , inst5|Add0~89, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[30] , inst1|result[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~6 , inst|inst|Selector199~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][30]~DUPLICATE , inst4|regfile[1][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][30]~DUPLICATE , inst4|regfile[2][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~6 , inst4|Mux65~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[4][30]~DUPLICATE , inst4|regfile[4][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][30]~DUPLICATE , inst4|regfile[5][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~8 , inst4|Mux65~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~5 , inst4|Mux65~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~7 , inst4|Mux65~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~9 , inst4|Mux65~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][30]~DUPLICATE , inst4|regfile[21][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][30]~DUPLICATE , inst4|regfile[25][30]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~1 , inst4|Mux65~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~3 , inst4|Mux65~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~2 , inst4|Mux65~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~0 , inst4|Mux65~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~4 , inst4|Mux65~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux65~10 , inst4|Mux65~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[30] , inst4|data_out_debug[30], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[30] , inst22|data_out1[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~2 , inst|inst|Selector199~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~85 , inst|inst|Add1~85, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~17 , inst|inst|Add1~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~49 , inst|inst|Add1~49, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~77 , inst|inst|Add1~77, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~1 , inst|inst|Selector199~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~7 , inst|inst|Selector199~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~3 , inst|inst|Selector199~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~4 , inst|inst|Selector199~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[30] , inst4|data_out_1[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~5 , inst|inst|Selector199~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~0 , inst|inst|Selector199~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector199~8 , inst|inst|Selector199~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[30] , inst|inst|data[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~41 , inst|inst|hex_buffer~41, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][2] , inst|inst|hex_buffer[7][2], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~5 , inst4|Mux73~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][22] , inst4|regfile[5][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][22] , inst4|regfile[7][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][22] , inst4|regfile[6][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~8 , inst4|Mux73~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~6 , inst4|Mux73~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~7 , inst4|Mux73~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~9 , inst4|Mux73~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~3 , inst4|Mux73~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~0 , inst4|Mux73~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~1 , inst4|Mux73~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][22]~DUPLICATE , inst4|regfile[22][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][22]~DUPLICATE , inst4|regfile[30][22]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][22] , inst4|regfile[26][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][22] , inst4|regfile[18][22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~2 , inst4|Mux73~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~4 , inst4|Mux73~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux73~10 , inst4|Mux73~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[22] , inst4|data_out_debug[22], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[22] , inst22|data_out1[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~0 , inst|inst|Selector207~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~6 , inst|inst|Selector207~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~7 , inst|inst|Selector207~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~4 , inst|inst|Selector207~4, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector9~5 , inst7|Selector9~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~5 , inst|inst|Selector207~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~2 , inst|inst|Selector207~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~1 , inst|inst|Selector207~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[22] , inst4|data_out_1[22], MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[22] , inst4|data_out_2[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~3 , inst|inst|Selector207~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector207~8 , inst|inst|Selector207~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[22] , inst|inst|data[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~38 , inst|inst|hex_buffer~38, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~39 , inst|inst|hex_buffer~39, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][2] , inst|inst|hex_buffer[5][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux21~2 , inst|inst|Mux21~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux21~3 , inst|inst|Mux21~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector19~0 , inst|inst|Selector19~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector19~1 , inst|inst|Selector19~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][2]~feeder , inst|inst|hex_buffer[2][2]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~3 , inst|inst|Selector225~3, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[0] , inst23|data2_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[1] , inst23|data2_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[2] , inst23|data2_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[4]~DUPLICATE , inst22|data_out2[4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[4] , inst23|data2_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[5] , inst23|data2_out[5], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[6] , inst22|data_out2[6], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[6] , inst23|data2_out[6], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[8] , inst23|data2_out[8], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[9] , inst23|data2_out[9], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[10] , inst22|data_out2[10], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[10]~feeder , inst23|data2_out[10]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[10] , inst23|data2_out[10], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[12] , inst23|data2_out[12], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[13] , inst23|data2_out[13], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[14] , inst23|data2_out[14], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[16] , inst22|data_out2[16], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[16] , inst23|data2_out[16], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out2[17]~DUPLICATE , inst22|data_out2[17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[17] , inst23|data2_out[17], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[20] , inst23|data2_out[20], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[21] , inst23|data2_out[21], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[24]~feeder , inst23|data2_out[24]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[24] , inst23|data2_out[24], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[25] , inst23|data2_out[25], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[28]~feeder , inst23|data2_out[28]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[28] , inst23|data2_out[28], MIPS_PipelinedCPU, 1
instance = comp, \inst23|data2_out[29] , inst23|data2_out[29], MIPS_PipelinedCPU, 1
instance = comp, \inst2|altsyncram_component|auto_generated|ram_block1a0 , inst2|altsyncram_component|auto_generated|ram_block1a0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~2 , inst|inst|Selector219~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~3 , inst|inst|Selector219~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~4 , inst|inst|Selector219~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][10]~DUPLICATE , inst4|regfile[13][10]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][10] , inst4|regfile[14][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~7 , inst4|Mux85~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~5 , inst4|Mux85~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~8 , inst4|Mux85~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~6 , inst4|Mux85~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~9 , inst4|Mux85~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~2 , inst4|Mux85~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][10] , inst4|regfile[17][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~1 , inst4|Mux85~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][10] , inst4|regfile[16][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][10] , inst4|regfile[20][10], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~0 , inst4|Mux85~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~3 , inst4|Mux85~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~4 , inst4|Mux85~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux85~10 , inst4|Mux85~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[10] , inst4|data_out_debug[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~6 , inst|inst|Selector219~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~7 , inst|inst|Selector219~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~0 , inst|inst|Selector219~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~1 , inst|inst|Selector219~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~5 , inst|inst|Selector219~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector219~8 , inst|inst|Selector219~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[10] , inst|inst|data[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][2] , inst|inst|hex_buffer[2][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~5 , inst|inst|Selector223~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~0 , inst|inst|Selector223~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~7 , inst4|Mux89~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][6]~DUPLICATE , inst4|regfile[9][6]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~5 , inst4|Mux89~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~6 , inst4|Mux89~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~8 , inst4|Mux89~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~9 , inst4|Mux89~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~3 , inst4|Mux89~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~0 , inst4|Mux89~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~2 , inst4|Mux89~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~1 , inst4|Mux89~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~4 , inst4|Mux89~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux89~10 , inst4|Mux89~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[6] , inst4|data_out_debug[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~6 , inst|inst|Selector223~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~7 , inst|inst|Selector223~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~1 , inst|inst|Selector223~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~3 , inst|inst|Selector223~3, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[6] , inst24|result_out[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~2 , inst|inst|Selector223~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~4 , inst|inst|Selector223~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector223~8 , inst|inst|Selector223~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[6] , inst|inst|data[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~30 , inst|inst|hex_buffer~30, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~31 , inst|inst|hex_buffer~31, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][2] , inst|inst|hex_buffer[1][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~19 , inst|inst|hex_buffer~19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector26~1 , inst|inst|Selector26~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~5 , inst4|Mux81~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~7 , inst4|Mux81~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][14] , inst4|regfile[6][14], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~8 , inst4|Mux81~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~6 , inst4|Mux81~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~9 , inst4|Mux81~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~1 , inst4|Mux81~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~0 , inst4|Mux81~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~2 , inst4|Mux81~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~3 , inst4|Mux81~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~4 , inst4|Mux81~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux81~10 , inst4|Mux81~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[14] , inst4|data_out_debug[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~5 , inst|inst|Selector215~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~6 , inst|inst|Selector215~6, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[14] , inst1|result[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~4 , inst|inst|Selector215~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~3 , inst|inst|Selector215~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~1 , inst|inst|Selector215~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~0 , inst|inst|Selector215~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~2 , inst|inst|Selector215~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector215~7 , inst|inst|Selector215~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[14] , inst|inst|data[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~32 , inst|inst|hex_buffer~32, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][2] , inst|inst|hex_buffer[3][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector5~0 , inst|inst|Selector5~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~0 , inst|inst|Selector227~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~6 , inst|inst|Selector227~6, MIPS_PipelinedCPU, 1
instance = comp, \inst22|ins2_out[2] , inst22|ins2_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~4 , inst|inst|Selector227~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][2]__3|auto_generated|ram_block1a0 , inst4|regfile[0][2]__3|auto_generated|ram_block1a0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~5 , inst|inst|Selector227~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~7 , inst|inst|Selector227~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~2 , inst|inst|Selector227~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~1 , inst|inst|Selector227~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~3 , inst|inst|Selector227~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector227~8 , inst|inst|Selector227~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[2] , inst|inst|data[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~29 , inst|inst|hex_buffer~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][2] , inst|inst|hex_buffer[0][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux21~1 , inst|inst|Mux21~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector75~0 , inst|inst|Selector75~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][2] , inst|inst|hex_buffer[10][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector61~0 , inst|inst|Selector61~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][1]~17 , inst|inst|hex_buffer[8][1]~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][2] , inst|inst|hex_buffer[8][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector68~0 , inst|inst|Selector68~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector68~1 , inst|inst|Selector68~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][2] , inst|inst|hex_buffer[9][2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux21~0 , inst|inst|Mux21~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux21~4 , inst|inst|Mux21~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[2]~DUPLICATE , inst|inst|hex_digit[2]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector4~0 , inst|inst|Selector4~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~5 , inst|inst|Selector226~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~0 , inst4|Mux92~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~3 , inst4|Mux92~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~1 , inst4|Mux92~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~2 , inst4|Mux92~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~4 , inst4|Mux92~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][3] , inst4|regfile[15][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~7 , inst4|Mux92~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~6 , inst4|Mux92~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~5 , inst4|Mux92~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~8 , inst4|Mux92~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~9 , inst4|Mux92~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux92~10 , inst4|Mux92~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[3] , inst4|data_out_debug[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~7 , inst|inst|Selector226~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~6 , inst|inst|Selector226~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~8 , inst|inst|Selector226~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~9 , inst|inst|Selector226~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~0 , inst|inst|Selector226~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~1 , inst|inst|Selector226~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~2 , inst|inst|Selector226~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~3 , inst|inst|Selector226~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~4 , inst|inst|Selector226~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector226~10 , inst|inst|Selector226~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[3] , inst|inst|data[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~44 , inst|inst|hex_buffer~44, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][3] , inst|inst|hex_buffer[0][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector11~0 , inst|inst|Selector11~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][3]~feeder , inst|inst|hex_buffer[1][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][7] , inst4|regfile[10][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~5 , inst4|Mux88~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~6 , inst4|Mux88~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~8 , inst4|Mux88~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~7 , inst4|Mux88~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~9 , inst4|Mux88~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][7] , inst4|regfile[25][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][7] , inst4|regfile[21][7], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~1 , inst4|Mux88~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~3 , inst4|Mux88~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][7]~DUPLICATE , inst4|regfile[20][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~0 , inst4|Mux88~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[18][7]~DUPLICATE , inst4|regfile[18][7]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~2 , inst4|Mux88~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~4 , inst4|Mux88~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux88~10 , inst4|Mux88~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[7] , inst4|data_out_debug[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~6 , inst|inst|Selector222~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~7 , inst|inst|Selector222~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~0 , inst|inst|Selector222~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~5 , inst|inst|Selector222~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~1 , inst|inst|Selector222~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~3 , inst|inst|Selector222~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~2 , inst|inst|Selector222~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~4 , inst|inst|Selector222~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector222~8 , inst|inst|Selector222~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[7] , inst|inst|data[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][3] , inst|inst|hex_buffer[1][3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[7][15] , inst4|regfile[7][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~8 , inst4|Mux80~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][15] , inst4|regfile[0][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][15]~DUPLICATE , inst4|regfile[2][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~6 , inst4|Mux80~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~5 , inst4|Mux80~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~7 , inst4|Mux80~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~9 , inst4|Mux80~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~0 , inst4|Mux80~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][15] , inst4|regfile[30][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~2 , inst4|Mux80~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][15]~DUPLICATE , inst4|regfile[31][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][15]~DUPLICATE , inst4|regfile[23][15]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~3 , inst4|Mux80~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][15] , inst4|regfile[25][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][15] , inst4|regfile[29][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[17][15] , inst4|regfile[17][15], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~1 , inst4|Mux80~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~4 , inst4|Mux80~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux80~10 , inst4|Mux80~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[15] , inst4|data_out_debug[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~6 , inst|inst|Selector214~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~7 , inst|inst|Selector214~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~0 , inst|inst|Selector214~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~1 , inst|inst|Selector214~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~5 , inst|inst|Selector214~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~2 , inst|inst|Selector214~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~3 , inst|inst|Selector214~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~4 , inst|inst|Selector214~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector214~8 , inst|inst|Selector214~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[15] , inst|inst|data[15], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~46 , inst|inst|hex_buffer~46, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][3] , inst|inst|hex_buffer[3][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector18~0 , inst|inst|Selector18~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][3]~feeder , inst|inst|hex_buffer[2][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~0 , inst|inst|Selector218~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~1 , inst|inst|Selector218~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~7 , inst4|Mux84~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][11]~DUPLICATE , inst4|regfile[2][11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~6 , inst4|Mux84~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~5 , inst4|Mux84~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~8 , inst4|Mux84~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~9 , inst4|Mux84~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~1 , inst4|Mux84~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~2 , inst4|Mux84~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~3 , inst4|Mux84~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~0 , inst4|Mux84~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~4 , inst4|Mux84~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux84~10 , inst4|Mux84~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[11] , inst4|data_out_debug[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~6 , inst|inst|Selector218~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~7 , inst|inst|Selector218~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~2 , inst|inst|Selector218~2, MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[11] , inst22|data_out1[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~3 , inst|inst|Selector218~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[11]~DUPLICATE , inst4|data_out_2[11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~4 , inst|inst|Selector218~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[11]~DUPLICATE , inst4|data_out_1[11]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~5 , inst|inst|Selector218~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector218~8 , inst|inst|Selector218~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[11] , inst|inst|data[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][3] , inst|inst|hex_buffer[2][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux20~1 , inst|inst|Mux20~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector67~0 , inst|inst|Selector67~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector74~0 , inst|inst|Selector74~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][3] , inst|inst|hex_buffer[10][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector60~0 , inst|inst|Selector60~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector60~1 , inst|inst|Selector60~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][3] , inst|inst|hex_buffer[8][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector67~1 , inst|inst|Selector67~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][3] , inst|inst|hex_buffer[9][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux20~2 , inst|inst|Mux20~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector39~0 , inst|inst|Selector39~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][3]~feeder , inst|inst|hex_buffer[5][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~3 , inst|inst|Selector206~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[25][23]~DUPLICATE , inst4|regfile[25][23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~1 , inst4|Mux72~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~3 , inst4|Mux72~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~0 , inst4|Mux72~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~2 , inst4|Mux72~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~4 , inst4|Mux72~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~7 , inst4|Mux72~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~5 , inst4|Mux72~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~6 , inst4|Mux72~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~8 , inst4|Mux72~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~9 , inst4|Mux72~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux72~10 , inst4|Mux72~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[23] , inst4|data_out_debug[23], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[23] , inst22|data_out1[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~5 , inst|inst|Selector206~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~4 , inst|inst|Selector206~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~6 , inst|inst|Selector206~6, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector8~5 , inst7|Selector8~5, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[23]~DUPLICATE , inst24|result_out[23]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~0 , inst|inst|Selector206~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~1 , inst|inst|Selector206~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~2 , inst|inst|Selector206~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector206~7 , inst|inst|Selector206~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[23] , inst|inst|data[23], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][3] , inst|inst|hex_buffer[5][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~7 , inst|inst|Selector198~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add1~93 , inst|inst|Add1~93, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~1 , inst|inst|Selector198~1, MIPS_PipelinedCPU, 1
instance = comp, \inst5|Add0~105 , inst5|Add0~105, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[31] , inst1|result[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~6 , inst|inst|Selector198~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~8 , inst4|Mux64~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~6 , inst4|Mux64~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~7 , inst4|Mux64~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~5 , inst4|Mux64~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~9 , inst4|Mux64~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~3 , inst4|Mux64~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][31]~DUPLICATE , inst4|regfile[16][31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~0 , inst4|Mux64~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~1 , inst4|Mux64~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~2 , inst4|Mux64~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~4 , inst4|Mux64~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux64~10 , inst4|Mux64~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[31] , inst4|data_out_debug[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~2 , inst|inst|Selector198~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~4 , inst|inst|Selector198~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~3 , inst|inst|Selector198~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[31]~DUPLICATE , inst4|data_out_1[31]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~5 , inst|inst|Selector198~5, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector0~4 , inst7|Selector0~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~0 , inst|inst|Selector198~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector198~8 , inst|inst|Selector198~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[31] , inst|inst|data[31], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~42 , inst|inst|hex_buffer~42, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~43 , inst|inst|hex_buffer~43, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][1]~28 , inst|inst|hex_buffer[7][1]~28, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][3] , inst|inst|hex_buffer[7][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector46~0 , inst|inst|Selector46~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][3]~feeder , inst|inst|hex_buffer[6][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~6 , inst|inst|Selector202~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][27] , inst4|regfile[24][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][27] , inst4|regfile[28][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~0 , inst4|Mux68~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~1 , inst4|Mux68~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][27]~DUPLICATE , inst4|regfile[19][27]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~3 , inst4|Mux68~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][27] , inst4|regfile[30][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[22][27] , inst4|regfile[22][27], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~2 , inst4|Mux68~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~4 , inst4|Mux68~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~7 , inst4|Mux68~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~8 , inst4|Mux68~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~5 , inst4|Mux68~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~6 , inst4|Mux68~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~9 , inst4|Mux68~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux68~10 , inst4|Mux68~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[27] , inst4|data_out_debug[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~2 , inst|inst|Selector202~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~1 , inst|inst|Selector202~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~7 , inst|inst|Selector202~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector4~2 , inst7|Selector4~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~0 , inst|inst|Selector202~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[27] , inst4|data_out_1[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~3 , inst|inst|Selector202~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~4 , inst|inst|Selector202~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~5 , inst|inst|Selector202~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector202~8 , inst|inst|Selector202~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[27] , inst|inst|data[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][3] , inst|inst|hex_buffer[6][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector32~0 , inst|inst|Selector32~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][3]~feeder , inst|inst|hex_buffer[4][3]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~6 , inst|inst|Selector210~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~0 , inst4|Mux76~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~1 , inst4|Mux76~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~2 , inst4|Mux76~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~3 , inst4|Mux76~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~4 , inst4|Mux76~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~8 , inst4|Mux76~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~7 , inst4|Mux76~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~6 , inst4|Mux76~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~5 , inst4|Mux76~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~9 , inst4|Mux76~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux76~10 , inst4|Mux76~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[19] , inst4|data_out_debug[19], MIPS_PipelinedCPU, 1
instance = comp, \inst22|data_out1[19] , inst22|data_out1[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~2 , inst|inst|Selector210~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~7 , inst|inst|Selector210~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~1 , inst|inst|Selector210~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~0 , inst|inst|Selector210~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~4 , inst|inst|Selector210~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~3 , inst|inst|Selector210~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[19] , inst4|data_out_1[19], MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[19]~DUPLICATE , inst4|data_out_2[19]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~5 , inst|inst|Selector210~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector210~8 , inst|inst|Selector210~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[19] , inst|inst|data[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][3] , inst|inst|hex_buffer[4][3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux20~0 , inst|inst|Mux20~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux20~3 , inst|inst|Mux20~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[3] , inst|inst|hex_digit[3], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~5 , inst4|Mux67~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~6 , inst4|Mux67~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~8 , inst4|Mux67~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~7 , inst4|Mux67~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~9 , inst4|Mux67~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~2 , inst4|Mux67~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][28]~DUPLICATE , inst4|regfile[31][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~3 , inst4|Mux67~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~1 , inst4|Mux67~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][28]~DUPLICATE , inst4|regfile[28][28]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~0 , inst4|Mux67~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~4 , inst4|Mux67~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux67~10 , inst4|Mux67~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[28] , inst4|data_out_debug[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~2 , inst|inst|Selector201~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~6 , inst|inst|Selector201~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~1 , inst|inst|Selector201~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~7 , inst|inst|Selector201~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~4 , inst|inst|Selector201~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~3 , inst|inst|Selector201~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~5 , inst|inst|Selector201~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~0 , inst|inst|Selector201~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector201~8 , inst|inst|Selector201~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[28] , inst|inst|data[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~11 , inst|inst|hex_buffer~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][0] , inst|inst|hex_buffer[7][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~14 , inst|inst|hex_buffer~14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~4 , inst|inst|Selector205~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~7 , inst4|Mux71~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~8 , inst4|Mux71~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~6 , inst4|Mux71~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][24] , inst4|regfile[8][24], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~5 , inst4|Mux71~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~9 , inst4|Mux71~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][24]~DUPLICATE , inst4|regfile[24][24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~0 , inst4|Mux71~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~3 , inst4|Mux71~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~1 , inst4|Mux71~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~2 , inst4|Mux71~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~4 , inst4|Mux71~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux71~10 , inst4|Mux71~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[24] , inst4|data_out_debug[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~5 , inst|inst|Selector205~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~6 , inst|inst|Selector205~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~3 , inst|inst|Selector205~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector7~10 , inst7|Selector7~10, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[24]~DUPLICATE , inst24|result_out[24]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~0 , inst|inst|Selector205~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~1 , inst|inst|Selector205~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[24] , inst4|data_out_1[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~2 , inst|inst|Selector205~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector205~7 , inst|inst|Selector205~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[24] , inst|inst|data[24], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~15 , inst|inst|hex_buffer~15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][0]~16 , inst|inst|hex_buffer[6][0]~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][0] , inst|inst|hex_buffer[6][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~6 , inst|inst|Mux18~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector42~1 , inst|inst|Selector42~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][0]~feeder , inst|inst|hex_buffer[5][0]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~6 , inst|inst|Selector209~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~1 , inst|inst|Selector209~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~3 , inst4|Mux75~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~1 , inst4|Mux75~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][20] , inst4|regfile[28][20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~0 , inst4|Mux75~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~2 , inst4|Mux75~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~4 , inst4|Mux75~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~6 , inst4|Mux75~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~7 , inst4|Mux75~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~5 , inst4|Mux75~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~8 , inst4|Mux75~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~9 , inst4|Mux75~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux75~10 , inst4|Mux75~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[20] , inst4|data_out_debug[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~2 , inst|inst|Selector209~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~7 , inst|inst|Selector209~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~0 , inst|inst|Selector209~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~4 , inst|inst|Selector209~4, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[20] , inst24|result_out[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~3 , inst|inst|Selector209~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[20] , inst4|data_out_1[20], MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[20]~DUPLICATE , inst4|data_out_2[20]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~5 , inst|inst|Selector209~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector209~8 , inst|inst|Selector209~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[20] , inst|inst|data[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][0] , inst|inst|hex_buffer[5][0], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~8 , inst4|Mux79~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][16] , inst4|regfile[14][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][16] , inst4|regfile[13][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~7 , inst4|Mux79~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~5 , inst4|Mux79~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~6 , inst4|Mux79~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~9 , inst4|Mux79~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~3 , inst4|Mux79~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][16] , inst4|regfile[30][16], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~2 , inst4|Mux79~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~1 , inst4|Mux79~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~0 , inst4|Mux79~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~4 , inst4|Mux79~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux79~10 , inst4|Mux79~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[16] , inst4|data_out_debug[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~2 , inst|inst|Selector213~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~6 , inst|inst|Selector213~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~1 , inst|inst|Selector213~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~7 , inst|inst|Selector213~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector15~1 , inst7|Selector15~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~0 , inst|inst|Selector213~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~4 , inst|inst|Selector213~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~3 , inst|inst|Selector213~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~5 , inst|inst|Selector213~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector213~8 , inst|inst|Selector213~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[16] , inst|inst|data[16], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~7 , inst|inst|hex_buffer~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~8 , inst|inst|hex_buffer~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][0] , inst|inst|hex_buffer[4][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~4 , inst|inst|Mux18~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~1 , inst|inst|Selector225~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][4] , inst4|regfile[11][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[8][4]~DUPLICATE , inst4|regfile[8][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][4]~DUPLICATE , inst4|regfile[10][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~5 , inst4|Mux91~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~7 , inst4|Mux91~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~8 , inst4|Mux91~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][4] , inst4|regfile[3][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~6 , inst4|Mux91~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~9 , inst4|Mux91~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[29][4]~DUPLICATE , inst4|regfile[29][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][4] , inst4|regfile[21][4], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~1 , inst4|Mux91~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~0 , inst4|Mux91~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][4]~DUPLICATE , inst4|regfile[26][4]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~2 , inst4|Mux91~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~3 , inst4|Mux91~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~4 , inst4|Mux91~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux91~10 , inst4|Mux91~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[4] , inst4|data_out_debug[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~9 , inst|inst|Selector225~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~8 , inst|inst|Selector225~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~10 , inst|inst|Selector225~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~11 , inst|inst|Selector225~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~7 , inst|inst|Selector225~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~2 , inst|inst|Selector225~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~4 , inst|inst|Selector225~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~5 , inst|inst|Selector225~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[4] , inst4|data_out_2[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~6 , inst|inst|Selector225~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector225~12 , inst|inst|Selector225~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[4] , inst|inst|data[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector14~0 , inst|inst|Selector14~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~4 , inst|inst|hex_buffer~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][0] , inst|inst|hex_buffer[1][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][0] , inst|inst|hex_buffer[0][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~7 , inst|inst|Selector229~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~8 , inst|inst|Selector229~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~6 , inst|inst|Selector229~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~9 , inst|inst|Selector229~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~0 , inst|inst|Selector229~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr127 , inst|inst|WideOr127, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~10 , inst|inst|Selector229~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~2 , inst|inst|Selector229~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~1 , inst|inst|Selector229~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~3 , inst|inst|Selector229~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~4 , inst|inst|Selector229~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~5 , inst|inst|Selector229~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector229~11 , inst|inst|Selector229~11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[0] , inst|inst|data[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~5 , inst|inst|hex_buffer~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~6 , inst|inst|hex_buffer~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][0]~DUPLICATE , inst|inst|hex_buffer[0][0]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~3 , inst|inst|Mux18~3, MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[8] , inst1|result[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~0 , inst|inst|Selector221~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][8]~DUPLICATE , inst4|regfile[2][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][8] , inst4|regfile[3][8], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][8]~DUPLICATE , inst4|regfile[0][8]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~6 , inst4|Mux87~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~5 , inst4|Mux87~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~8 , inst4|Mux87~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~7 , inst4|Mux87~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~9 , inst4|Mux87~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~2 , inst4|Mux87~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~0 , inst4|Mux87~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~3 , inst4|Mux87~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~1 , inst4|Mux87~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~4 , inst4|Mux87~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux87~10 , inst4|Mux87~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[8] , inst4|data_out_debug[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~6 , inst|inst|Selector221~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~7 , inst|inst|Selector221~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~1 , inst|inst|Selector221~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~5 , inst|inst|Selector221~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~3 , inst|inst|Selector221~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~2 , inst|inst|Selector221~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~4 , inst|inst|Selector221~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector221~8 , inst|inst|Selector221~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[8] , inst|inst|data[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector21~0 , inst|inst|Selector21~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~10 , inst|inst|hex_buffer~10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][0] , inst|inst|hex_buffer[2][0], MIPS_PipelinedCPU, 1
instance = comp, \inst1|result[12] , inst1|result[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~4 , inst|inst|Selector217~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~5 , inst4|Mux83~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~6 , inst4|Mux83~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][12] , inst4|regfile[13][12], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~7 , inst4|Mux83~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~8 , inst4|Mux83~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~9 , inst4|Mux83~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~0 , inst4|Mux83~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~1 , inst4|Mux83~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][12]~DUPLICATE , inst4|regfile[30][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][12]~DUPLICATE , inst4|regfile[26][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~2 , inst4|Mux83~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][12]~DUPLICATE , inst4|regfile[27][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[19][12]~DUPLICATE , inst4|regfile[19][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[23][12]~DUPLICATE , inst4|regfile[23][12]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~3 , inst4|Mux83~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~4 , inst4|Mux83~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux83~10 , inst4|Mux83~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[12] , inst4|data_out_debug[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~5 , inst|inst|Selector217~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~6 , inst|inst|Selector217~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~3 , inst|inst|Selector217~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~0 , inst|inst|Selector217~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~1 , inst|inst|Selector217~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~2 , inst|inst|Selector217~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector217~7 , inst|inst|Selector217~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[12] , inst|inst|data[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector28~0 , inst|inst|Selector28~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~9 , inst|inst|hex_buffer~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][0] , inst|inst|hex_buffer[3][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~5 , inst|inst|Mux18~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux23~0 , inst|inst|Mux23~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector70~0 , inst|inst|Selector70~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][0] , inst|inst|hex_buffer[9][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector63~1 , inst|inst|Selector63~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][0] , inst|inst|hex_buffer[8][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~0 , inst|inst|Mux18~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector77~0 , inst|inst|Selector77~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[10][0] , inst|inst|hex_buffer[10][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector84~0 , inst|inst|Selector84~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[11][0] , inst|inst|hex_buffer[11][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~1 , inst|inst|Mux18~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux18~2 , inst|inst|Mux18~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector91~0 , inst|inst|Selector91~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[12][0] , inst|inst|hex_buffer[12][0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux23~2 , inst|inst|Mux23~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux23~1 , inst|inst|Mux23~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[0] , inst|inst|hex_digit[0], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~5 , inst4|Mux66~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~6 , inst4|Mux66~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][29] , inst4|regfile[14][29], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~7 , inst4|Mux66~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~8 , inst4|Mux66~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~9 , inst4|Mux66~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~1 , inst4|Mux66~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~2 , inst4|Mux66~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~0 , inst4|Mux66~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[27][29]~DUPLICATE , inst4|regfile[27][29]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~3 , inst4|Mux66~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~4 , inst4|Mux66~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux66~10 , inst4|Mux66~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[29] , inst4|data_out_debug[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~2 , inst|inst|Selector200~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~7 , inst|inst|Selector200~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~1 , inst|inst|Selector200~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~6 , inst|inst|Selector200~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~3 , inst|inst|Selector200~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~4 , inst|inst|Selector200~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[29] , inst4|data_out_2[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~5 , inst|inst|Selector200~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~0 , inst|inst|Selector200~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector200~8 , inst|inst|Selector200~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[29] , inst|inst|data[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~26 , inst|inst|hex_buffer~26, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~27 , inst|inst|hex_buffer~27, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[7][1] , inst|inst|hex_buffer[7][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector34~0 , inst|inst|Selector34~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector34~1 , inst|inst|Selector34~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][1]~feeder , inst|inst|hex_buffer[4][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~1 , inst|inst|Selector212~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[31][17] , inst4|regfile[31][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~3 , inst4|Mux78~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][17] , inst4|regfile[21][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~1 , inst4|Mux78~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~0 , inst4|Mux78~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~2 , inst4|Mux78~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~4 , inst4|Mux78~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~8 , inst4|Mux78~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~6 , inst4|Mux78~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][17] , inst4|regfile[15][17], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[12][17]~DUPLICATE , inst4|regfile[12][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[13][17]~DUPLICATE , inst4|regfile[13][17]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~7 , inst4|Mux78~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~5 , inst4|Mux78~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~9 , inst4|Mux78~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux78~10 , inst4|Mux78~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[17] , inst4|data_out_debug[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~2 , inst|inst|Selector212~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~6 , inst|inst|Selector212~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~7 , inst|inst|Selector212~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~0 , inst|inst|Selector212~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~4 , inst|inst|Selector212~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~3 , inst|inst|Selector212~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~5 , inst|inst|Selector212~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector212~8 , inst|inst|Selector212~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[17] , inst|inst|data[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[4][1] , inst|inst|hex_buffer[4][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~4 , inst|inst|Selector208~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~8 , inst4|Mux74~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][21] , inst4|regfile[1][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][21] , inst4|regfile[3][21], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~6 , inst4|Mux74~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[9][21]~DUPLICATE , inst4|regfile[9][21]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~5 , inst4|Mux74~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~7 , inst4|Mux74~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~9 , inst4|Mux74~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~1 , inst4|Mux74~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~2 , inst4|Mux74~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~3 , inst4|Mux74~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~0 , inst4|Mux74~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~4 , inst4|Mux74~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux74~10 , inst4|Mux74~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[21] , inst4|data_out_debug[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~0 , inst|inst|Selector208~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~6 , inst|inst|Selector208~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~7 , inst|inst|Selector208~7, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector10~5 , inst7|Selector10~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~5 , inst|inst|Selector208~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~2 , inst|inst|Selector208~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~1 , inst|inst|Selector208~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_1[21] , inst4|data_out_1[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~3 , inst|inst|Selector208~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector208~8 , inst|inst|Selector208~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[21] , inst|inst|data[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~25 , inst|inst|hex_buffer~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[5][1] , inst|inst|hex_buffer[5][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][25]~DUPLICATE , inst4|regfile[2][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~6 , inst4|Mux70~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[11][25] , inst4|regfile[11][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[10][25]~DUPLICATE , inst4|regfile[10][25]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~5 , inst4|Mux70~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~7 , inst4|Mux70~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~8 , inst4|Mux70~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~9 , inst4|Mux70~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~3 , inst4|Mux70~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~0 , inst4|Mux70~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~1 , inst4|Mux70~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][25] , inst4|regfile[26][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[30][25] , inst4|regfile[30][25], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~2 , inst4|Mux70~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~4 , inst4|Mux70~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux70~10 , inst4|Mux70~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[25] , inst4|data_out_debug[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~5 , inst|inst|Selector204~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~4 , inst|inst|Selector204~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~6 , inst|inst|Selector204~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~3 , inst|inst|Selector204~3, MIPS_PipelinedCPU, 1
instance = comp, \inst7|Selector6~5 , inst7|Selector6~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~0 , inst|inst|Selector204~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~1 , inst|inst|Selector204~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~2 , inst|inst|Selector204~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector204~7 , inst|inst|Selector204~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[25] , inst|inst|data[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~23 , inst|inst|hex_buffer~23, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[6][1] , inst|inst|hex_buffer[6][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux22~2 , inst|inst|Mux22~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux22~3 , inst|inst|Mux22~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector62~1 , inst|inst|Selector62~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[8][1] , inst|inst|hex_buffer[8][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector69~0 , inst|inst|Selector69~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[9][1] , inst|inst|hex_buffer[9][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux22~0 , inst|inst|Mux22~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector13~0 , inst|inst|Selector13~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][1]~feeder , inst|inst|hex_buffer[1][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[4]~6 , inst|inst|data[4]~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~6 , inst|inst|Selector224~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~7 , inst|inst|Selector224~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~3 , inst|inst|Selector224~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~4 , inst|inst|Selector224~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~5 , inst|inst|Selector224~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][5]~DUPLICATE , inst4|regfile[1][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][5] , inst4|regfile[0][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~6 , inst4|Mux90~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[6][5] , inst4|regfile[6][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~8 , inst4|Mux90~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~5 , inst4|Mux90~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[15][5] , inst4|regfile[15][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~7 , inst4|Mux90~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~9 , inst4|Mux90~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[26][5]~DUPLICATE , inst4|regfile[26][5]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~2 , inst4|Mux90~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][5] , inst4|regfile[16][5], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~0 , inst4|Mux90~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~3 , inst4|Mux90~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~1 , inst4|Mux90~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~4 , inst4|Mux90~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux90~10 , inst4|Mux90~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[5] , inst4|data_out_debug[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~0 , inst|inst|Selector224~0, MIPS_PipelinedCPU, 1
instance = comp, \inst24|result_out[5] , inst24|result_out[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~1 , inst|inst|Selector224~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~2 , inst|inst|Selector224~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector224~8 , inst|inst|Selector224~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[5] , inst|inst|data[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[1][1] , inst|inst|hex_buffer[1][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector6~0 , inst|inst|Selector6~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~2 , inst|inst|Selector228~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~1 , inst|inst|Selector228~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~3 , inst|inst|Selector228~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[3][1] , inst4|regfile[3][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[0][1]~DUPLICATE , inst4|regfile[0][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[1][1]~DUPLICATE , inst4|regfile[1][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[2][1]~DUPLICATE , inst4|regfile[2][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~6 , inst4|Mux94~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~5 , inst4|Mux94~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~7 , inst4|Mux94~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~8 , inst4|Mux94~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~9 , inst4|Mux94~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~1 , inst4|Mux94~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~3 , inst4|Mux94~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~2 , inst4|Mux94~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[20][1] , inst4|regfile[20][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[28][1]~DUPLICATE , inst4|regfile[28][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][1]~DUPLICATE , inst4|regfile[24][1]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~0 , inst4|Mux94~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~4 , inst4|Mux94~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux94~10 , inst4|Mux94~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[1] , inst4|data_out_debug[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~7 , inst|inst|Selector228~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~6 , inst|inst|Selector228~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~8 , inst|inst|Selector228~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~0 , inst|inst|Selector228~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~4 , inst|inst|Selector228~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~5 , inst|inst|Selector228~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector228~9 , inst|inst|Selector228~9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[1] , inst|inst|data[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~18 , inst|inst|hex_buffer~18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[0][1] , inst|inst|hex_buffer[0][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector20~0 , inst|inst|Selector20~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector20~1 , inst|inst|Selector20~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][1]~feeder , inst|inst|hex_buffer[2][1]~feeder, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~6 , inst|inst|Selector220~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[5][9]~DUPLICATE , inst4|regfile[5][9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~8 , inst4|Mux86~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~6 , inst4|Mux86~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~7 , inst4|Mux86~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~5 , inst4|Mux86~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~9 , inst4|Mux86~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~0 , inst4|Mux86~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[21][9] , inst4|regfile[21][9], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~1 , inst4|Mux86~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~3 , inst4|Mux86~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~2 , inst4|Mux86~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~4 , inst4|Mux86~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux86~10 , inst4|Mux86~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[9] , inst4|data_out_debug[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~7 , inst|inst|Selector220~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~5 , inst|inst|Selector220~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~0 , inst|inst|Selector220~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~1 , inst|inst|Selector220~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~2 , inst|inst|Selector220~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~3 , inst|inst|Selector220~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_2[9]~DUPLICATE , inst4|data_out_2[9]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~4 , inst|inst|Selector220~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector220~8 , inst|inst|Selector220~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[9] , inst|inst|data[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[2][1] , inst|inst|hex_buffer[2][1], MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~8 , inst4|Mux82~8, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[14][13]~DUPLICATE , inst4|regfile[14][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~7 , inst4|Mux82~7, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~6 , inst4|Mux82~6, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~5 , inst4|Mux82~5, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~9 , inst4|Mux82~9, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~3 , inst4|Mux82~3, MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[24][13] , inst4|regfile[24][13], MIPS_PipelinedCPU, 1
instance = comp, \inst4|regfile[16][13]~DUPLICATE , inst4|regfile[16][13]~DUPLICATE, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~0 , inst4|Mux82~0, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~1 , inst4|Mux82~1, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~2 , inst4|Mux82~2, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~4 , inst4|Mux82~4, MIPS_PipelinedCPU, 1
instance = comp, \inst4|Mux82~10 , inst4|Mux82~10, MIPS_PipelinedCPU, 1
instance = comp, \inst4|data_out_debug[13] , inst4|data_out_debug[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~5 , inst|inst|Selector216~5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~6 , inst|inst|Selector216~6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~4 , inst|inst|Selector216~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~3 , inst|inst|Selector216~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~1 , inst|inst|Selector216~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~0 , inst|inst|Selector216~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~2 , inst|inst|Selector216~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Selector216~7 , inst|inst|Selector216~7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|data[13] , inst|inst|data[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer~21 , inst|inst|hex_buffer~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_buffer[3][1] , inst|inst|hex_buffer[3][1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux22~1 , inst|inst|Mux22~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux22~4 , inst|inst|Mux22~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[1] , inst|inst|hex_digit[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Decoder0~0 , inst|inst|Decoder0~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Decoder0~1 , inst|inst|Decoder0~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[0] , inst|inst|mem_buffer[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer~1 , inst|inst|mem_buffer~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer~2 , inst|inst|mem_buffer~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[55] , inst|inst|mem_buffer[55], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux24~0 , inst|inst|Mux24~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[0] , inst|inst|mem_out[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr152~1 , inst|inst|WideOr152~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr152~0 , inst|inst|WideOr152~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr152~2 , inst|inst|WideOr152~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[30] , inst|inst|mem_buffer[30], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[6]~0 , inst|inst|mem_out[6]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[6]~1 , inst|inst|mem_out[6]~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr164~0 , inst|inst|WideOr164~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr164~1 , inst|inst|WideOr164~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr164~2 , inst|inst|WideOr164~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[14] , inst|inst|mem_buffer[14], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr170~0 , inst|inst|WideOr170~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr170~1 , inst|inst|WideOr170~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr170~2 , inst|inst|WideOr170~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[6] , inst|inst|mem_buffer[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr158~1 , inst|inst|WideOr158~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr158~0 , inst|inst|WideOr158~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr158~2 , inst|inst|WideOr158~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[22] , inst|inst|mem_buffer[22], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux25~1 , inst|inst|Mux25~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr134~0 , inst|inst|WideOr134~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr134~1 , inst|inst|WideOr134~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr134~2 , inst|inst|WideOr134~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[54] , inst|inst|mem_buffer[54], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr140~1 , inst|inst|WideOr140~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr140~2 , inst|inst|WideOr140~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr140~0 , inst|inst|WideOr140~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr140~3 , inst|inst|WideOr140~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr140~4 , inst|inst|WideOr140~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[46] , inst|inst|mem_buffer[46], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr146~0 , inst|inst|WideOr146~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr146~1 , inst|inst|WideOr146~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[38] , inst|inst|mem_buffer[38], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr129~1 , inst|inst|WideOr129~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr129~0 , inst|inst|WideOr129~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr129~2 , inst|inst|WideOr129~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[62] , inst|inst|mem_buffer[62], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux25~0 , inst|inst|Mux25~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux25~2 , inst|inst|Mux25~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[1] , inst|inst|mem_out[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr153~0 , inst|inst|WideOr153~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr153~1 , inst|inst|WideOr153~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr153~2 , inst|inst|WideOr153~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[29] , inst|inst|mem_buffer[29], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr130~0 , inst|inst|WideOr130~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr130~1 , inst|inst|WideOr130~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr130~2 , inst|inst|WideOr130~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[61] , inst|inst|mem_buffer[61], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr147~1 , inst|inst|WideOr147~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr147~0 , inst|inst|WideOr147~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr147~2 , inst|inst|WideOr147~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[37] , inst|inst|mem_buffer[37], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr135~0 , inst|inst|WideOr135~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr135~1 , inst|inst|WideOr135~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr135~2 , inst|inst|WideOr135~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[53] , inst|inst|mem_buffer[53], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr141~1 , inst|inst|WideOr141~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr141~0 , inst|inst|WideOr141~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr141~2 , inst|inst|WideOr141~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[45] , inst|inst|mem_buffer[45], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux26~0 , inst|inst|Mux26~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr165~1 , inst|inst|WideOr165~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr165~0 , inst|inst|WideOr165~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr165~2 , inst|inst|WideOr165~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[13] , inst|inst|mem_buffer[13], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr159~1 , inst|inst|WideOr159~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr159~0 , inst|inst|WideOr159~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr159~2 , inst|inst|WideOr159~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[21] , inst|inst|mem_buffer[21], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr171~1 , inst|inst|WideOr171~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr171~0 , inst|inst|WideOr171~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr171~2 , inst|inst|WideOr171~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[5] , inst|inst|mem_buffer[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux26~1 , inst|inst|Mux26~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux26~2 , inst|inst|Mux26~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[2] , inst|inst|mem_out[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[3]~2 , inst|inst|mem_out[3]~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[3]~3 , inst|inst|mem_out[3]~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr172~0 , inst|inst|WideOr172~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr172~1 , inst|inst|WideOr172~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr172~2 , inst|inst|WideOr172~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[4] , inst|inst|mem_buffer[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr142~0 , inst|inst|WideOr142~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr142~1 , inst|inst|WideOr142~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr142~2 , inst|inst|WideOr142~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[44] , inst|inst|mem_buffer[44], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Add7~0 , inst|inst|Add7~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr148~1 , inst|inst|WideOr148~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr148~0 , inst|inst|WideOr148~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr148~2 , inst|inst|WideOr148~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[36] , inst|inst|mem_buffer[36], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|hex_digit[2] , inst|inst|hex_digit[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr166~0 , inst|inst|WideOr166~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr166~1 , inst|inst|WideOr166~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr166~2 , inst|inst|WideOr166~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[12] , inst|inst|mem_buffer[12], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux27~1 , inst|inst|Mux27~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr154~1 , inst|inst|WideOr154~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr154~0 , inst|inst|WideOr154~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr154~2 , inst|inst|WideOr154~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[28] , inst|inst|mem_buffer[28], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr131~1 , inst|inst|WideOr131~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr131~0 , inst|inst|WideOr131~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr131~2 , inst|inst|WideOr131~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[59] , inst|inst|mem_buffer[59], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr136~1 , inst|inst|WideOr136~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr136~0 , inst|inst|WideOr136~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr136~2 , inst|inst|WideOr136~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[52] , inst|inst|mem_buffer[52], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr160~1 , inst|inst|WideOr160~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr160~0 , inst|inst|WideOr160~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr160~2 , inst|inst|WideOr160~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr160~3 , inst|inst|WideOr160~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[20] , inst|inst|mem_buffer[20], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux27~0 , inst|inst|Mux27~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux27~2 , inst|inst|Mux27~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[3] , inst|inst|mem_out[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr173~1 , inst|inst|WideOr173~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr173~0 , inst|inst|WideOr173~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr173~2 , inst|inst|WideOr173~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[3] , inst|inst|mem_buffer[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr167~1 , inst|inst|WideOr167~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr167~0 , inst|inst|WideOr167~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr167~2 , inst|inst|WideOr167~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[11] , inst|inst|mem_buffer[11], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr143~0 , inst|inst|WideOr143~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr143~1 , inst|inst|WideOr143~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr143~2 , inst|inst|WideOr143~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[43] , inst|inst|mem_buffer[43], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr149~1 , inst|inst|WideOr149~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr149~0 , inst|inst|WideOr149~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr149~2 , inst|inst|WideOr149~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[35] , inst|inst|mem_buffer[35], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux28~1 , inst|inst|Mux28~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr155~1 , inst|inst|WideOr155~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr155~0 , inst|inst|WideOr155~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr155~2 , inst|inst|WideOr155~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[27] , inst|inst|mem_buffer[27], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr161~0 , inst|inst|WideOr161~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr161~1 , inst|inst|WideOr161~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[19] , inst|inst|mem_buffer[19], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr137~1 , inst|inst|WideOr137~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr137~0 , inst|inst|WideOr137~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr137~2 , inst|inst|WideOr137~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[51] , inst|inst|mem_buffer[51], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux28~0 , inst|inst|Mux28~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux28~2 , inst|inst|Mux28~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[4] , inst|inst|mem_out[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr156~1 , inst|inst|WideOr156~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr156~0 , inst|inst|WideOr156~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr156~2 , inst|inst|WideOr156~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[26] , inst|inst|mem_buffer[26], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr150~1 , inst|inst|WideOr150~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr150~0 , inst|inst|WideOr150~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr150~2 , inst|inst|WideOr150~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[34] , inst|inst|mem_buffer[34], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr144~1 , inst|inst|WideOr144~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr144~0 , inst|inst|WideOr144~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr144~2 , inst|inst|WideOr144~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[42] , inst|inst|mem_buffer[42], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr132~1 , inst|inst|WideOr132~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr132~0 , inst|inst|WideOr132~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr132~2 , inst|inst|WideOr132~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[58] , inst|inst|mem_buffer[58], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr138~0 , inst|inst|WideOr138~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr138~1 , inst|inst|WideOr138~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr138~2 , inst|inst|WideOr138~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[50] , inst|inst|mem_buffer[50], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux29~0 , inst|inst|Mux29~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr162~2 , inst|inst|WideOr162~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr162~1 , inst|inst|WideOr162~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr162~3 , inst|inst|WideOr162~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[18] , inst|inst|mem_buffer[18], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr174~1 , inst|inst|WideOr174~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr174~0 , inst|inst|WideOr174~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr174~2 , inst|inst|WideOr174~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[2] , inst|inst|mem_buffer[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr168~1 , inst|inst|WideOr168~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr168~0 , inst|inst|WideOr168~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr168~2 , inst|inst|WideOr168~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[10] , inst|inst|mem_buffer[10], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux29~1 , inst|inst|Mux29~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux29~2 , inst|inst|Mux29~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[5] , inst|inst|mem_out[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr145~1 , inst|inst|WideOr145~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr145~0 , inst|inst|WideOr145~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr145~2 , inst|inst|WideOr145~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[41] , inst|inst|mem_buffer[41], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr133~1 , inst|inst|WideOr133~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr133~0 , inst|inst|WideOr133~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr133~2 , inst|inst|WideOr133~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[57] , inst|inst|mem_buffer[57], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr139~0 , inst|inst|WideOr139~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr139~1 , inst|inst|WideOr139~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr139~2 , inst|inst|WideOr139~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[49] , inst|inst|mem_buffer[49], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr151~0 , inst|inst|WideOr151~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr151~1 , inst|inst|WideOr151~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[33] , inst|inst|mem_buffer[33], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux30~0 , inst|inst|Mux30~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr157~1 , inst|inst|WideOr157~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr157~0 , inst|inst|WideOr157~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr157~2 , inst|inst|WideOr157~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[25] , inst|inst|mem_buffer[25], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr169~0 , inst|inst|WideOr169~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr163~0 , inst|inst|WideOr163~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr162~0 , inst|inst|WideOr162~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr169~1 , inst|inst|WideOr169~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr163~1 , inst|inst|WideOr163~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[17] , inst|inst|mem_buffer[17], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr169~2 , inst|inst|WideOr169~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr169~3 , inst|inst|WideOr169~3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[9] , inst|inst|mem_buffer[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr175~0 , inst|inst|WideOr175~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr175~1 , inst|inst|WideOr175~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|WideOr175~2 , inst|inst|WideOr175~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_buffer[1] , inst|inst|mem_buffer[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux30~1 , inst|inst|Mux30~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux30~2 , inst|inst|Mux30~2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[6] , inst|inst|mem_out[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|Mux24~1 , inst|inst|Mux24~1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_out[7] , inst|inst|mem_out[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[0] , inst|inst|mem_add[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[1] , inst|inst|mem_add[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[2] , inst|inst|mem_add[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[3] , inst|inst|mem_add[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[4] , inst|inst|mem_add[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[5] , inst|inst|mem_add[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[6] , inst|inst|mem_add[6], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[7] , inst|inst|mem_add[7], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[8] , inst|inst|mem_add[8], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst|mem_add[9] , inst|inst|mem_add[9], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a21 , inst|inst3|altsyncram_component|auto_generated|ram_block1a21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|address_reg_a[2] , inst|inst3|altsyncram_component|auto_generated|address_reg_a[2], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2387w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2387w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3150w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3150w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a22 , inst|inst3|altsyncram_component|auto_generated|ram_block1a22, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2337w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2337w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3100w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3100w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a17 , inst|inst3|altsyncram_component|auto_generated|ram_block1a17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2347w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2347w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3110w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3110w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a18 , inst|inst3|altsyncram_component|auto_generated|ram_block1a18, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2357w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2357w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3120w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3120w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a19 , inst|inst3|altsyncram_component|auto_generated|ram_block1a19, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|address_reg_a[1] , inst|inst3|altsyncram_component|auto_generated|address_reg_a[1], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|address_reg_a[0] , inst|inst3|altsyncram_component|auto_generated|address_reg_a[0], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2326w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2326w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3089w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3089w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a16 , inst|inst3|altsyncram_component|auto_generated|ram_block1a16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~25 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2397w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2397w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3160w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3160w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a23 , inst|inst3|altsyncram_component|auto_generated|ram_block1a23, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2367w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2367w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3130w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3130w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a20 , inst|inst3|altsyncram_component|auto_generated|ram_block1a20, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~8 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2264w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2264w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3026w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3026w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a11 , inst|inst3|altsyncram_component|auto_generated|ram_block1a11, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2254w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2254w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3016w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3016w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a10 , inst|inst3|altsyncram_component|auto_generated|ram_block1a10, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2244w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2244w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3006w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3006w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a9 , inst|inst3|altsyncram_component|auto_generated|ram_block1a9, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2233w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2233w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2995w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2995w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a8 , inst|inst3|altsyncram_component|auto_generated|ram_block1a8, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~21 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~21, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2294w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2294w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3056w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3056w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a14 , inst|inst3|altsyncram_component|auto_generated|ram_block1a14, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2284w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2284w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3046w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3046w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a13 , inst|inst3|altsyncram_component|auto_generated|ram_block1a13, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2304w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2304w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3066w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3066w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a15 , inst|inst3|altsyncram_component|auto_generated|ram_block1a15, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2274w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2274w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3036w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3036w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a12 , inst|inst3|altsyncram_component|auto_generated|ram_block1a12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~4 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2170w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2170w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2931w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2931w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a3 , inst|inst3|altsyncram_component|auto_generated|ram_block1a3, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2150w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2150w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2911w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2911w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a1 , inst|inst3|altsyncram_component|auto_generated|ram_block1a1, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2160w[3]~0 , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2160w[3]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2921w[3]~0 , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2921w[3]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a2 , inst|inst3|altsyncram_component|auto_generated|ram_block1a2, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2133w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2133w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2894w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2894w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a0 , inst|inst3|altsyncram_component|auto_generated|ram_block1a0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~17 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~17, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2210w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2210w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2971w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2971w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a7 , inst|inst3|altsyncram_component|auto_generated|ram_block1a7, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2200w[3]~0 , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2200w[3]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2961w[3]~0 , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2961w[3]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a6 , inst|inst3|altsyncram_component|auto_generated|ram_block1a6, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2190w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2190w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2951w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2951w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a5 , inst|inst3|altsyncram_component|auto_generated|ram_block1a5, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2180w[3]~0 , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2180w[3]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2941w[3]~0 , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode2941w[3]~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a4 , inst|inst3|altsyncram_component|auto_generated|ram_block1a4, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2450w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2450w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3214w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3214w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a27 , inst|inst3|altsyncram_component|auto_generated|ram_block1a27, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2440w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2440w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3204w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3204w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a26 , inst|inst3|altsyncram_component|auto_generated|ram_block1a26, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2430w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2430w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3194w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3194w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a25 , inst|inst3|altsyncram_component|auto_generated|ram_block1a25, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2419w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2419w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3183w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3183w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a24 , inst|inst3|altsyncram_component|auto_generated|ram_block1a24, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~29 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2480w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2480w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3244w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3244w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a30 , inst|inst3|altsyncram_component|auto_generated|ram_block1a30, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2490w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2490w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3254w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3254w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a31 , inst|inst3|altsyncram_component|auto_generated|ram_block1a31, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2470w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2470w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3234w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3234w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a29 , inst|inst3|altsyncram_component|auto_generated|ram_block1a29, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2460w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2460w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3224w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3224w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a28 , inst|inst3|altsyncram_component|auto_generated|ram_block1a28, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~12 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~12, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|address_reg_a[4] , inst|inst3|altsyncram_component|auto_generated|address_reg_a[4], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~16 , inst|inst3|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~16, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2543w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2543w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3308w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3308w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a35 , inst|inst3|altsyncram_component|auto_generated|ram_block1a35, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2512w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2512w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3277w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3277w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a32 , inst|inst3|altsyncram_component|auto_generated|ram_block1a32, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2533w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2533w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3298w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3298w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a34 , inst|inst3|altsyncram_component|auto_generated|ram_block1a34, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2523w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2523w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3288w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3288w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a33 , inst|inst3|altsyncram_component|auto_generated|ram_block1a33, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l2_w0_n8_mux_dataout~0 , inst|inst3|altsyncram_component|auto_generated|mux4|l2_w0_n8_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2563w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2563w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3328w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3328w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a37 , inst|inst3|altsyncram_component|auto_generated|ram_block1a37, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2553w[3] , inst|inst3|altsyncram_component|auto_generated|decode3|w_anode2553w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3318w[3] , inst|inst3|altsyncram_component|auto_generated|rden_decode_a|w_anode3318w[3], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|ram_block1a36 , inst|inst3|altsyncram_component|auto_generated|ram_block1a36, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l6_w0_n0_mux_dataout~0 , inst|inst3|altsyncram_component|auto_generated|mux4|l6_w0_n0_mux_dataout~0, MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|address_reg_a[5] , inst|inst3|altsyncram_component|auto_generated|address_reg_a[5], MIPS_PipelinedCPU, 1
instance = comp, \inst|inst3|altsyncram_component|auto_generated|mux4|l6_w0_n0_mux_dataout~1 , inst|inst3|altsyncram_component|auto_generated|mux4|l6_w0_n0_mux_dataout~1, MIPS_PipelinedCPU, 1
