// Seed: 1996046340
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      .id_0(1), .id_1(1)
  );
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  wand id_3, id_4 = id_1, id_5;
  reg id_6, id_7;
  wire id_8;
  assign id_4 = id_5;
  wire id_10;
  initial begin : LABEL_0
    wait (1'b0 !== id_3)
      `define pp_11 0
    if (1) `pp_11 <= (id_7);
  end
  module_0 modCall_1 (id_8);
endmodule : SymbolIdentifier
