C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/iis2st_tb.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/iis2st_tb.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity iis2st_tb
-- Compiling architecture bench of iis2st_tb
-- Loading entity fir_filter
-- Compiling configuration functional_sim_cfg
-- Loading entity iis2st_tb
-- Loading architecture bench of iis2st_tb
-- Loading entity iis2st
-- Compiling configuration rtl_sim_cfg
-- Loading entity iis2st_tb
-- Loading architecture bench of iis2st_tb
-- Loading entity iis2st
-- Loading entity fir_filter

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_lib_pkg_hpfir.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_lib_pkg_hpfir.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package auk_dspip_math_pkg_hpfir
-- Compiling package auk_dspip_lib_pkg_hpfir

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/fir_filter_0002.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/fir_filter_0002.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fir_filter_0002
-- Compiling architecture syn of fir_filter_0002

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/iis2st.vhd {1 {vcom -work work -2002 -explicit {C:\Users\BecksLaptop\Documents\IHA\DSPC\LAB8\iis2st.vhd}
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity iis2st
-- Compiling architecture functional of iis2st
-- Compiling architecture rtl of iis2st
-- Loading entity iis2st

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd {2 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package altera_mf_components
-- Loading package auk_dspip_math_pkg_hpfir
-- Compiling entity auk_dspip_avalon_streaming_source_hpfir
-- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
** Warning: [5] C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
  Drivers:
    C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
    C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
** Warning: [5] C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
  Drivers:
    C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
    C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/dspba_library_package.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/dspba_library_package.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package dspba_library_package

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd {2 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package auk_dspip_math_pkg_hpfir
-- Loading package auk_dspip_lib_pkg_hpfir
-- Loading package altera_mf_components
-- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
-- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
** Warning: [5] C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
  Drivers:
    C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
       Driven at:
          C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
    C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
       Driven at:
          C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/fir_filter_0002_ast.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/fir_filter_0002_ast.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package auk_dspip_math_pkg_hpfir
-- Loading package auk_dspip_lib_pkg_hpfir
-- Compiling entity fir_filter_0002_ast
-- Compiling architecture struct of fir_filter_0002_ast

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/dspba_library.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/dspba_library.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package dspba_library_package
-- Compiling entity dspba_delay
-- Compiling architecture delay of dspba_delay

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_roundsat_hpfir.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_roundsat_hpfir.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity auk_dspip_roundsat_hpfir
-- Compiling architecture beh of auk_dspip_roundsat_hpfir

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/fir_filter_0002_rtl.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/fir_filter_0002_rtl.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package dspba_library_package
-- Loading package altera_mf_components
-- Loading package LPM_COMPONENTS
-- Compiling entity fir_filter_0002_rtl
-- Compiling architecture normal of fir_filter_0002_rtl

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fir_filter
-- Compiling architecture rtl of fir_filter

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_math_pkg_hpfir.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_math_pkg_hpfir.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package auk_dspip_math_pkg_hpfir
-- Compiling package body auk_dspip_math_pkg_hpfir
-- Loading package auk_dspip_math_pkg_hpfir

} {} {}} C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd {1 {vcom -work work -2002 -explicit C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB8/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
-- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir

} {} {}}
