;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SPL 0, 690
	ADD 270, 30
	SUB 300, 90
	SPL 0, 690
	SPL 0, <402
	SUB 210, 0
	ADD #270, 90
	SPL 0, <402
	SUB #0, 9
	JMZ 270, 30
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SUB @-127, 100
	SUB #0, 9
	SPL 0, <422
	ADD 210, 361
	ADD 30, 9
	SUB -207, <-120
	ADD 270, 30
	SUB 0, -900
	SPL <121, 103
	SUB 12, @10
	SLT @3, 0
	ADD #0, -40
	DAT #0, #690
	SPL 0, 690
	SUB @101, 106
	ADD 30, 9
	CMP 0, @0
	CMP 0, @0
	SUB <0, @2
	CMP 12, @10
	CMP @121, 103
	MOV -1, <-20
	SPL 1, @-1
	SLT -1, <-0
	SUB 121, 101
	DAT #127, #-876
	DAT #127, #-876
	ADD 3, 20
	SUB #72, @200
	SPL 0, <402
	CMP -207, <-120
	CMP @-127, 100
	SUB 210, 0
	SUB 1, <-1
	MOV -1, <-20
	SLT 121, 0
	ADD 270, 30
	SUB 300, 90
	SPL 0, 690
	SPL 0, <402
	JMZ -1, @-20
