(PCB EXPERIMENT_6__DOE_
 (parser
  (host_cad ARES)
  (host_version 8.17 SP4)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -63.05080 29.44920 30.05080 66.55080))
  (boundary (path signal 0.10160 -63.00000 29.50000 30.00000 29.50000 30.00000 66.50000
   -63.00000 66.50000 -63.00000 29.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS5
   )
  )
  (rule
   (width 0.63500)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-SIL2_J1" (place J1 28.50000 51.00000 front 90))
  (component DIL14_U3 (place U3 -5.50000 44.38000 front 0))
  (component DIL14_U1 (place U1 -5.54000 33.50000 front 0))
  (component PUSHBTN_PCB_1_B2 (place B2 22.50000 40.00000 front -180))
  (component PUSHBTN_PCB_1_B1 (place B1 14.50000 40.00000 front -180))
  (component DIL16_U4 (place U4 -30.50000 44.38000 front 0))
  (component RES40_R8 (place R8 15.50000 47.00000 front 0))
  (component RES40_R9 (place R9 15.50000 43.50000 front 0))
  (component DIL16_U7 (place U7 -30.54000 33.38000 front 0))
  (component RES40_R1 (place R1 -35.64000 33.30000 front 180))
  (component RES40_R2 (place R2 -35.64000 36.30000 front 180))
  (component RES40_R3 (place R3 -35.64000 39.30000 front 180))
  (component RES40_R4 (place R4 -35.64000 42.30000 front 180))
  (component RES40_R5 (place R5 -35.64000 45.30000 front 180))
  (component RES40_R6 (place R6 -35.64000 48.30000 front 180))
  (component RES40_R7 (place R7 -35.64000 51.30000 front 180))
  (component "5161BS_7-SEGMENT CA" (place "7-SEGMENT CA" -54.60000 34.50000 front 0
  ))
  (component DIL08_U2 (place U2 15.88000 49.50000 front 0))
  (component DIL16_U8 (place U8 -19.54000 55.00000 front 0))
  (component DIL20_U10 (place U10 -47.36000 54.88000 front 0))
  (component RES40_R10 (place R10 2.84000 55.50000 front 0))
  (component RES40_R12 (place R12 2.84000 58.50000 front 0))
  (component RES40_R13 (place R13 2.84000 61.50000 front 0))
  (component PUSHBTN_PCB_1_B3 (place B3 -52.50000 56.50000 front 0))
  (component "ELEC-RAD10_C1" (place C1 23.96000 61.50000 front 0))
  (component CAP10_C2 (place C2 18.50000 63.00000 front -90))
 )
 (library
  (image "CONN-SIL2_J1" (side front)
   (outline (rect TOP -1.32080 -1.32080 3.86080 1.32080))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image DIL14_U3 (side front)
   (outline (rect TOP -1.32080 -0.63500 16.56080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U1 (side front)
   (outline (rect TOP -1.32080 -0.63500 16.56080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image PUSHBTN_PCB_1_B2 (side front)
   (outline (rect TOP -5.38900 -0.88900 0.88900 7.38900))
   (pin PS3 (rotate -90) 0 0.00000 6.50000)
   (pin PS3 (rotate -90) 1 0.00000 0.00000)
   (pin PS3 (rotate -90) 2 -4.50000 6.50000)
   (pin PS3 (rotate -90) 3 -4.50000 0.00000)
  )
  (image PUSHBTN_PCB_1_B1 (side front)
   (outline (rect TOP -5.38900 -0.88900 0.88900 7.38900))
   (pin PS3 (rotate -90) 0 0.00000 6.50000)
   (pin PS3 (rotate -90) 1 0.00000 0.00000)
   (pin PS3 (rotate -90) 2 -4.50000 6.50000)
   (pin PS3 (rotate -90) 3 -4.50000 0.00000)
  )
  (image DIL16_U4 (side front)
   (outline (rect TOP -1.32080 -0.63500 19.10080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image RES40_R8 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R9 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image DIL16_U7 (side front)
   (outline (rect TOP -1.32080 -0.63500 19.10080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image "5161BS_7-SEGMENT CA" (side front)
   (outline (rect TOP -6.47080 -1.93080 6.23080 17.17080))
   (pin PS3 (rotate 0) 0 0.00000 15.24000)
   (pin PS3 (rotate 0) 1 0.00000 0.00000)
   (pin PS3 (rotate 0) 2 -4.22000 0.00000)
   (pin PS3 (rotate 0) 3 -2.11000 0.00000)
   (pin PS3 (rotate 0) 4 2.11000 0.00000)
   (pin PS3 (rotate 0) 5 4.22000 15.24000)
   (pin PS3 (rotate 0) 6 2.11000 15.24000)
   (pin PS3 (rotate 0) 7 -4.22000 15.24000)
   (pin PS3 (rotate 0) 8 -2.11000 15.24000)
   (pin PS3 (rotate 0) 9 4.22000 0.00000)
  )
  (image DIL08_U2 (side front)
   (outline (rect TOP -1.32080 -0.63500 8.94080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 7.62000 7.62000)
   (pin PS2 (rotate 0) 5 5.08000 7.62000)
   (pin PS2 (rotate 0) 6 2.54000 7.62000)
   (pin PS2 (rotate 0) 7 0.00000 7.62000)
  )
  (image DIL16_U8 (side front)
   (outline (rect TOP -1.32080 -0.63500 19.10080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U10 (side front)
   (outline (rect TOP -1.32080 -0.63500 24.18080 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image RES40_R10 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R12 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R13 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image PUSHBTN_PCB_1_B3 (side front)
   (outline (rect TOP -5.38900 -0.88900 0.88900 7.38900))
   (pin PS3 (rotate -90) 0 0.00000 6.50000)
   (pin PS3 (rotate -90) 1 0.00000 0.00000)
   (pin PS3 (rotate -90) 2 -4.50000 6.50000)
   (pin PS3 (rotate -90) 3 -4.50000 0.00000)
  )
  (image "ELEC-RAD10_C1" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.32080 -1.32080 3.86080 1.32080))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-0 U4-6 U4-8)
  )
  (net "#00001"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-1 U1-2 U4-5 U4-9)
  )
  (net "#00002"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-0 U4-1)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-2 U4-14)
  )
  (net "#00004"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R1-1 "7-SEGMENT CA"-6)
  )
  (net "#00005"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R2-1 "7-SEGMENT CA"-5)
  )
  (net "#00006"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R3-1 "7-SEGMENT CA"-4)
  )
  (net "#00007"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R4-1 "7-SEGMENT CA"-3)
  )
  (net "#00008"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R5-1 "7-SEGMENT CA"-2)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R6-1 "7-SEGMENT CA"-8)
  )
  (net "#00010"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R7-1 "7-SEGMENT CA"-7)
  )
  (net "#00012"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-3 B1-0 B1-1 R8-0)
  )
  (net "#00015"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-4 B2-2 B2-3 R9-0)
  )
  (net "#00019"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-5 U1-0)
  )
  (net "#00022"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 U4-4)
  )
  (net "#00028"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-9 U10-16 R10-0 B3-0 B3-1)
  )
  (net "#00052"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-8 U2-2 U8-10)
  )
  (net "#00053"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-7 U8-12)
  )
  (net "#00072"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-2 U7-0)
  )
  (net "#00079"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-12 R1-0)
  )
  (net "#00081"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-11 R2-0)
  )
  (net "#00084"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-10 R3-0)
  )
  (net "#00085"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-9 R4-0)
  )
  (net "#00088"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-8 R5-0)
  )
  (net "#00089"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-14 R6-0)
  )
  (net "#00091"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-13 R7-0)
  )
  (net "#00092"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 U7-6)
  )
  (net "#00098"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00101"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-6 R12-0 R13-0)
  )
  (net "#00102"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-1 U2-5 R13-1 C1-0)
  )
  (net "#00103"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-4 C2-0)
  )
  (net "1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-14 U10-1)
  )
  (net "2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-0 U10-3)
  )
  (net "3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-1 U10-5)
  )
  (net "4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-2 U10-7)
  )
  (net "5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-3 U10-10)
  )
  (net "6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-4 U10-12)
  )
  (net "7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-5 U10-14)
  )
  (net "ENCODER_ENABLE"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4 U4-10 U10-18)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-1 U3-6 U1-6 B2-0 B2-1 B1-2 B1-3 U4-7 U4-13 U7-1 U7-5 U7-7 U2-0 U8-7 U8-11
    U8-13 U10-0 U10-2 U10-4 U10-6 U10-9 B3-2 B3-3 C1-1 C2-1)
  )
  (net "TIMER_ENABLE"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-9 U1-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-0 U3-13 U1-13 U4-3 U4-15 R8-1 R9-1 U7-2 U7-3 U7-4 U7-15 "7-SEGMENT CA"-0
     "7-SEGMENT CA"-1 "7-SEGMENT CA"-9 U2-3 U2-7 U8-15 U10-8 U10-11 U10-13 U10-15 U10-17
    U10-19 R10-1 R12-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63500)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00003"
   "#00004"
   "#00005"
   "#00006"
   "#00007"
   "#00008"
   "#00009"
   "#00010"
   "#00012"
   "#00015"
   "#00019"
   "#00022"
   "#00028"
   "#00052"
   "#00053"
   "#00072"
   "#00079"
   "#00081"
   "#00084"
   "#00085"
   "#00088"
   "#00089"
   "#00091"
   "#00092"
   "#00098"
   "#00101"
   "#00102"
   "#00103"
   "1"
   "2"
   "3"
   "4"
   "5"
   "6"
   "7"
   "ENCODER_ENABLE"
   "TIMER_ENABLE"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63500)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.63500 -5.50000 44.38000 -8.32500 44.38000 -10.16000 42.54500 -10.16000 40.00500
    -11.43000 38.73500 -12.70000 38.73500 -13.97000 40.00500 -13.97000 43.09000 -15.26000 44.38000
  ) (net "#00000"))
   (wire (path TOP 0.63500 -2.96000 44.38000 -6.84000 48.26000 -16.51000 48.26000) (net "#00001")
  )
   (wire (path TOP 0.63500 -45.80000 39.30000 -47.69000 39.30000 -52.49000 34.50000)
   (net "#00006"))
   (wire (path TOP 0.63500 -45.80000 42.30000 -48.91000 42.30000 -56.71000 34.50000)
   (net "#00007"))
   (wire (path TOP 0.63500 -45.80000 45.30000 -48.02000 45.30000 -58.82000 34.50000)
   (net "#00008"))
   (wire (path TOP 0.63500 -45.80000 48.30000 -45.82050 48.27950 -55.24950 48.27950 -56.71000 49.74000
  ) (net "#00009"))
   (wire (path TOP 0.63500 -45.80000 51.30000 -57.26000 51.30000 -58.82000 49.74000)
   (net "#00010"))
   (wire (path TOP 0.63500 2.12000 44.38000 4.74000 47.00000 15.50000 47.00000) (net "#00012")
  )
   (wire (path TOP 0.63500 15.50000 43.50000 23.50000 43.50000 27.00000 40.00000) (net "#00015")
  )
   (wire (path TOP 0.63500 4.66000 44.38000 6.49500 42.54500 11.11000 42.54500 12.06500 43.50000
   15.50000 43.50000) (net "#00015"))
   (wire (path TOP 0.63500 -4.30000 62.62000 -7.08500 65.40500 -50.09500 65.40500 -52.50000 63.00000
  ) (net "#00028"))
   (wire (path TOP 0.63500 -6.84000 62.62000 -1.22000 57.00000 8.25500 57.00000 9.74000 55.51500
   9.74000 52.00000) (net "{VOID}"))
   (wire (path TOP 0.63500 -11.92000 62.62000 -11.92000 63.50000 -11.28500 64.13500 -8.35500 64.13500
   -6.84000 62.62000) (net "{VOID}"))
   (wire (path TOP 0.63500 7.20000 52.00000 8.45000 50.75000 19.71000 50.75000 20.96000 49.50000
  ) (net "#00052"))
   (wire (path TOP 0.63500 -0.42000 44.38000 -2.25500 42.54500 -7.62000 42.54500 -8.89000 41.27500
    -8.89000 38.73500 -10.16000 37.46500 -26.45500 37.46500 -30.54000 33.38000) (net "#00072")
  )
   (wire (path TOP 0.63500 -17.84000 41.00000 -19.05000 42.21000 -19.05000 45.72000 -31.75000 45.72000
    -33.65500 43.81500 -37.46500 43.81500 -38.73500 42.54500 -38.73500 40.57000 -37.46500 39.30000
   -35.64000 39.30000) (net "#00084"))
   (wire (path TOP 0.63500 -15.30000 41.00000 -17.56500 38.73500 -32.07500 38.73500 -35.64000 42.30000
  ) (net "#00085"))
   (wire (path TOP 0.63500 -12.76000 41.00000 -11.43000 42.33000 -11.43000 45.72000 -12.70000 46.99000
   -31.96500 46.99000 -33.65500 45.30000 -35.64000 45.30000) (net "#00088"))
   (wire (path TOP 0.63500 2.08000 33.50000 0.65500 34.92500 -13.75500 34.92500 -15.30000 33.38000
  ) (net "#00092"))
   (wire (path TOP 0.63500 18.42000 57.12000 14.64000 53.34000 12.06500 53.34000 10.79500 54.61000
   10.79500 57.23000 9.52500 58.50000 2.84000 58.50000) (net "#00101"))
   (wire (path TOP 0.63500 -17.00000 62.62000 -17.00000 60.03925 -43.20075 60.03925 -44.82000 58.42000
   -44.82000 54.88000) (net "1"))
   (wire (path TOP 0.63500 -13.33500 53.34000 -13.19000 53.48500 -13.19000 57.64000 -14.60500 59.05500
   -40.00500 59.05500) (net "2"))
   (wire (path TOP 0.63500 -17.00000 55.00000 -19.78500 57.78500 -31.75500 57.78500 -34.66000 54.88000
  ) (net "3"))
   (wire (path TOP 0.63500 -14.46000 55.00000 -16.12000 53.34000 -20.95500 53.34000 -24.13000 56.51500
   -27.94500 56.51500 -29.58000 54.88000) (net "4"))
   (wire (path TOP 0.63500 -11.92000 55.00000 -11.92000 60.32500 -13.19000 61.59500 -13.19000 64.13500
    -18.27000 64.13500 -18.27000 60.96000 -22.96000 60.96000 -24.50000 62.50000) (net "5")
  )
   (wire (path TOP 0.63500 4.62000 33.50000 0.83000 37.29000 0.83000 48.06500 -0.63500 49.53000
   -17.78000 49.53000) (net "ENCODER_ENABLE"))
   (wire (path TOP 0.63500 -17.78000 49.53000 -31.75000 49.53000 -35.56000 53.34000 -41.27500 53.34000
  ) (net "ENCODER_ENABLE"))
   (wire (path TOP 0.63500 19.00000 33.50000 16.94000 35.56000 11.76000 35.56000 9.70000 33.50000
  ) (net "GND"))
   (wire (path TOP 0.63500 -47.36000 54.88000 -55.38000 54.88000 -57.00000 56.50000)
   (net "GND"))
   (wire (path TOP 0.63500 26.50000 61.50000 26.50000 60.70600 25.48400 59.69000 22.86000 59.69000
   22.09000 60.46000 18.50000 60.46000) (net "GND"))
   (wire (path TOP 0.63500 -17.84000 33.38000 -19.38500 34.92500 -26.45500 34.92500 -28.00000 33.38000
  ) (net "GND"))
   (wire (path TOP 0.63500 -25.42000 52.00000 -26.76000 53.34000 -30.58000 53.34000 -32.12000 54.88000
  ) (net "GND"))
   (wire (path TOP 0.63500 -37.20000 54.88000 -37.20000 56.51500 -40.64500 56.51500 -42.28000 54.88000
  ) (net "GND"))
   (wire (path TOP 0.63500 -42.28000 54.88000 -42.28000 53.34000 -45.82000 53.34000 -47.36000 54.88000
  ) (net "GND"))
  (wire (path TOP 0.63500 19.00000 33.50000 22.50000 33.50000) (net "GND"))
  (wire (path TOP 0.63500 19.00000 40.00000 22.50000 40.00000) (net "GND"))
   (wire (path TOP 0.63500 23.50000 49.50000 20.93000 52.07000 14.60500 52.07000) (net "VCC/VDD")
  )
   (wire (path TOP 0.63500 -22.88000 44.38000 -24.71500 42.54500 -28.99500 42.54500 -30.54000 41.00000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.63500 15.88000 57.12000 14.50000 58.50000 13.00000 58.50000) (net "VCC/VDD")
  )
   (wire (path TOP 0.63500 -27.04000 62.50000 -25.40500 64.13500 -21.05500 64.13500 -19.54000 62.62000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.63500 6.98500 55.24500 5.08000 53.34000 -4.16000 53.34000 -5.50000 52.00000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.63500 -6.98500 41.27500 -6.98500 37.46500 -8.25500 36.19500 -15.24000 36.19500
    -16.51000 34.92500 -16.51000 31.75000 -20.38000 31.75000 -20.38000 33.38000) (net "VCC/VDD")
  )
   (wire (path TOP 0.63500 -37.20000 62.50000 -38.74000 60.96000 -45.82000 60.96000 -47.36000 62.50000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.63500 -32.12000 62.50000 -32.12000 60.96000 -28.58000 60.96000 -27.04000 62.50000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.63500 -32.12000 62.50000 -32.12000 64.13500 -35.56500 64.13500 -37.20000 62.50000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.63500 -54.60000 34.50000 -54.60000 32.38500 -50.38000 32.38500 -50.38000 34.50000
  ) (net "VCC/VDD"))
  (wire (path TOP 0.63500 -22.92000 33.38000 -25.46000 33.38000) (net "VCC/VDD"))
  (wire (path TOP 0.63500 -20.38000 33.38000 -22.92000 33.38000) (net "VCC/VDD"))
   (wire (path TOP 0.63500 -21.59000 50.80000 -21.78375 50.60625 -29.10625 50.60625 -30.50000 52.00000
  ) (net "VCC/VDD"))
   (wire (path BOT 0.63500 -15.26000 44.38000 -15.26000 47.62500 -12.72000 50.16500 -12.72000 52.00000
  ) (net "#00000"))
   (wire (path BOT 0.63500 -2.96000 44.38000 -1.73000 43.15000 -1.73000 34.77000 -0.46000 33.50000
  ) (net "#00001"))
   (wire (path BOT 0.63500 -16.51000 48.26000 -17.80000 46.97000 -17.80000 44.38000)
   (net "#00001"))
   (wire (path BOT 0.63500 -16.51000 48.26000 -16.51000 50.75000 -15.26000 52.00000)
   (net "#00001"))
   (wire (path BOT 0.63500 -30.50000 44.38000 -30.50000 45.72000 -28.59500 45.72000 -27.96000 45.08500
   -27.96000 44.38000) (net "#00002"))
   (wire (path BOT 0.63500 -25.42000 44.38000 -26.67000 45.63000 -26.67000 50.71000 -27.96000 52.00000
  ) (net "#00003"))
   (wire (path BOT 0.63500 -45.80000 33.30000 -47.62500 33.30000 -48.89500 34.57000 -48.89500 36.19500
   -52.49000 39.79000 -52.49000 49.74000) (net "#00004"))
   (wire (path BOT 0.63500 -45.80000 36.30000 -47.62500 38.12500 -47.62500 46.98500 -50.38000 49.74000
  ) (net "#00005"))
   (wire (path BOT 0.63500 15.50000 47.00000 13.98000 47.00000 12.70000 45.72000 12.70000 41.80000
   14.50000 40.00000) (net "#00012"))
  (wire (path BOT 0.63500 14.50000 40.00000 14.50000 33.50000) (net "#00012"))
  (wire (path BOT 0.63500 27.00000 40.00000 27.00000 33.50000) (net "#00015"))
   (wire (path BOT 0.63500 7.20000 44.38000 5.36500 42.54500 0.83000 42.54500 0.83000 33.02000
   -0.44000 31.75000 -3.79000 31.75000 -5.54000 33.50000) (net "#00019"))
   (wire (path BOT 0.63500 -3.00000 33.50000 -4.42500 34.92500 -7.62000 34.92500 -11.43000 31.11500
    -17.78000 31.11500 -19.05000 32.38500 -19.05000 43.09000 -20.34000 44.38000) (net "#00022")
  )
   (wire (path BOT 0.63500 -4.30000 62.62000 -4.30000 60.32500 0.52500 55.50000 2.84000 55.50000
  ) (net "#00028"))
  (wire (path BOT 0.63500 -52.50000 63.00000 -52.50000 56.50000) (net "#00028"))
   (wire (path BOT 0.63500 -22.92000 41.00000 -28.99500 34.92500 -32.03000 34.92500 -33.65500 33.30000
   -35.64000 33.30000) (net "#00079"))
   (wire (path BOT 0.63500 -20.38000 41.00000 -20.38000 35.50000 -21.59000 34.29000 -21.59000 31.75000
    -37.46500 31.75000 -38.73500 33.02000 -38.73500 35.03000 -37.46500 36.30000 -35.64000 36.30000
  ) (net "#00081"))
   (wire (path BOT 0.63500 -28.00000 41.00000 -30.26500 38.73500 -32.38500 38.73500 -33.65500 40.00500
   -33.65500 46.31500 -35.64000 48.30000) (net "#00089"))
   (wire (path BOT 0.63500 -25.46000 41.00000 -27.00500 42.54500 -31.11500 42.54500 -32.38500 43.81500
   -32.38500 48.04500 -35.64000 51.30000) (net "#00091"))
  (wire (path BOT 0.63500 2.84000 58.50000 2.84000 61.50000) (net "#00101"))
   (wire (path BOT 0.63500 20.96000 57.12000 22.20000 55.88000 24.76500 55.88000 24.76500 57.78500
   23.96000 58.59000 23.96000 61.50000) (net "#00102"))
   (wire (path BOT 0.63500 18.42000 49.50000 18.42000 54.58000 20.96000 57.12000) (net "#00102")
  )
   (wire (path BOT 0.63500 23.96000 61.50000 20.69000 64.77000 16.27000 64.77000 13.00000 61.50000
  ) (net "#00102"))
   (wire (path BOT 0.63500 23.50000 57.12000 22.22500 58.39500 22.22500 59.27500 18.50000 63.00000
  ) (net "#00103"))
   (wire (path BOT 0.63500 -19.54000 55.00000 -17.88000 53.34000 -13.33500 53.34000)
   (net "2"))
   (wire (path BOT 0.63500 -40.00500 59.05500 -39.74000 58.79000 -39.74000 54.88000)
   (net "2"))
   (wire (path BOT 0.63500 -9.38000 55.00000 -9.38000 57.78500 -24.86500 57.78500 -29.58000 62.50000
  ) (net "6"))
   (wire (path BOT 0.63500 -6.84000 55.00000 -6.84000 59.05500 -8.11000 60.32500 -8.11000 64.13500
   -33.02500 64.13500 -34.66000 62.50000) (net "7"))
   (wire (path BOT 0.63500 -39.74000 62.50000 -36.83500 65.40500 -6.84000 65.40500 -5.57000 64.13500
   -5.57000 56.27000 -4.30000 55.00000) (net "{VOID}"))
   (wire (path BOT 0.63500 -41.27500 53.34000 -43.55000 53.34000 -43.55000 61.23000 -44.82000 62.50000
  ) (net "ENCODER_ENABLE"))
   (wire (path BOT 0.63500 -17.78000 49.53000 -17.80000 49.55000 -17.80000 52.00000)
   (net "ENCODER_ENABLE"))
   (wire (path BOT 0.63500 -1.76000 55.00000 -3.42000 53.34000 -8.11000 53.34000) (net "GND")
  )
  (wire (path BOT 0.63500 -8.11000 53.34000 -9.38000 53.34000) (net "GND"))
   (wire (path BOT 0.63500 12.70000 49.53000 12.70000 52.07000 11.43000 53.34000 -0.10000 53.34000
   -1.76000 55.00000) (net "GND"))
   (wire (path BOT 0.63500 15.88000 49.50000 17.14500 48.23500 17.14500 41.85500 19.00000 40.00000
  ) (net "GND"))
   (wire (path BOT 0.63500 -9.38000 53.34000 -9.38000 47.72000 -12.72000 44.38000) (net "GND")
  )
   (wire (path BOT 0.63500 28.50000 53.54000 26.50000 55.54000 26.50000 61.50000) (net "GND")
  )
   (wire (path BOT 0.63500 -8.11000 54.61000 -8.11000 58.73750 -10.47750 58.73750 -10.79500 59.05500
  ) (net "GND"))
   (wire (path BOT 0.63500 12.70000 49.53000 9.74000 46.57000 9.74000 44.38000) (net "GND")
  )
   (wire (path BOT 0.63500 -10.79500 59.05500 -12.70000 59.05500 -14.46000 60.81500 -14.46000 62.62000
  ) (net "GND"))
   (wire (path BOT 0.63500 -13.97000 36.19500 -15.02500 36.19500 -17.84000 33.38000)
   (net "GND"))
   (wire (path BOT 0.63500 -10.79500 59.05500 -9.38000 60.47000 -9.38000 62.62000) (net "GND")
  )
   (wire (path BOT 0.63500 -24.50000 54.88000 -24.50000 53.34000 -25.42000 53.34000 -25.42000 52.00000
  ) (net "GND"))
   (wire (path BOT 0.63500 -13.97000 36.19500 -12.76000 34.98500 -12.76000 33.38000)
   (net "GND"))
   (wire (path BOT 0.63500 18.50000 60.46000 18.50000 58.42000 17.14500 58.42000 17.14500 55.87500
   15.88000 54.61000 15.88000 49.50000) (net "GND"))
   (wire (path BOT 0.63500 15.88000 49.50000 12.73000 49.50000 12.70000 49.53000) (net "GND")
  )
  (wire (path BOT 0.63500 -42.28000 54.88000 -42.28000 62.50000) (net "{VOID}"))
  (wire (path BOT 0.63500 19.00000 40.00000 19.00000 33.50000) (net "GND"))
  (wire (path BOT 0.63500 -57.00000 56.50000 -57.00000 63.00000) (net "GND"))
  (wire (path BOT 0.63500 -8.11000 53.34000 -8.11000 54.61000) (net "GND"))
   (wire (path BOT 0.63500 -32.12000 54.88000 -32.12000 53.34000 -35.66000 53.34000 -37.20000 54.88000
  ) (net "GND"))
   (wire (path BOT 0.63500 -9.38000 53.34000 -10.65000 53.34000 -10.65000 56.51500 -22.86500 56.51500
   -24.50000 54.88000) (net "GND"))
   (wire (path BOT 0.63500 -12.72000 44.38000 -13.97000 43.13000 -13.97000 36.19500)
   (net "GND"))
   (wire (path BOT 0.63500 4.66000 52.00000 8.47000 48.19000 8.47000 34.81000 7.16000 33.50000
  ) (net "TIMER_ENABLE"))
   (wire (path BOT 0.63500 -47.36000 62.50000 -50.80000 59.06000 -50.80000 53.54000 -54.60000 49.74000
  ) (net "VCC/VDD"))
   (wire (path BOT 0.63500 -27.04000 54.88000 -32.12000 59.96000 -32.12000 62.50000)
   (net "VCC/VDD"))
   (wire (path BOT 0.63500 -5.50000 52.00000 -6.98500 50.51500 -6.98500 41.27500) (net "VCC/VDD")
  )
   (wire (path BOT 0.63500 -30.50000 52.00000 -29.16000 53.34000 -28.58000 53.34000 -27.04000 54.88000
  ) (net "VCC/VDD"))
   (wire (path BOT 0.63500 14.60500 52.07000 14.60500 55.84500 15.88000 57.12000) (net "VCC/VDD")
  )
   (wire (path BOT 0.63500 28.50000 51.00000 25.00000 51.00000 23.50000 49.50000) (net "VCC/VDD")
  )
   (wire (path BOT 0.63500 23.50000 49.50000 23.50000 47.00000 25.66000 47.00000) (net "VCC/VDD")
  )
   (wire (path BOT 0.63500 -6.98500 41.27500 -6.83000 41.12000 -5.54000 41.12000) (net "VCC/VDD")
  )
   (wire (path BOT 0.63500 13.00000 55.50000 7.24000 55.50000 6.98500 55.24500) (net "VCC/VDD")
  )
  (wire (path BOT 0.63500 -54.60000 49.74000 -54.60000 34.50000) (net "VCC/VDD"))
  (wire (path BOT 0.63500 25.66000 47.00000 25.66000 43.50000) (net "VCC/VDD"))
  (wire (path BOT 0.63500 13.00000 58.50000 13.00000 55.50000) (net "VCC/VDD"))
   (wire (path BOT 0.63500 -22.88000 42.54500 -21.59000 43.83500 -21.59000 50.80000)
   (net "VCC/VDD"))
   (wire (path BOT 0.63500 -21.59000 39.37000 -21.59000 42.54500 -22.88000 42.54500)
   (net "VCC/VDD"))
   (wire (path BOT 0.63500 -22.92000 33.38000 -22.92000 38.04000 -21.59000 39.37000)
   (net "VCC/VDD"))
  (wire (path BOT 0.63500 -22.88000 42.54500 -22.88000 44.38000) (net "VCC/VDD"))
  (via PS5 -16.51000 48.26000 (net "#00001"))
  (via PS5 -13.33500 53.34000 (net "2"))
  (via PS5 -40.00500 59.05500 (net "2"))
  (via PS5 -41.27500 53.34000 (net "ENCODER_ENABLE"))
  (via PS5 -17.78000 49.53000 (net "ENCODER_ENABLE"))
  (via PS5 14.60500 52.07000 (net "VCC/VDD"))
  (via PS5 6.98500 55.24500 (net "VCC/VDD"))
  (via PS5 -6.98500 41.27500 (net "VCC/VDD"))
  (via PS5 -21.59000 50.80000 (net "VCC/VDD"))
 )
)
