Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 21 18:14:56 2022
| Host         : Laptop-HarmonyOs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.954      -59.589                     43                  632        0.203        0.000                      0                  632        3.750        0.000                       0                   178  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.954      -59.589                     43                  632        0.203        0.000                      0                  632        3.750        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack       -1.954ns,  Total Violation      -59.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.954ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/status_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.092ns (32.420%)  route 4.361ns (67.580%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.764    11.321    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  mips/dp/pcreg/status[0]_i_1/O
                         net (fo=1, routed)           0.331    11.777    dmemDecoder/io/SR[0]
    SLICE_X1Y88          FDRE                                         r  dmemDecoder/io/status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.602    10.025    dmemDecoder/io/IOclock
    SLICE_X1Y88          FDRE                                         r  dmemDecoder/io/status_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.426     9.822    dmemDecoder/io/status_reg[0]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 -1.954    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.092ns (31.632%)  route 4.521ns (68.368%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.496    11.937    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X0Y89          FDRE                                         r  dmemDecoder/io/led1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X0Y89          FDRE                                         r  dmemDecoder/io/led1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    dmemDecoder/io/led1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.092ns (31.632%)  route 4.521ns (68.368%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.496    11.937    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    dmemDecoder/io/led1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.092ns (31.632%)  route 4.521ns (68.368%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.496    11.937    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    dmemDecoder/io/led1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.092ns (31.632%)  route 4.521ns (68.368%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.496    11.937    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    dmemDecoder/io/led1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.092ns (31.632%)  route 4.521ns (68.368%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.496    11.937    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X0Y89          FDRE                                         r  dmemDecoder/io/led1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X0Y89          FDRE                                         r  dmemDecoder/io/led1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    dmemDecoder/io/led1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.092ns (31.632%)  route 4.521ns (68.368%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.496    11.937    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    dmemDecoder/io/led1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.797ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 2.092ns (32.085%)  route 4.428ns (67.915%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.403    11.844    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X3Y88          FDRE                                         r  dmemDecoder/io/led1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.602    10.025    dmemDecoder/io/IOclock
    SLICE_X3Y88          FDRE                                         r  dmemDecoder/io/led1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.202    10.046    dmemDecoder/io/led1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                 -1.797    

Slack (VIOLATED) :        -1.797ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led1_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 2.092ns (32.085%)  route 4.428ns (67.915%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.759    11.317    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.441 r  mips/dp/pcreg/led1[11]_i_1/O
                         net (fo=12, routed)          0.403    11.844    dmemDecoder/io/led1_reg[0]_0[0]
    SLICE_X3Y88          FDRE                                         r  dmemDecoder/io/led1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.602    10.025    dmemDecoder/io/IOclock
    SLICE_X3Y88          FDRE                                         r  dmemDecoder/io/led1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.202    10.046    dmemDecoder/io/led1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                 -1.797    

Slack (VIOLATED) :        -1.796ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/pReadData_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.092ns (33.728%)  route 4.111ns (66.272%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.721     5.324    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=190, routed)         0.776     6.555    mips/dp/pcreg/q_reg[2]_rep_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.053     7.732    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA2
    SLICE_X6Y88          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.880 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.861     8.741    mips/dp/alu/rd10[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  mips/dp/alu/status[0]_i_13/O
                         net (fo=1, routed)           0.000     9.069    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_0[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.675 f  mips/dp/pcreg/status_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.576    10.252    mips/dp/pcreg/status_reg[0]_i_7_n_4
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.306    10.558 f  mips/dp/pcreg/status[0]_i_2/O
                         net (fo=7, routed)           0.448    11.006    mips/dp/pcreg/q_reg[2]_rep_2
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.130 r  mips/dp/pcreg/pReadData[7]_i_1/O
                         net (fo=6, routed)           0.397    11.526    dmemDecoder/io/pReadData_reg[7]_1
    SLICE_X2Y90          FDRE                                         r  dmemDecoder/io/pReadData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.603    10.026    dmemDecoder/io/IOclock
    SLICE_X2Y90          FDRE                                         r  dmemDecoder/io/pReadData_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.519     9.730    dmemDecoder/io/pReadData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                 -1.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dmemDecoder/io/led1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.812%)  route 0.153ns (51.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     6.521    dmemDecoder/io/IOclock
    SLICE_X3Y88          FDRE                                         r  dmemDecoder/io/led1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  dmemDecoder/io/led1_reg[6]/Q
                         net (fo=1, routed)           0.153     6.820    dmemDecoder/io/led1[6]
    SLICE_X0Y86          FDRE                                         r  dmemDecoder/io/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     7.037    dmemDecoder/io/IOclock
    SLICE_X0Y86          FDRE                                         r  dmemDecoder/io/led_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.083     6.617    dmemDecoder/io/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.617    
                         arrival time                           6.820    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dmemDecoder/io/led1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.509%)  route 0.161ns (52.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     6.521    dmemDecoder/io/IOclock
    SLICE_X3Y89          FDRE                                         r  dmemDecoder/io/led1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  dmemDecoder/io/led1_reg[5]/Q
                         net (fo=1, routed)           0.161     6.829    dmemDecoder/io/led1[5]
    SLICE_X0Y86          FDRE                                         r  dmemDecoder/io/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     7.037    dmemDecoder/io/IOclock
    SLICE_X0Y86          FDRE                                         r  dmemDecoder/io/led_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.079     6.613    dmemDecoder/io/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dmemDecoder/io/led1_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.854%)  route 0.172ns (54.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     6.521    dmemDecoder/io/IOclock
    SLICE_X3Y88          FDRE                                         r  dmemDecoder/io/led1_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  dmemDecoder/io/led1_reg[8]/Q
                         net (fo=1, routed)           0.172     6.840    dmemDecoder/io/led1[8]
    SLICE_X3Y86          FDRE                                         r  dmemDecoder/io/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     7.037    dmemDecoder/io/IOclock
    SLICE_X3Y86          FDRE                                         r  dmemDecoder/io/led_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.085     6.619    dmemDecoder/io/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.840    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dmemDecoder/io/led1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.892%)  route 0.172ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     6.521    dmemDecoder/io/IOclock
    SLICE_X3Y89          FDRE                                         r  dmemDecoder/io/led1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  dmemDecoder/io/led1_reg[2]/Q
                         net (fo=1, routed)           0.172     6.839    dmemDecoder/io/led1[2]
    SLICE_X3Y86          FDRE                                         r  dmemDecoder/io/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     7.037    dmemDecoder/io/IOclock
    SLICE_X3Y86          FDRE                                         r  dmemDecoder/io/led_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.077     6.611    dmemDecoder/io/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.839    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dmemDecoder/io/led1_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/led_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.896%)  route 0.172ns (54.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     6.521    dmemDecoder/io/IOclock
    SLICE_X1Y89          FDRE                                         r  dmemDecoder/io/led1_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  dmemDecoder/io/led1_reg[10]/Q
                         net (fo=1, routed)           0.172     6.839    dmemDecoder/io/led1[10]
    SLICE_X0Y86          FDRE                                         r  dmemDecoder/io/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     7.037    dmemDecoder/io/IOclock
    SLICE_X0Y86          FDRE                                         r  dmemDecoder/io/led_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.073     6.607    dmemDecoder/io/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.839    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  dmemDecoder/x7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    dmemDecoder/x7/clkdiv_reg_n_0_[10]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  dmemDecoder/x7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    dmemDecoder/x7/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.870     2.035    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    dmemDecoder/x7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.600     1.519    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  dmemDecoder/x7/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.798    dmemDecoder/x7/clkdiv_reg_n_0_[14]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  dmemDecoder/x7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    dmemDecoder/x7/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.871     2.036    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    dmemDecoder/x7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  dmemDecoder/x7/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    dmemDecoder/x7/clkdiv_reg_n_0_[6]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_5
    SLICE_X2Y82          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.869     2.034    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    dmemDecoder/x7/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.597     1.516    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dmemDecoder/x7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.795    dmemDecoder/x7/clkdiv_reg_n_0_[2]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_5
    SLICE_X2Y81          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.868     2.033    dmemDecoder/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.650    dmemDecoder/x7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dmemDecoder/io/pReadData_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/io/pReadData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.874%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     6.518    dmemDecoder/io/IOclock
    SLICE_X7Y85          FDRE                                         r  dmemDecoder/io/pReadData_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.146     6.664 r  dmemDecoder/io/pReadData_reg[1]/Q
                         net (fo=2, routed)           0.170     6.835    dmemDecoder/io/pReadData[1]
    SLICE_X7Y85          LUT4 (Prop_lut4_I3_O)        0.045     6.880 r  dmemDecoder/io/pReadData[1]_i_1/O
                         net (fo=1, routed)           0.000     6.880    dmemDecoder/io/pReadData[1]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  dmemDecoder/io/pReadData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.869     7.034    dmemDecoder/io/IOclock
    SLICE_X7Y85          FDRE                                         r  dmemDecoder/io/pReadData_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.099     6.617    dmemDecoder/io/pReadData_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.617    
                         arrival time                           6.880    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmemDecoder/io/switch1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmemDecoder/io/switch1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmemDecoder/io/switch1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y89     dmemDecoder/io/switch1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y87     dmemDecoder/io/switch1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     dmemDecoder/io/switch1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmemDecoder/io/switch1_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmemDecoder/io/switch1_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y86     dmemDecoder/io/switch1_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y94     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y94     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y94     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y94     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y95     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK



