/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [30:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[79] ? in_data[32] : in_data[90];
  assign celloutsig_0_28z = celloutsig_0_15z ? celloutsig_0_5z : celloutsig_0_15z;
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[7] : celloutsig_0_2z;
  assign celloutsig_0_36z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_18z;
  assign celloutsig_0_37z = celloutsig_0_36z ? celloutsig_0_15z : in_data[85];
  assign celloutsig_1_0z = in_data[169] ? in_data[172] : in_data[160];
  assign celloutsig_1_1z = in_data[173] ? in_data[173] : in_data[185];
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_3z : in_data[43];
  assign celloutsig_1_5z = celloutsig_1_0z ? in_data[142] : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_0z ? celloutsig_1_3z[2] : celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_5z ? in_data[140] : celloutsig_1_8z;
  assign celloutsig_1_10z = celloutsig_1_3z[1] ? celloutsig_1_5z : celloutsig_1_3z[0];
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_0z : in_data[159];
  assign celloutsig_1_12z = celloutsig_1_9z ? celloutsig_1_1z : celloutsig_1_3z[0];
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_3z : celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_10z ? celloutsig_1_0z : celloutsig_1_12z;
  assign celloutsig_1_19z = celloutsig_1_11z ? celloutsig_1_11z : in_data[98];
  assign celloutsig_0_6z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_2z;
  assign celloutsig_0_15z = in_data[92] ? celloutsig_0_2z : celloutsig_0_0z;
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_0z;
  assign celloutsig_0_10z = celloutsig_0_0z ? celloutsig_0_6z : celloutsig_0_0z;
  assign celloutsig_0_12z = celloutsig_0_6z ? celloutsig_0_10z : celloutsig_0_6z;
  assign celloutsig_0_17z = celloutsig_0_4z ? celloutsig_0_11z[18] : celloutsig_0_11z[30];
  assign celloutsig_0_18z = celloutsig_0_6z ? celloutsig_0_4z : celloutsig_0_15z;
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_0z : in_data[27];
  always_latch
    if (clkin_data[64]) celloutsig_0_38z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_38z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_17z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[132:129];
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 31'h00000000;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { in_data[44:27], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
