# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/nomodeset/code/loongchip/IP/myCPU -y /home/nomodeset/code/loongchip/IP/CONFREG -y /home/nomodeset/code/loongchip/IP/AXI_DELAY_RAND -y /home/nomodeset/code/loongchip/IP/AXI_SRAM_BRIDGE -y /home/nomodeset/code/loongchip/IP/AMBA -y /home/nomodeset/code/loongchip/IP/APB_DEV -y /home/nomodeset/code/loongchip/IP/APB_DEV/URT -y /home/nomodeset/code/loongchip/IP/APB_DEV/NAND -y ../testbench -y /home/nomodeset/code/loongchip/chip/soc_demo/sim --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc simu_top.v /home/nomodeset/code/loongchip/IP/myCPU/addr_trans.v /home/nomodeset/code/loongchip/IP/myCPU/alu.v /home/nomodeset/code/loongchip/IP/myCPU/axi_bridge.v /home/nomodeset/code/loongchip/IP/myCPU/btb.v /home/nomodeset/code/loongchip/IP/myCPU/csr.v /home/nomodeset/code/loongchip/IP/myCPU/dcache.v /home/nomodeset/code/loongchip/IP/myCPU/div.v /home/nomodeset/code/loongchip/IP/myCPU/exe_stage.v /home/nomodeset/code/loongchip/IP/myCPU/icache.v /home/nomodeset/code/loongchip/IP/myCPU/id_stage.v /home/nomodeset/code/loongchip/IP/myCPU/if_stage.v /home/nomodeset/code/loongchip/IP/myCPU/mem_stage.v /home/nomodeset/code/loongchip/IP/myCPU/mul.v /home/nomodeset/code/loongchip/IP/myCPU/mycpu_top.v /home/nomodeset/code/loongchip/IP/myCPU/perf_counter.v /home/nomodeset/code/loongchip/IP/myCPU/regfile.v /home/nomodeset/code/loongchip/IP/myCPU/tlb_entry.v /home/nomodeset/code/loongchip/IP/myCPU/tools.v /home/nomodeset/code/loongchip/IP/myCPU/wb_stage.v /home/nomodeset/code/loongchip/IP/CONFREG/confreg_sim.v /home/nomodeset/code/loongchip/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/nomodeset/code/loongchip/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/nomodeset/code/loongchip/IP/AMBA/axi2apb.v /home/nomodeset/code/loongchip/IP/AMBA/axi_mux_sim.v /home/nomodeset/code/loongchip/IP/APB_DEV/apb_dev_top.v /home/nomodeset/code/loongchip/IP/APB_DEV/apb_mux2.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/raminfr.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_receiver.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_regs.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_rfifo.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_sync_flops.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_tfifo.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_top.v /home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_transmitter.v /home/nomodeset/code/loongchip/IP/APB_DEV/NAND/nand.v"
S      8015 41838791  1710213621   830257718  1710213621   830257718 "../testbench/simu_top.v"
S     33567 41838624  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/AMBA/axi2apb.v"
S     31584 41838625  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/AMBA/axi_mux_sim.v"
S     77690 41838629  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/NAND/nand.v"
S      2451 41838631  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/raminfr.v"
S      4885 41838632  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_defines.h"
S     11576 41838633  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_receiver.v"
S     18592 41838634  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_regs.v"
S      5178 41838635  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_rfifo.v"
S      2831 41838636  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598 41838637  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_tfifo.v"
S      3471 41838638  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_top.v"
S      8347 41838639  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/URT/uart_transmitter.v"
S     12956 41838640  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/apb_dev_top.v"
S      6277 41838642  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/apb_mux2.v"
S      4053 41838643  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/APB_DEV/nand_module.v"
S      8630 41838645  1710213621   778256887  1710213621   778256887 "/home/nomodeset/code/loongchip/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670 41838647  1710213621   782256950  1710213621   782256950 "/home/nomodeset/code/loongchip/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23274 41838651  1710213621   782256950  1710213621   782256950 "/home/nomodeset/code/loongchip/IP/CONFREG/confreg_sim.v"
S      8823 41838680  1710213621   822257590  1710213621   822257590 "/home/nomodeset/code/loongchip/IP/myCPU/addr_trans.v"
S      3066 41838681  1710213621   822257590  1710213621   822257590 "/home/nomodeset/code/loongchip/IP/myCPU/alu.v"
S     12430 41838682  1710213621   822257590  1710213621   822257590 "/home/nomodeset/code/loongchip/IP/myCPU/axi_bridge.v"
S     10432 41838683  1710213621   822257590  1710213621   822257590 "/home/nomodeset/code/loongchip/IP/myCPU/btb.v"
S      1415 41838684  1710213621   822257590  1710213621   822257590 "/home/nomodeset/code/loongchip/IP/myCPU/csr.h"
S     19973 41838685  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/csr.v"
S     29895 41838686  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/dcache.v"
S      2509 41838687  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/div.v"
S     12522 41838688  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/exe_stage.v"
S     20445 41838689  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/icache.v"
S     35751 41838690  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/id_stage.v"
S     11834 41838691  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/if_stage.v"
S     11839 41838692  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/mem_stage.v"
S      6068 41838693  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/mul.v"
S       338 41838694  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/mycpu.h"
S     31390 41838695  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/mycpu_top.v"
S      1623 41838696  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/perf_counter.v"
S       730 41838697  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/regfile.v"
S     32229 41838698  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/tlb_entry.v"
S       790 41838699  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/tools.v"
S      9747 41838700  1710213621   826257653  1710213621   826257653 "/home/nomodeset/code/loongchip/IP/myCPU/wb_stage.v"
S      3510 41838737  1710213621   830257718  1710213621   830257718 "/home/nomodeset/code/loongchip/chip/soc_demo/sim/config.h"
S     34089 41838738  1710213621   830257718  1710213621   830257718 "/home/nomodeset/code/loongchip/chip/soc_demo/sim/soc_top.v"
S  14741384 19041690  1710214519   920797250  1688330192           0 "/usr/bin/verilator_bin"
S      4926 19682318  1710214520    12800544  1688330192           0 "/usr/share/verilator/include/verilated_std.sv"
T      6578 41839513  1710214568   950519898  1710214568   950519898 "obj_dir/Vsimu_top.cpp"
T      4077 41839512  1710214568   950519898  1710214568   950519898 "obj_dir/Vsimu_top.h"
T      1496 41839545  1710214569   314532453  1710214569   314532453 "obj_dir/Vsimu_top.mk"
T     29757 41839511  1710214568   950519898  1710214568   950519898 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T      1159 41839509  1710214568   946519760  1710214568   946519760 "obj_dir/Vsimu_top__Syms.cpp"
T      1235 41839510  1710214568   946519760  1710214568   946519760 "obj_dir/Vsimu_top__Syms.h"
T   1071485 41839540  1710214569   290531626  1710214569   290531626 "obj_dir/Vsimu_top__Trace__0.cpp"
T    993213 41839536  1710214569   238529833  1710214569   238529833 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T    677782 41839541  1710214569   302532040  1710214569   302532040 "obj_dir/Vsimu_top__Trace__1.cpp"
T   1174429 41839537  1710214569   254530384  1710214569   254530384 "obj_dir/Vsimu_top__Trace__1__Slow.cpp"
T    996730 41839542  1710214569   314532453  1710214569   314532453 "obj_dir/Vsimu_top__Trace__2.cpp"
T    658704 41839538  1710214569   262530660  1710214569   262530660 "obj_dir/Vsimu_top__Trace__2__Slow.cpp"
T       934 41839543  1710214569   314532453  1710214569   314532453 "obj_dir/Vsimu_top__Trace__3.cpp"
T    954026 41839539  1710214569   278531212  1710214569   278531212 "obj_dir/Vsimu_top__Trace__3__Slow.cpp"
T    769420 41839514  1710214568   962520312  1710214568   962520312 "obj_dir/Vsimu_top___024root.h"
T      2736 41839525  1710214569   114525556  1710214569   114525556 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T      1964 41839516  1710214569     2521693  1710214569     2521693 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0__Slow.cpp"
T    903467 41839526  1710214569   126525970  1710214569   126525970 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T   1023054 41839517  1710214569    10521969  1710214569    10521969 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T    979647 41839527  1710214569   138526384  1710214569   138526384 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1.cpp"
T    774395 41839518  1710214569    18522245  1710214569    18522245 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1__Slow.cpp"
T    732634 41839528  1710214569   146526659  1710214569   146526659 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2.cpp"
T    677475 41839519  1710214569    26522521  1710214569    26522521 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2__Slow.cpp"
T    732779 41839529  1710214569   154526935  1710214569   154526935 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3.cpp"
T    688740 41839520  1710214569    38522935  1710214569    38522935 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3__Slow.cpp"
T   1069290 41839530  1710214569   166527350  1710214569   166527350 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4.cpp"
T    826294 41839521  1710214569    50523348  1710214569    50523348 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4__Slow.cpp"
T   1266950 41839531  1710214569   178527763  1710214569   178527763 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5.cpp"
T   1490977 41839522  1710214569    66523901  1710214569    66523901 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5__Slow.cpp"
T    798189 41839532  1710214569   190528177  1710214569   190528177 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6.cpp"
T   1622957 41839523  1710214569    82524452  1710214569    82524452 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6__Slow.cpp"
T    670664 41839533  1710214569   198528453  1710214569   198528453 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7.cpp"
T   1335169 41839524  1710214569    98525004  1710214569    98525004 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7__Slow.cpp"
T   1835929 41839534  1710214569   218529143  1710214569   218529143 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8.cpp"
T     85922 41839535  1710214569   218529143  1710214569   218529143 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__9.cpp"
T   1337242 41839515  1710214568   986521140  1710214568   986521140 "obj_dir/Vsimu_top___024root__Slow.cpp"
T      4007 41839546  1710214569   314532453  1710214569   314532453 "obj_dir/Vsimu_top__ver.d"
T         0        0  1710214569   314532453  1710214569   314532453 "obj_dir/Vsimu_top__verFiles.dat"
T      2678 41839544  1710214569   314532453  1710214569   314532453 "obj_dir/Vsimu_top_classes.mk"
