LIBRARY ieee; 
USE ieee.std_logic_1164.all;

ENTITY ADD IS 
	PORT (OP1, OP2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0); --8 BIT A INPUT
			OP: OUT STD_LOGIC_VECTOR (16 DOWNTO 0));-- 8 BIT Q OUTPUT
END ADD; 
ARCHITECTURE BEHAVIOR OF ADD IS
BEGIN 
	PROCESS (OP1, OP2, OP)
	BEGIN
		OP1 <= OP(3 DOWNTO 0);
		OP2 <= OP(7 DOWNTO 4);
	END PROCESS;
END BEHAVIOR;