|ethernet
FPGA_GCLK1 => ~NO_FANOUT~
rst => _.IN1
rst => data_o_valid_reg1.OUTPUTSELECT
rst => data_o_valid_reg2.OUTPUTSELECT
rst => icache_wr_en.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_wr_addr.OUTPUTSELECT
rst => icache_rd_en.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
rst => icache_rd_addr.OUTPUTSELECT
E_RESET <= udp:udp_inst.phy_eth_rst
E_RXC => E_RXC.IN2
E_RXDV => E_RXDV.IN1
E_RXD[0] => E_RXD[0].IN1
E_RXD[1] => E_RXD[1].IN1
E_RXD[2] => E_RXD[2].IN1
E_RXD[3] => E_RXD[3].IN1
E_RXER => E_RXER.IN1
E_TXC => E_TXC.IN1
E_TXEN <= udp:udp_inst.phy_eth_txen
E_TXD[0] <= udp:udp_inst.phy_eth_tdata
E_TXD[1] <= udp:udp_inst.phy_eth_tdata
E_TXD[2] <= udp:udp_inst.phy_eth_tdata
E_TXD[3] <= udp:udp_inst.phy_eth_tdata
cache_data[0] <= udp_icache:udp_icache_inst0.q
cache_data[1] <= udp_icache:udp_icache_inst0.q
cache_data[2] <= udp_icache:udp_icache_inst0.q
cache_data[3] <= udp_icache:udp_icache_inst0.q
cache_data[4] <= udp_icache:udp_icache_inst0.q
cache_data[5] <= udp_icache:udp_icache_inst0.q
cache_data[6] <= udp_icache:udp_icache_inst0.q
cache_data[7] <= udp_icache:udp_icache_inst0.q
cache_data[8] <= udp_icache:udp_icache_inst0.q
cache_data[9] <= udp_icache:udp_icache_inst0.q
cache_data[10] <= udp_icache:udp_icache_inst0.q
cache_data[11] <= udp_icache:udp_icache_inst0.q
cache_data[12] <= udp_icache:udp_icache_inst0.q
cache_data[13] <= udp_icache:udp_icache_inst0.q
cache_data[14] <= udp_icache:udp_icache_inst0.q
cache_data[15] <= udp_icache:udp_icache_inst0.q
cache_data[16] <= udp_icache:udp_icache_inst0.q
cache_data[17] <= udp_icache:udp_icache_inst0.q
cache_data[18] <= udp_icache:udp_icache_inst0.q
cache_data[19] <= udp_icache:udp_icache_inst0.q
cache_data[20] <= udp_icache:udp_icache_inst0.q
cache_data[21] <= udp_icache:udp_icache_inst0.q
cache_data[22] <= udp_icache:udp_icache_inst0.q
cache_data[23] <= udp_icache:udp_icache_inst0.q
cache_data[24] <= udp_icache:udp_icache_inst0.q
cache_data[25] <= udp_icache:udp_icache_inst0.q
cache_data[26] <= udp_icache:udp_icache_inst0.q
cache_data[27] <= udp_icache:udp_icache_inst0.q
cache_data[28] <= udp_icache:udp_icache_inst0.q
cache_data[29] <= udp_icache:udp_icache_inst0.q
cache_data[30] <= udp_icache:udp_icache_inst0.q
cache_data[31] <= udp_icache:udp_icache_inst0.q


|ethernet|udp:udp_inst
phy_eth_rst <= <VCC>
phy_eth_tclk => phy_eth_tclk.IN2
phy_eth_txen <= ipsend:b2v_inst.txen
phy_eth_tdata[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
phy_eth_tdata[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
phy_eth_tdata[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
phy_eth_tdata[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
phy_eth_txer <= ipsend:b2v_inst.txer
phy_eth_rxc => phy_eth_rxc.IN1
phy_eth_rxdv => phy_eth_rxdv.IN1
phy_eth_rdata[0] => phy_eth_rdata[0].IN1
phy_eth_rdata[1] => phy_eth_rdata[1].IN1
phy_eth_rdata[2] => phy_eth_rdata[2].IN1
phy_eth_rdata[3] => phy_eth_rdata[3].IN1
phy_eth_rxer => phy_eth_rxer.IN1
valid_ip_p <= iprecieve:b2v_inst8.valid_ip_P
data_o_valid <= iprecieve:b2v_inst8.data_o_valid
icache_wr_data[0] <= iprecieve:b2v_inst8.data_o
icache_wr_data[1] <= iprecieve:b2v_inst8.data_o
icache_wr_data[2] <= iprecieve:b2v_inst8.data_o
icache_wr_data[3] <= iprecieve:b2v_inst8.data_o
icache_wr_data[4] <= iprecieve:b2v_inst8.data_o
icache_wr_data[5] <= iprecieve:b2v_inst8.data_o
icache_wr_data[6] <= iprecieve:b2v_inst8.data_o
icache_wr_data[7] <= iprecieve:b2v_inst8.data_o
icache_wr_data[8] <= iprecieve:b2v_inst8.data_o
icache_wr_data[9] <= iprecieve:b2v_inst8.data_o
icache_wr_data[10] <= iprecieve:b2v_inst8.data_o
icache_wr_data[11] <= iprecieve:b2v_inst8.data_o
icache_wr_data[12] <= iprecieve:b2v_inst8.data_o
icache_wr_data[13] <= iprecieve:b2v_inst8.data_o
icache_wr_data[14] <= iprecieve:b2v_inst8.data_o
icache_wr_data[15] <= iprecieve:b2v_inst8.data_o
icache_wr_data[16] <= iprecieve:b2v_inst8.data_o
icache_wr_data[17] <= iprecieve:b2v_inst8.data_o
icache_wr_data[18] <= iprecieve:b2v_inst8.data_o
icache_wr_data[19] <= iprecieve:b2v_inst8.data_o
icache_wr_data[20] <= iprecieve:b2v_inst8.data_o
icache_wr_data[21] <= iprecieve:b2v_inst8.data_o
icache_wr_data[22] <= iprecieve:b2v_inst8.data_o
icache_wr_data[23] <= iprecieve:b2v_inst8.data_o
icache_wr_data[24] <= iprecieve:b2v_inst8.data_o
icache_wr_data[25] <= iprecieve:b2v_inst8.data_o
icache_wr_data[26] <= iprecieve:b2v_inst8.data_o
icache_wr_data[27] <= iprecieve:b2v_inst8.data_o
icache_wr_data[28] <= iprecieve:b2v_inst8.data_o
icache_wr_data[29] <= iprecieve:b2v_inst8.data_o
icache_wr_data[30] <= iprecieve:b2v_inst8.data_o
icache_wr_data[31] <= iprecieve:b2v_inst8.data_o
tx_finish <= tx_finish.DB_MAX_OUTPUT_PORT_TYPE
rx_finish <= rx_finish.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|udp:udp_inst|ipsend:b2v_inst
clk => mema[0][0].CLK
clk => mema[0][1].CLK
clk => mema[0][2].CLK
clk => mema[0][3].CLK
clk => mema[0][4].CLK
clk => mema[0][5].CLK
clk => mema[0][6].CLK
clk => mema[0][7].CLK
clk => mema[0][8].CLK
clk => mema[0][9].CLK
clk => mema[0][10].CLK
clk => mema[0][11].CLK
clk => mema[0][12].CLK
clk => mema[0][13].CLK
clk => mema[0][14].CLK
clk => mema[0][15].CLK
clk => mema[0][16].CLK
clk => mema[0][17].CLK
clk => mema[0][18].CLK
clk => mema[0][19].CLK
clk => mema[0][20].CLK
clk => mema[0][21].CLK
clk => mema[0][22].CLK
clk => mema[0][23].CLK
clk => mema[0][24].CLK
clk => mema[0][25].CLK
clk => mema[0][26].CLK
clk => mema[0][27].CLK
clk => mema[0][28].CLK
clk => mema[0][29].CLK
clk => mema[0][30].CLK
clk => mema[0][31].CLK
clk => mema[1][0].CLK
clk => mema[1][1].CLK
clk => mema[1][2].CLK
clk => mema[1][3].CLK
clk => mema[1][4].CLK
clk => mema[1][5].CLK
clk => mema[1][6].CLK
clk => mema[1][7].CLK
clk => mema[1][8].CLK
clk => mema[1][9].CLK
clk => mema[1][10].CLK
clk => mema[1][11].CLK
clk => mema[1][12].CLK
clk => mema[1][13].CLK
clk => mema[1][14].CLK
clk => mema[1][15].CLK
clk => mema[1][16].CLK
clk => mema[1][17].CLK
clk => mema[1][18].CLK
clk => mema[1][19].CLK
clk => mema[1][20].CLK
clk => mema[1][21].CLK
clk => mema[1][22].CLK
clk => mema[1][23].CLK
clk => mema[1][24].CLK
clk => mema[1][25].CLK
clk => mema[1][26].CLK
clk => mema[1][27].CLK
clk => mema[1][28].CLK
clk => mema[1][29].CLK
clk => mema[1][30].CLK
clk => mema[1][31].CLK
clk => mema[2][0].CLK
clk => mema[2][1].CLK
clk => mema[2][2].CLK
clk => mema[2][3].CLK
clk => mema[2][4].CLK
clk => mema[2][5].CLK
clk => mema[2][6].CLK
clk => mema[2][7].CLK
clk => mema[2][8].CLK
clk => mema[2][9].CLK
clk => mema[2][10].CLK
clk => mema[2][11].CLK
clk => mema[2][12].CLK
clk => mema[2][13].CLK
clk => mema[2][14].CLK
clk => mema[2][15].CLK
clk => mema[2][16].CLK
clk => mema[2][17].CLK
clk => mema[2][18].CLK
clk => mema[2][19].CLK
clk => mema[2][20].CLK
clk => mema[2][21].CLK
clk => mema[2][22].CLK
clk => mema[2][23].CLK
clk => mema[2][24].CLK
clk => mema[2][25].CLK
clk => mema[2][26].CLK
clk => mema[2][27].CLK
clk => mema[2][28].CLK
clk => mema[2][29].CLK
clk => mema[2][30].CLK
clk => mema[2][31].CLK
clk => mema[3][0].CLK
clk => mema[3][1].CLK
clk => mema[3][2].CLK
clk => mema[3][3].CLK
clk => mema[3][4].CLK
clk => mema[3][5].CLK
clk => mema[3][6].CLK
clk => mema[3][7].CLK
clk => mema[3][8].CLK
clk => mema[3][9].CLK
clk => mema[3][10].CLK
clk => mema[3][11].CLK
clk => mema[3][12].CLK
clk => mema[3][13].CLK
clk => mema[3][14].CLK
clk => mema[3][15].CLK
clk => mema[3][16].CLK
clk => mema[3][17].CLK
clk => mema[3][18].CLK
clk => mema[3][19].CLK
clk => mema[3][20].CLK
clk => mema[3][21].CLK
clk => mema[3][22].CLK
clk => mema[3][23].CLK
clk => mema[3][24].CLK
clk => mema[3][25].CLK
clk => mema[3][26].CLK
clk => mema[3][27].CLK
clk => mema[3][28].CLK
clk => mema[3][29].CLK
clk => mema[3][30].CLK
clk => mema[3][31].CLK
clk => mema[4][0].CLK
clk => mema[4][1].CLK
clk => mema[4][2].CLK
clk => mema[4][3].CLK
clk => mema[4][4].CLK
clk => mema[4][5].CLK
clk => mema[4][6].CLK
clk => mema[4][7].CLK
clk => mema[4][8].CLK
clk => mema[4][9].CLK
clk => mema[4][10].CLK
clk => mema[4][11].CLK
clk => mema[4][12].CLK
clk => mema[4][13].CLK
clk => mema[4][14].CLK
clk => mema[4][15].CLK
clk => mema[4][16].CLK
clk => mema[4][17].CLK
clk => mema[4][18].CLK
clk => mema[4][19].CLK
clk => mema[4][20].CLK
clk => mema[4][21].CLK
clk => mema[4][22].CLK
clk => mema[4][23].CLK
clk => mema[4][24].CLK
clk => mema[4][25].CLK
clk => mema[4][26].CLK
clk => mema[4][27].CLK
clk => mema[4][28].CLK
clk => mema[4][29].CLK
clk => mema[4][30].CLK
clk => mema[4][31].CLK
clk => mema[5][0].CLK
clk => mema[5][1].CLK
clk => mema[5][2].CLK
clk => mema[5][3].CLK
clk => mema[5][4].CLK
clk => mema[5][5].CLK
clk => mema[5][6].CLK
clk => mema[5][7].CLK
clk => mema[5][8].CLK
clk => mema[5][9].CLK
clk => mema[5][10].CLK
clk => mema[5][11].CLK
clk => mema[5][12].CLK
clk => mema[5][13].CLK
clk => mema[5][14].CLK
clk => mema[5][15].CLK
clk => mema[5][16].CLK
clk => mema[5][17].CLK
clk => mema[5][18].CLK
clk => mema[5][19].CLK
clk => mema[5][20].CLK
clk => mema[5][21].CLK
clk => mema[5][22].CLK
clk => mema[5][23].CLK
clk => mema[5][24].CLK
clk => mema[5][25].CLK
clk => mema[5][26].CLK
clk => mema[5][27].CLK
clk => mema[5][28].CLK
clk => mema[5][29].CLK
clk => mema[5][30].CLK
clk => mema[5][31].CLK
clk => mema[6][0].CLK
clk => mema[6][1].CLK
clk => mema[6][2].CLK
clk => mema[6][3].CLK
clk => mema[6][4].CLK
clk => mema[6][5].CLK
clk => mema[6][6].CLK
clk => mema[6][7].CLK
clk => mema[6][8].CLK
clk => mema[6][9].CLK
clk => mema[6][10].CLK
clk => mema[6][11].CLK
clk => mema[6][12].CLK
clk => mema[6][13].CLK
clk => mema[6][14].CLK
clk => mema[6][15].CLK
clk => mema[6][16].CLK
clk => mema[6][17].CLK
clk => mema[6][18].CLK
clk => mema[6][19].CLK
clk => mema[6][20].CLK
clk => mema[6][21].CLK
clk => mema[6][22].CLK
clk => mema[6][23].CLK
clk => mema[6][24].CLK
clk => mema[6][25].CLK
clk => mema[6][26].CLK
clk => mema[6][27].CLK
clk => mema[6][28].CLK
clk => mema[6][29].CLK
clk => mema[6][30].CLK
clk => mema[6][31].CLK
clk => check_buffer[0].CLK
clk => check_buffer[1].CLK
clk => check_buffer[2].CLK
clk => check_buffer[3].CLK
clk => check_buffer[4].CLK
clk => check_buffer[5].CLK
clk => check_buffer[6].CLK
clk => check_buffer[7].CLK
clk => check_buffer[8].CLK
clk => check_buffer[9].CLK
clk => check_buffer[10].CLK
clk => check_buffer[11].CLK
clk => check_buffer[12].CLK
clk => check_buffer[13].CLK
clk => check_buffer[14].CLK
clk => check_buffer[15].CLK
clk => check_buffer[16].CLK
clk => check_buffer[17].CLK
clk => check_buffer[18].CLK
clk => check_buffer[19].CLK
clk => check_buffer[20].CLK
clk => check_buffer[21].CLK
clk => check_buffer[22].CLK
clk => check_buffer[23].CLK
clk => check_buffer[24].CLK
clk => check_buffer[25].CLK
clk => check_buffer[26].CLK
clk => check_buffer[27].CLK
clk => check_buffer[28].CLK
clk => check_buffer[29].CLK
clk => check_buffer[30].CLK
clk => check_buffer[31].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => txer~reg0.CLK
clk => datain_reg[0].CLK
clk => datain_reg[1].CLK
clk => datain_reg[2].CLK
clk => datain_reg[3].CLK
clk => datain_reg[4].CLK
clk => datain_reg[5].CLK
clk => datain_reg[6].CLK
clk => datain_reg[7].CLK
clk => datain_reg[8].CLK
clk => datain_reg[9].CLK
clk => datain_reg[10].CLK
clk => datain_reg[11].CLK
clk => datain_reg[12].CLK
clk => datain_reg[13].CLK
clk => datain_reg[14].CLK
clk => datain_reg[15].CLK
clk => datain_reg[16].CLK
clk => datain_reg[17].CLK
clk => datain_reg[18].CLK
clk => datain_reg[19].CLK
clk => datain_reg[20].CLK
clk => datain_reg[21].CLK
clk => datain_reg[22].CLK
clk => datain_reg[23].CLK
clk => datain_reg[24].CLK
clk => datain_reg[25].CLK
clk => datain_reg[26].CLK
clk => datain_reg[27].CLK
clk => datain_reg[28].CLK
clk => datain_reg[29].CLK
clk => datain_reg[30].CLK
clk => datain_reg[31].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => crcre~reg0.CLK
clk => tx_finish~reg0.CLK
clk => txen~reg0.CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => crcen~reg0.CLK
clk => package_cnt[0].CLK
clk => package_cnt[1].CLK
clk => package_cnt[2].CLK
clk => package_cnt[3].CLK
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
crcnext[28] => dataout.DATAB
crcnext[29] => dataout.DATAB
crcnext[30] => dataout.DATAB
crcnext[31] => dataout.DATAB
crc[0] => dataout.DATAB
crc[1] => dataout.DATAB
crc[2] => dataout.DATAB
crc[3] => dataout.DATAB
crc[4] => dataout.DATAB
crc[5] => dataout.DATAB
crc[6] => dataout.DATAB
crc[7] => dataout.DATAB
crc[8] => dataout.DATAB
crc[9] => dataout.DATAB
crc[10] => dataout.DATAB
crc[11] => dataout.DATAB
crc[12] => dataout.DATAB
crc[13] => dataout.DATAB
crc[14] => dataout.DATAB
crc[15] => dataout.DATAB
crc[16] => dataout.DATAB
crc[17] => dataout.DATAB
crc[18] => dataout.DATAB
crc[19] => dataout.DATAB
crc[20] => dataout.DATAB
crc[21] => dataout.DATAB
crc[22] => dataout.DATAB
crc[23] => dataout.DATAB
crc[24] => dataout.DATAB
crc[25] => dataout.DATAB
crc[26] => dataout.DATAB
crc[27] => dataout.DATAB
crc[28] => ~NO_FANOUT~
crc[29] => ~NO_FANOUT~
crc[30] => ~NO_FANOUT~
crc[31] => ~NO_FANOUT~
clr => state.OUTPUTSELECT
clr => state.OUTPUTSELECT
clr => state.OUTPUTSELECT
clr => package_cnt.OUTPUTSELECT
clr => package_cnt.OUTPUTSELECT
clr => package_cnt.OUTPUTSELECT
clr => package_cnt.OUTPUTSELECT
clr => mema[2][2].ENA
clr => mema[2][1].ENA
clr => mema[2][0].ENA
clr => mema[1][31].ENA
clr => mema[1][30].ENA
clr => mema[1][29].ENA
clr => mema[1][28].ENA
clr => mema[1][27].ENA
clr => mema[1][26].ENA
clr => mema[1][25].ENA
clr => mema[1][24].ENA
clr => mema[1][23].ENA
clr => mema[1][22].ENA
clr => mema[1][21].ENA
clr => mema[1][20].ENA
clr => mema[1][19].ENA
clr => mema[1][18].ENA
clr => mema[1][17].ENA
clr => mema[1][16].ENA
clr => mema[1][15].ENA
clr => mema[1][14].ENA
clr => mema[1][13].ENA
clr => mema[1][12].ENA
clr => mema[1][11].ENA
clr => mema[1][10].ENA
clr => mema[1][9].ENA
clr => mema[1][8].ENA
clr => mema[1][7].ENA
clr => mema[1][6].ENA
clr => mema[1][5].ENA
clr => mema[1][4].ENA
clr => mema[1][3].ENA
clr => mema[1][2].ENA
clr => mema[1][1].ENA
clr => mema[1][0].ENA
clr => mema[0][31].ENA
clr => mema[0][30].ENA
clr => mema[0][29].ENA
clr => mema[0][28].ENA
clr => mema[0][27].ENA
clr => mema[0][26].ENA
clr => mema[0][25].ENA
clr => mema[0][24].ENA
clr => mema[0][23].ENA
clr => mema[0][22].ENA
clr => mema[0][21].ENA
clr => mema[0][20].ENA
clr => mema[0][19].ENA
clr => mema[0][18].ENA
clr => mema[0][17].ENA
clr => mema[0][16].ENA
clr => mema[0][15].ENA
clr => mema[0][14].ENA
clr => mema[0][13].ENA
clr => mema[0][12].ENA
clr => mema[0][11].ENA
clr => mema[0][10].ENA
clr => mema[0][9].ENA
clr => mema[0][8].ENA
clr => mema[0][7].ENA
clr => mema[0][6].ENA
clr => mema[0][5].ENA
clr => mema[0][4].ENA
clr => mema[0][3].ENA
clr => mema[0][2].ENA
clr => mema[0][1].ENA
clr => mema[0][0].ENA
clr => mema[2][3].ENA
clr => mema[2][4].ENA
clr => mema[2][5].ENA
clr => mema[2][6].ENA
clr => mema[2][7].ENA
clr => mema[2][8].ENA
clr => mema[2][9].ENA
clr => mema[2][10].ENA
clr => mema[2][11].ENA
clr => mema[2][12].ENA
clr => mema[2][13].ENA
clr => mema[2][14].ENA
clr => mema[2][15].ENA
clr => mema[2][16].ENA
clr => mema[2][17].ENA
clr => mema[2][18].ENA
clr => mema[2][19].ENA
clr => mema[2][20].ENA
clr => mema[2][21].ENA
clr => mema[2][22].ENA
clr => mema[2][23].ENA
clr => mema[2][24].ENA
clr => mema[2][25].ENA
clr => mema[2][26].ENA
clr => mema[2][27].ENA
clr => mema[2][28].ENA
clr => mema[2][29].ENA
clr => mema[2][30].ENA
clr => mema[2][31].ENA
clr => mema[3][0].ENA
clr => mema[3][1].ENA
clr => mema[3][2].ENA
clr => mema[3][3].ENA
clr => mema[3][4].ENA
clr => mema[3][5].ENA
clr => mema[3][6].ENA
clr => mema[3][7].ENA
clr => mema[3][8].ENA
clr => mema[3][9].ENA
clr => mema[3][10].ENA
clr => mema[3][11].ENA
clr => mema[3][12].ENA
clr => mema[3][13].ENA
clr => mema[3][14].ENA
clr => mema[3][15].ENA
clr => mema[3][16].ENA
clr => mema[3][17].ENA
clr => mema[3][18].ENA
clr => mema[3][19].ENA
clr => mema[3][20].ENA
clr => mema[3][21].ENA
clr => mema[3][22].ENA
clr => mema[3][23].ENA
clr => mema[3][24].ENA
clr => mema[3][25].ENA
clr => mema[3][26].ENA
clr => mema[3][27].ENA
clr => mema[3][28].ENA
clr => mema[3][29].ENA
clr => mema[3][30].ENA
clr => mema[3][31].ENA
clr => mema[4][0].ENA
clr => mema[4][1].ENA
clr => mema[4][2].ENA
clr => mema[4][3].ENA
clr => mema[4][4].ENA
clr => mema[4][5].ENA
clr => mema[4][6].ENA
clr => mema[4][7].ENA
clr => mema[4][8].ENA
clr => mema[4][9].ENA
clr => mema[4][10].ENA
clr => mema[4][11].ENA
clr => mema[4][12].ENA
clr => mema[4][13].ENA
clr => mema[4][14].ENA
clr => mema[4][15].ENA
clr => mema[4][16].ENA
clr => mema[4][17].ENA
clr => mema[4][18].ENA
clr => mema[4][19].ENA
clr => mema[4][20].ENA
clr => mema[4][21].ENA
clr => mema[4][22].ENA
clr => mema[4][23].ENA
clr => mema[4][24].ENA
clr => mema[4][25].ENA
clr => mema[4][26].ENA
clr => mema[4][27].ENA
clr => mema[4][28].ENA
clr => mema[4][29].ENA
clr => mema[4][30].ENA
clr => mema[4][31].ENA
clr => mema[5][0].ENA
clr => mema[5][1].ENA
clr => mema[5][2].ENA
clr => mema[5][3].ENA
clr => mema[5][4].ENA
clr => mema[5][5].ENA
clr => mema[5][6].ENA
clr => mema[5][7].ENA
clr => mema[5][8].ENA
clr => mema[5][9].ENA
clr => mema[5][10].ENA
clr => mema[5][11].ENA
clr => mema[5][12].ENA
clr => mema[5][13].ENA
clr => mema[5][14].ENA
clr => mema[5][15].ENA
clr => mema[5][16].ENA
clr => mema[5][17].ENA
clr => mema[5][18].ENA
clr => mema[5][19].ENA
clr => mema[5][20].ENA
clr => mema[5][21].ENA
clr => mema[5][22].ENA
clr => mema[5][23].ENA
clr => mema[5][24].ENA
clr => mema[5][25].ENA
clr => mema[5][26].ENA
clr => mema[5][27].ENA
clr => mema[5][28].ENA
clr => mema[5][29].ENA
clr => mema[5][30].ENA
clr => mema[5][31].ENA
clr => mema[6][0].ENA
clr => mema[6][1].ENA
clr => mema[6][2].ENA
clr => mema[6][3].ENA
clr => mema[6][4].ENA
clr => mema[6][5].ENA
clr => mema[6][6].ENA
clr => mema[6][7].ENA
clr => mema[6][8].ENA
clr => mema[6][9].ENA
clr => mema[6][10].ENA
clr => mema[6][11].ENA
clr => mema[6][12].ENA
clr => mema[6][13].ENA
clr => mema[6][14].ENA
clr => mema[6][15].ENA
clr => mema[6][16].ENA
clr => mema[6][17].ENA
clr => mema[6][18].ENA
clr => mema[6][19].ENA
clr => mema[6][20].ENA
clr => mema[6][21].ENA
clr => mema[6][22].ENA
clr => mema[6][23].ENA
clr => mema[6][24].ENA
clr => mema[6][25].ENA
clr => mema[6][26].ENA
clr => mema[6][27].ENA
clr => mema[6][28].ENA
clr => mema[6][29].ENA
clr => mema[6][30].ENA
clr => mema[6][31].ENA
clr => check_buffer[0].ENA
clr => check_buffer[1].ENA
clr => check_buffer[2].ENA
clr => check_buffer[3].ENA
clr => check_buffer[4].ENA
clr => check_buffer[5].ENA
clr => check_buffer[6].ENA
clr => check_buffer[7].ENA
clr => check_buffer[8].ENA
clr => check_buffer[9].ENA
clr => check_buffer[10].ENA
clr => check_buffer[11].ENA
clr => check_buffer[12].ENA
clr => check_buffer[13].ENA
clr => check_buffer[14].ENA
clr => check_buffer[15].ENA
clr => check_buffer[16].ENA
clr => check_buffer[17].ENA
clr => check_buffer[18].ENA
clr => check_buffer[19].ENA
clr => check_buffer[20].ENA
clr => check_buffer[21].ENA
clr => check_buffer[22].ENA
clr => check_buffer[23].ENA
clr => check_buffer[24].ENA
clr => check_buffer[25].ENA
clr => check_buffer[26].ENA
clr => check_buffer[27].ENA
clr => check_buffer[28].ENA
clr => check_buffer[29].ENA
clr => check_buffer[30].ENA
clr => check_buffer[31].ENA
clr => j[0].ENA
clr => j[1].ENA
clr => j[2].ENA
clr => j[3].ENA
clr => j[4].ENA
clr => i[0].ENA
clr => i[1].ENA
clr => i[2].ENA
clr => i[3].ENA
clr => i[4].ENA
clr => txer~reg0.ENA
clr => datain_reg[0].ENA
clr => datain_reg[1].ENA
clr => datain_reg[2].ENA
clr => datain_reg[3].ENA
clr => datain_reg[4].ENA
clr => datain_reg[5].ENA
clr => datain_reg[6].ENA
clr => datain_reg[7].ENA
clr => datain_reg[8].ENA
clr => datain_reg[9].ENA
clr => datain_reg[10].ENA
clr => datain_reg[11].ENA
clr => datain_reg[12].ENA
clr => datain_reg[13].ENA
clr => datain_reg[14].ENA
clr => datain_reg[15].ENA
clr => datain_reg[16].ENA
clr => datain_reg[17].ENA
clr => datain_reg[18].ENA
clr => datain_reg[19].ENA
clr => datain_reg[20].ENA
clr => datain_reg[21].ENA
clr => datain_reg[22].ENA
clr => datain_reg[23].ENA
clr => datain_reg[24].ENA
clr => datain_reg[25].ENA
clr => datain_reg[26].ENA
clr => datain_reg[27].ENA
clr => datain_reg[28].ENA
clr => datain_reg[29].ENA
clr => datain_reg[30].ENA
clr => datain_reg[31].ENA
clr => p[0].ENA
clr => p[1].ENA
clr => p[2].ENA
clr => p[3].ENA
clr => p[4].ENA
clr => k[0].ENA
clr => k[1].ENA
clr => k[2].ENA
clr => k[3].ENA
clr => k[4].ENA
clr => k[5].ENA
clr => crcre~reg0.ENA
clr => tx_finish~reg0.ENA
clr => txen~reg0.ENA
clr => q[0].ENA
clr => q[1].ENA
clr => q[2].ENA
clr => q[3].ENA
clr => q[4].ENA
clr => dataout[0]~reg0.ENA
clr => dataout[1]~reg0.ENA
clr => dataout[2]~reg0.ENA
clr => dataout[3]~reg0.ENA
clr => crcen~reg0.ENA
rx_finish => Mux34.IN7
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txen <= txen~reg0.DB_MAX_OUTPUT_PORT_TYPE
txer <= txer~reg0.DB_MAX_OUTPUT_PORT_TYPE
crcen <= crcen~reg0.DB_MAX_OUTPUT_PORT_TYPE
crcre <= crcre~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_finish <= tx_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
udp_tx_cmd[0] => datain_reg.DATAB
udp_tx_cmd[0] => Equal0.IN31
udp_tx_cmd[0] => Equal1.IN31
udp_tx_cmd[0] => Equal2.IN31
udp_tx_cmd[0] => Equal3.IN31
udp_tx_cmd[0] => Equal4.IN31
udp_tx_cmd[1] => datain_reg.DATAB
udp_tx_cmd[1] => Equal0.IN13
udp_tx_cmd[1] => Equal1.IN14
udp_tx_cmd[1] => Equal2.IN15
udp_tx_cmd[1] => Equal3.IN13
udp_tx_cmd[1] => Equal4.IN17
udp_tx_cmd[2] => datain_reg.DATAB
udp_tx_cmd[2] => Equal0.IN30
udp_tx_cmd[2] => Equal1.IN30
udp_tx_cmd[2] => Equal2.IN30
udp_tx_cmd[2] => Equal3.IN30
udp_tx_cmd[2] => Equal4.IN30
udp_tx_cmd[3] => datain_reg.DATAB
udp_tx_cmd[3] => Equal0.IN29
udp_tx_cmd[3] => Equal1.IN29
udp_tx_cmd[3] => Equal2.IN29
udp_tx_cmd[3] => Equal3.IN29
udp_tx_cmd[3] => Equal4.IN29
udp_tx_cmd[4] => datain_reg.DATAB
udp_tx_cmd[4] => Equal0.IN12
udp_tx_cmd[4] => Equal1.IN13
udp_tx_cmd[4] => Equal2.IN14
udp_tx_cmd[4] => Equal3.IN12
udp_tx_cmd[4] => Equal4.IN16
udp_tx_cmd[5] => datain_reg.DATAB
udp_tx_cmd[5] => Equal0.IN28
udp_tx_cmd[5] => Equal1.IN28
udp_tx_cmd[5] => Equal2.IN28
udp_tx_cmd[5] => Equal3.IN28
udp_tx_cmd[5] => Equal4.IN28
udp_tx_cmd[6] => datain_reg.DATAB
udp_tx_cmd[6] => Equal0.IN11
udp_tx_cmd[6] => Equal1.IN12
udp_tx_cmd[6] => Equal2.IN13
udp_tx_cmd[6] => Equal3.IN11
udp_tx_cmd[6] => Equal4.IN15
udp_tx_cmd[7] => datain_reg.DATAB
udp_tx_cmd[7] => Equal0.IN10
udp_tx_cmd[7] => Equal1.IN11
udp_tx_cmd[7] => Equal2.IN12
udp_tx_cmd[7] => Equal3.IN10
udp_tx_cmd[7] => Equal4.IN14
udp_tx_cmd[8] => datain_reg.DATAB
udp_tx_cmd[8] => Equal0.IN9
udp_tx_cmd[8] => Equal1.IN10
udp_tx_cmd[8] => Equal2.IN27
udp_tx_cmd[8] => Equal3.IN9
udp_tx_cmd[8] => Equal4.IN13
udp_tx_cmd[9] => datain_reg.DATAB
udp_tx_cmd[9] => Equal0.IN8
udp_tx_cmd[9] => Equal1.IN9
udp_tx_cmd[9] => Equal2.IN26
udp_tx_cmd[9] => Equal3.IN27
udp_tx_cmd[9] => Equal4.IN12
udp_tx_cmd[10] => datain_reg.DATAB
udp_tx_cmd[10] => Equal0.IN7
udp_tx_cmd[10] => Equal1.IN27
udp_tx_cmd[10] => Equal2.IN25
udp_tx_cmd[10] => Equal3.IN26
udp_tx_cmd[10] => Equal4.IN27
udp_tx_cmd[11] => datain_reg.DATAB
udp_tx_cmd[11] => Equal0.IN6
udp_tx_cmd[11] => Equal1.IN8
udp_tx_cmd[11] => Equal2.IN11
udp_tx_cmd[11] => Equal3.IN25
udp_tx_cmd[11] => Equal4.IN11
udp_tx_cmd[12] => datain_reg.DATAB
udp_tx_cmd[12] => Equal0.IN27
udp_tx_cmd[12] => Equal1.IN26
udp_tx_cmd[12] => Equal2.IN10
udp_tx_cmd[12] => Equal3.IN8
udp_tx_cmd[12] => Equal4.IN10
udp_tx_cmd[13] => datain_reg.DATAB
udp_tx_cmd[13] => Equal0.IN26
udp_tx_cmd[13] => Equal1.IN25
udp_tx_cmd[13] => Equal2.IN24
udp_tx_cmd[13] => Equal3.IN24
udp_tx_cmd[13] => Equal4.IN26
udp_tx_cmd[14] => datain_reg.DATAB
udp_tx_cmd[14] => Equal0.IN25
udp_tx_cmd[14] => Equal1.IN24
udp_tx_cmd[14] => Equal2.IN23
udp_tx_cmd[14] => Equal3.IN23
udp_tx_cmd[14] => Equal4.IN25
udp_tx_cmd[15] => datain_reg.DATAB
udp_tx_cmd[15] => Equal0.IN5
udp_tx_cmd[15] => Equal1.IN7
udp_tx_cmd[15] => Equal2.IN9
udp_tx_cmd[15] => Equal3.IN7
udp_tx_cmd[15] => Equal4.IN9
udp_tx_cmd[16] => datain_reg.DATAB
udp_tx_cmd[16] => Equal0.IN24
udp_tx_cmd[16] => Equal1.IN23
udp_tx_cmd[16] => Equal2.IN8
udp_tx_cmd[16] => Equal3.IN22
udp_tx_cmd[16] => Equal4.IN8
udp_tx_cmd[17] => datain_reg.DATAB
udp_tx_cmd[17] => Equal0.IN23
udp_tx_cmd[17] => Equal1.IN22
udp_tx_cmd[17] => Equal2.IN22
udp_tx_cmd[17] => Equal3.IN6
udp_tx_cmd[17] => Equal4.IN7
udp_tx_cmd[18] => datain_reg.DATAB
udp_tx_cmd[18] => Equal0.IN22
udp_tx_cmd[18] => Equal1.IN6
udp_tx_cmd[18] => Equal2.IN7
udp_tx_cmd[18] => Equal3.IN21
udp_tx_cmd[18] => Equal4.IN24
udp_tx_cmd[19] => datain_reg.DATAB
udp_tx_cmd[19] => Equal0.IN21
udp_tx_cmd[19] => Equal1.IN5
udp_tx_cmd[19] => Equal2.IN6
udp_tx_cmd[19] => Equal3.IN5
udp_tx_cmd[19] => Equal4.IN23
udp_tx_cmd[20] => datain_reg.DATAB
udp_tx_cmd[20] => Equal0.IN4
udp_tx_cmd[20] => Equal1.IN21
udp_tx_cmd[20] => Equal2.IN21
udp_tx_cmd[20] => Equal3.IN20
udp_tx_cmd[20] => Equal4.IN6
udp_tx_cmd[21] => datain_reg.DATAB
udp_tx_cmd[21] => Equal0.IN20
udp_tx_cmd[21] => Equal1.IN20
udp_tx_cmd[21] => Equal2.IN20
udp_tx_cmd[21] => Equal3.IN19
udp_tx_cmd[21] => Equal4.IN22
udp_tx_cmd[22] => datain_reg.DATAB
udp_tx_cmd[22] => Equal0.IN19
udp_tx_cmd[22] => Equal1.IN19
udp_tx_cmd[22] => Equal2.IN19
udp_tx_cmd[22] => Equal3.IN18
udp_tx_cmd[22] => Equal4.IN21
udp_tx_cmd[23] => datain_reg.DATAB
udp_tx_cmd[23] => Equal0.IN3
udp_tx_cmd[23] => Equal1.IN4
udp_tx_cmd[23] => Equal2.IN5
udp_tx_cmd[23] => Equal3.IN4
udp_tx_cmd[23] => Equal4.IN5
udp_tx_cmd[24] => datain_reg.DATAB
udp_tx_cmd[24] => Equal0.IN2
udp_tx_cmd[24] => Equal1.IN3
udp_tx_cmd[24] => Equal2.IN4
udp_tx_cmd[24] => Equal3.IN3
udp_tx_cmd[24] => Equal4.IN4
udp_tx_cmd[25] => datain_reg.DATAB
udp_tx_cmd[25] => Equal0.IN18
udp_tx_cmd[25] => Equal1.IN18
udp_tx_cmd[25] => Equal2.IN3
udp_tx_cmd[25] => Equal3.IN17
udp_tx_cmd[25] => Equal4.IN3
udp_tx_cmd[26] => datain_reg.DATAB
udp_tx_cmd[26] => Equal0.IN17
udp_tx_cmd[26] => Equal1.IN2
udp_tx_cmd[26] => Equal2.IN2
udp_tx_cmd[26] => Equal3.IN2
udp_tx_cmd[26] => Equal4.IN2
udp_tx_cmd[27] => datain_reg.DATAB
udp_tx_cmd[27] => Equal0.IN16
udp_tx_cmd[27] => Equal1.IN1
udp_tx_cmd[27] => Equal2.IN1
udp_tx_cmd[27] => Equal3.IN1
udp_tx_cmd[27] => Equal4.IN20
udp_tx_cmd[28] => datain_reg.DATAB
udp_tx_cmd[28] => Equal0.IN1
udp_tx_cmd[28] => Equal1.IN17
udp_tx_cmd[28] => Equal2.IN18
udp_tx_cmd[28] => Equal3.IN16
udp_tx_cmd[28] => Equal4.IN1
udp_tx_cmd[29] => datain_reg.DATAB
udp_tx_cmd[29] => Equal0.IN15
udp_tx_cmd[29] => Equal1.IN16
udp_tx_cmd[29] => Equal2.IN17
udp_tx_cmd[29] => Equal3.IN15
udp_tx_cmd[29] => Equal4.IN19
udp_tx_cmd[30] => datain_reg.DATAB
udp_tx_cmd[30] => Equal0.IN14
udp_tx_cmd[30] => Equal1.IN15
udp_tx_cmd[30] => Equal2.IN16
udp_tx_cmd[30] => Equal3.IN14
udp_tx_cmd[30] => Equal4.IN18
udp_tx_cmd[31] => datain_reg.DATAB
udp_tx_cmd[31] => Equal0.IN0
udp_tx_cmd[31] => Equal1.IN0
udp_tx_cmd[31] => Equal2.IN0
udp_tx_cmd[31] => Equal3.IN0
udp_tx_cmd[31] => Equal4.IN0


|ethernet|udp:udp_inst|crc:b2v_inst4
Clk => Crc[0]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[30]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[0]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[30]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[3] => CrcNext.IN0
Data[3] => CrcNext.IN0
Data[3] => CrcNext.IN0
Data[3] => CrcNext.IN1
Data[2] => CrcNext.IN0
Data[2] => CrcNext.IN1
Data[2] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => Crc[0]~reg0.ENA
Enable => Crc[31]~reg0.ENA
Enable => Crc[30]~reg0.ENA
Enable => Crc[29]~reg0.ENA
Enable => Crc[28]~reg0.ENA
Enable => Crc[27]~reg0.ENA
Enable => Crc[26]~reg0.ENA
Enable => Crc[25]~reg0.ENA
Enable => Crc[24]~reg0.ENA
Enable => Crc[23]~reg0.ENA
Enable => Crc[22]~reg0.ENA
Enable => Crc[21]~reg0.ENA
Enable => Crc[20]~reg0.ENA
Enable => Crc[19]~reg0.ENA
Enable => Crc[18]~reg0.ENA
Enable => Crc[17]~reg0.ENA
Enable => Crc[16]~reg0.ENA
Enable => Crc[15]~reg0.ENA
Enable => Crc[14]~reg0.ENA
Enable => Crc[13]~reg0.ENA
Enable => Crc[12]~reg0.ENA
Enable => Crc[11]~reg0.ENA
Enable => Crc[10]~reg0.ENA
Enable => Crc[9]~reg0.ENA
Enable => Crc[8]~reg0.ENA
Enable => Crc[7]~reg0.ENA
Enable => Crc[6]~reg0.ENA
Enable => Crc[5]~reg0.ENA
Enable => Crc[4]~reg0.ENA
Enable => Crc[3]~reg0.ENA
Enable => Crc[2]~reg0.ENA
Enable => Crc[1]~reg0.ENA
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[0] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[1] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[2] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[3] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[4] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[5] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[6] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[7] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[8] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[9] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[10] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[11] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[12] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[13] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[14] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[15] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[16] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[17] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[18] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[19] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[20] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[21] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[22] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[23] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[24] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[25] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[26] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[27] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[28] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[29] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[30] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[31] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|udp:udp_inst|iprecieve:b2v_inst8
clk => byte_counter[0].CLK
clk => byte_counter[1].CLK
clk => byte_counter[2].CLK
clk => pc_mac[0]~reg0.CLK
clk => pc_mac[1]~reg0.CLK
clk => pc_mac[2]~reg0.CLK
clk => pc_mac[3]~reg0.CLK
clk => pc_mac[4]~reg0.CLK
clk => pc_mac[5]~reg0.CLK
clk => pc_mac[6]~reg0.CLK
clk => pc_mac[7]~reg0.CLK
clk => pc_mac[8]~reg0.CLK
clk => pc_mac[9]~reg0.CLK
clk => pc_mac[10]~reg0.CLK
clk => pc_mac[11]~reg0.CLK
clk => pc_mac[12]~reg0.CLK
clk => pc_mac[13]~reg0.CLK
clk => pc_mac[14]~reg0.CLK
clk => pc_mac[15]~reg0.CLK
clk => pc_mac[16]~reg0.CLK
clk => pc_mac[17]~reg0.CLK
clk => pc_mac[18]~reg0.CLK
clk => pc_mac[19]~reg0.CLK
clk => pc_mac[20]~reg0.CLK
clk => pc_mac[21]~reg0.CLK
clk => pc_mac[22]~reg0.CLK
clk => pc_mac[23]~reg0.CLK
clk => pc_mac[24]~reg0.CLK
clk => pc_mac[25]~reg0.CLK
clk => pc_mac[26]~reg0.CLK
clk => pc_mac[27]~reg0.CLK
clk => pc_mac[28]~reg0.CLK
clk => pc_mac[29]~reg0.CLK
clk => pc_mac[30]~reg0.CLK
clk => pc_mac[31]~reg0.CLK
clk => pc_mac[32]~reg0.CLK
clk => pc_mac[33]~reg0.CLK
clk => pc_mac[34]~reg0.CLK
clk => pc_mac[35]~reg0.CLK
clk => pc_mac[36]~reg0.CLK
clk => pc_mac[37]~reg0.CLK
clk => pc_mac[38]~reg0.CLK
clk => pc_mac[39]~reg0.CLK
clk => pc_mac[40]~reg0.CLK
clk => pc_mac[41]~reg0.CLK
clk => pc_mac[42]~reg0.CLK
clk => pc_mac[43]~reg0.CLK
clk => pc_mac[44]~reg0.CLK
clk => pc_mac[45]~reg0.CLK
clk => pc_mac[46]~reg0.CLK
clk => pc_mac[47]~reg0.CLK
clk => board_mac[0]~reg0.CLK
clk => board_mac[1]~reg0.CLK
clk => board_mac[2]~reg0.CLK
clk => board_mac[3]~reg0.CLK
clk => board_mac[4]~reg0.CLK
clk => board_mac[5]~reg0.CLK
clk => board_mac[6]~reg0.CLK
clk => board_mac[7]~reg0.CLK
clk => board_mac[8]~reg0.CLK
clk => board_mac[9]~reg0.CLK
clk => board_mac[10]~reg0.CLK
clk => board_mac[11]~reg0.CLK
clk => board_mac[12]~reg0.CLK
clk => board_mac[13]~reg0.CLK
clk => board_mac[14]~reg0.CLK
clk => board_mac[15]~reg0.CLK
clk => board_mac[16]~reg0.CLK
clk => board_mac[17]~reg0.CLK
clk => board_mac[18]~reg0.CLK
clk => board_mac[19]~reg0.CLK
clk => board_mac[20]~reg0.CLK
clk => board_mac[21]~reg0.CLK
clk => board_mac[22]~reg0.CLK
clk => board_mac[23]~reg0.CLK
clk => board_mac[24]~reg0.CLK
clk => board_mac[25]~reg0.CLK
clk => board_mac[26]~reg0.CLK
clk => board_mac[27]~reg0.CLK
clk => board_mac[28]~reg0.CLK
clk => board_mac[29]~reg0.CLK
clk => board_mac[30]~reg0.CLK
clk => board_mac[31]~reg0.CLK
clk => board_mac[32]~reg0.CLK
clk => board_mac[33]~reg0.CLK
clk => board_mac[34]~reg0.CLK
clk => board_mac[35]~reg0.CLK
clk => board_mac[36]~reg0.CLK
clk => board_mac[37]~reg0.CLK
clk => board_mac[38]~reg0.CLK
clk => board_mac[39]~reg0.CLK
clk => board_mac[40]~reg0.CLK
clk => board_mac[41]~reg0.CLK
clk => board_mac[42]~reg0.CLK
clk => board_mac[43]~reg0.CLK
clk => board_mac[44]~reg0.CLK
clk => board_mac[45]~reg0.CLK
clk => board_mac[46]~reg0.CLK
clk => board_mac[47]~reg0.CLK
clk => mymac[0].CLK
clk => mymac[1].CLK
clk => mymac[2].CLK
clk => mymac[3].CLK
clk => mymac[4].CLK
clk => mymac[5].CLK
clk => mymac[6].CLK
clk => mymac[7].CLK
clk => mymac[8].CLK
clk => mymac[9].CLK
clk => mymac[10].CLK
clk => mymac[11].CLK
clk => mymac[12].CLK
clk => mymac[13].CLK
clk => mymac[14].CLK
clk => mymac[15].CLK
clk => mymac[16].CLK
clk => mymac[17].CLK
clk => mymac[18].CLK
clk => mymac[19].CLK
clk => mymac[20].CLK
clk => mymac[21].CLK
clk => mymac[22].CLK
clk => mymac[23].CLK
clk => mymac[24].CLK
clk => mymac[25].CLK
clk => mymac[26].CLK
clk => mymac[27].CLK
clk => mymac[28].CLK
clk => mymac[29].CLK
clk => mymac[30].CLK
clk => mymac[31].CLK
clk => mymac[32].CLK
clk => mymac[33].CLK
clk => mymac[34].CLK
clk => mymac[35].CLK
clk => mymac[36].CLK
clk => mymac[37].CLK
clk => mymac[38].CLK
clk => mymac[39].CLK
clk => mymac[40].CLK
clk => mymac[41].CLK
clk => mymac[42].CLK
clk => mymac[43].CLK
clk => mymac[44].CLK
clk => mymac[45].CLK
clk => mymac[46].CLK
clk => mymac[47].CLK
clk => mymac[48].CLK
clk => mymac[49].CLK
clk => mymac[50].CLK
clk => mymac[51].CLK
clk => mymac[52].CLK
clk => mymac[53].CLK
clk => mymac[54].CLK
clk => mymac[55].CLK
clk => mymac[56].CLK
clk => mymac[57].CLK
clk => mymac[58].CLK
clk => mymac[59].CLK
clk => mymac[60].CLK
clk => mymac[61].CLK
clk => mymac[62].CLK
clk => mymac[63].CLK
clk => mymac[64].CLK
clk => mymac[65].CLK
clk => mymac[66].CLK
clk => mymac[67].CLK
clk => mymac[68].CLK
clk => mymac[69].CLK
clk => mymac[70].CLK
clk => mymac[71].CLK
clk => mymac[72].CLK
clk => mymac[73].CLK
clk => mymac[74].CLK
clk => mymac[75].CLK
clk => mymac[76].CLK
clk => mymac[77].CLK
clk => mymac[78].CLK
clk => mymac[79].CLK
clk => mymac[80].CLK
clk => mymac[81].CLK
clk => mymac[82].CLK
clk => mymac[83].CLK
clk => mymac[84].CLK
clk => mymac[85].CLK
clk => mymac[86].CLK
clk => mymac[87].CLK
clk => IP_Prtcl[0]~reg0.CLK
clk => IP_Prtcl[1]~reg0.CLK
clk => IP_Prtcl[2]~reg0.CLK
clk => IP_Prtcl[3]~reg0.CLK
clk => IP_Prtcl[4]~reg0.CLK
clk => IP_Prtcl[5]~reg0.CLK
clk => IP_Prtcl[6]~reg0.CLK
clk => IP_Prtcl[7]~reg0.CLK
clk => IP_Prtcl[8]~reg0.CLK
clk => IP_Prtcl[9]~reg0.CLK
clk => IP_Prtcl[10]~reg0.CLK
clk => IP_Prtcl[11]~reg0.CLK
clk => IP_Prtcl[12]~reg0.CLK
clk => IP_Prtcl[13]~reg0.CLK
clk => IP_Prtcl[14]~reg0.CLK
clk => IP_Prtcl[15]~reg0.CLK
clk => myIP_Prtcl[0].CLK
clk => myIP_Prtcl[1].CLK
clk => myIP_Prtcl[2].CLK
clk => myIP_Prtcl[3].CLK
clk => myIP_Prtcl[4].CLK
clk => myIP_Prtcl[5].CLK
clk => myIP_Prtcl[6].CLK
clk => myIP_Prtcl[7].CLK
clk => IP_layer[0]~reg0.CLK
clk => IP_layer[1]~reg0.CLK
clk => IP_layer[2]~reg0.CLK
clk => IP_layer[3]~reg0.CLK
clk => IP_layer[4]~reg0.CLK
clk => IP_layer[5]~reg0.CLK
clk => IP_layer[6]~reg0.CLK
clk => IP_layer[7]~reg0.CLK
clk => IP_layer[8]~reg0.CLK
clk => IP_layer[9]~reg0.CLK
clk => IP_layer[10]~reg0.CLK
clk => IP_layer[11]~reg0.CLK
clk => IP_layer[12]~reg0.CLK
clk => IP_layer[13]~reg0.CLK
clk => IP_layer[14]~reg0.CLK
clk => IP_layer[15]~reg0.CLK
clk => IP_layer[16]~reg0.CLK
clk => IP_layer[17]~reg0.CLK
clk => IP_layer[18]~reg0.CLK
clk => IP_layer[19]~reg0.CLK
clk => IP_layer[20]~reg0.CLK
clk => IP_layer[21]~reg0.CLK
clk => IP_layer[22]~reg0.CLK
clk => IP_layer[23]~reg0.CLK
clk => IP_layer[24]~reg0.CLK
clk => IP_layer[25]~reg0.CLK
clk => IP_layer[26]~reg0.CLK
clk => IP_layer[27]~reg0.CLK
clk => IP_layer[28]~reg0.CLK
clk => IP_layer[29]~reg0.CLK
clk => IP_layer[30]~reg0.CLK
clk => IP_layer[31]~reg0.CLK
clk => IP_layer[32]~reg0.CLK
clk => IP_layer[33]~reg0.CLK
clk => IP_layer[34]~reg0.CLK
clk => IP_layer[35]~reg0.CLK
clk => IP_layer[36]~reg0.CLK
clk => IP_layer[37]~reg0.CLK
clk => IP_layer[38]~reg0.CLK
clk => IP_layer[39]~reg0.CLK
clk => IP_layer[40]~reg0.CLK
clk => IP_layer[41]~reg0.CLK
clk => IP_layer[42]~reg0.CLK
clk => IP_layer[43]~reg0.CLK
clk => IP_layer[44]~reg0.CLK
clk => IP_layer[45]~reg0.CLK
clk => IP_layer[46]~reg0.CLK
clk => IP_layer[47]~reg0.CLK
clk => IP_layer[48]~reg0.CLK
clk => IP_layer[49]~reg0.CLK
clk => IP_layer[50]~reg0.CLK
clk => IP_layer[51]~reg0.CLK
clk => IP_layer[52]~reg0.CLK
clk => IP_layer[53]~reg0.CLK
clk => IP_layer[54]~reg0.CLK
clk => IP_layer[55]~reg0.CLK
clk => IP_layer[56]~reg0.CLK
clk => IP_layer[57]~reg0.CLK
clk => IP_layer[58]~reg0.CLK
clk => IP_layer[59]~reg0.CLK
clk => IP_layer[60]~reg0.CLK
clk => IP_layer[61]~reg0.CLK
clk => IP_layer[62]~reg0.CLK
clk => IP_layer[63]~reg0.CLK
clk => IP_layer[64]~reg0.CLK
clk => IP_layer[65]~reg0.CLK
clk => IP_layer[66]~reg0.CLK
clk => IP_layer[67]~reg0.CLK
clk => IP_layer[68]~reg0.CLK
clk => IP_layer[69]~reg0.CLK
clk => IP_layer[70]~reg0.CLK
clk => IP_layer[71]~reg0.CLK
clk => IP_layer[72]~reg0.CLK
clk => IP_layer[73]~reg0.CLK
clk => IP_layer[74]~reg0.CLK
clk => IP_layer[75]~reg0.CLK
clk => IP_layer[76]~reg0.CLK
clk => IP_layer[77]~reg0.CLK
clk => IP_layer[78]~reg0.CLK
clk => IP_layer[79]~reg0.CLK
clk => IP_layer[80]~reg0.CLK
clk => IP_layer[81]~reg0.CLK
clk => IP_layer[82]~reg0.CLK
clk => IP_layer[83]~reg0.CLK
clk => IP_layer[84]~reg0.CLK
clk => IP_layer[85]~reg0.CLK
clk => IP_layer[86]~reg0.CLK
clk => IP_layer[87]~reg0.CLK
clk => IP_layer[88]~reg0.CLK
clk => IP_layer[89]~reg0.CLK
clk => IP_layer[90]~reg0.CLK
clk => IP_layer[91]~reg0.CLK
clk => IP_layer[92]~reg0.CLK
clk => IP_layer[93]~reg0.CLK
clk => IP_layer[94]~reg0.CLK
clk => IP_layer[95]~reg0.CLK
clk => IP_layer[96]~reg0.CLK
clk => IP_layer[97]~reg0.CLK
clk => IP_layer[98]~reg0.CLK
clk => IP_layer[99]~reg0.CLK
clk => IP_layer[100]~reg0.CLK
clk => IP_layer[101]~reg0.CLK
clk => IP_layer[102]~reg0.CLK
clk => IP_layer[103]~reg0.CLK
clk => IP_layer[104]~reg0.CLK
clk => IP_layer[105]~reg0.CLK
clk => IP_layer[106]~reg0.CLK
clk => IP_layer[107]~reg0.CLK
clk => IP_layer[108]~reg0.CLK
clk => IP_layer[109]~reg0.CLK
clk => IP_layer[110]~reg0.CLK
clk => IP_layer[111]~reg0.CLK
clk => IP_layer[112]~reg0.CLK
clk => IP_layer[113]~reg0.CLK
clk => IP_layer[114]~reg0.CLK
clk => IP_layer[115]~reg0.CLK
clk => IP_layer[116]~reg0.CLK
clk => IP_layer[117]~reg0.CLK
clk => IP_layer[118]~reg0.CLK
clk => IP_layer[119]~reg0.CLK
clk => IP_layer[120]~reg0.CLK
clk => IP_layer[121]~reg0.CLK
clk => IP_layer[122]~reg0.CLK
clk => IP_layer[123]~reg0.CLK
clk => IP_layer[124]~reg0.CLK
clk => IP_layer[125]~reg0.CLK
clk => IP_layer[126]~reg0.CLK
clk => IP_layer[127]~reg0.CLK
clk => IP_layer[128]~reg0.CLK
clk => IP_layer[129]~reg0.CLK
clk => IP_layer[130]~reg0.CLK
clk => IP_layer[131]~reg0.CLK
clk => IP_layer[132]~reg0.CLK
clk => IP_layer[133]~reg0.CLK
clk => IP_layer[134]~reg0.CLK
clk => IP_layer[135]~reg0.CLK
clk => IP_layer[136]~reg0.CLK
clk => IP_layer[137]~reg0.CLK
clk => IP_layer[138]~reg0.CLK
clk => IP_layer[139]~reg0.CLK
clk => IP_layer[140]~reg0.CLK
clk => IP_layer[141]~reg0.CLK
clk => IP_layer[142]~reg0.CLK
clk => IP_layer[143]~reg0.CLK
clk => IP_layer[144]~reg0.CLK
clk => IP_layer[145]~reg0.CLK
clk => IP_layer[146]~reg0.CLK
clk => IP_layer[147]~reg0.CLK
clk => IP_layer[148]~reg0.CLK
clk => IP_layer[149]~reg0.CLK
clk => IP_layer[150]~reg0.CLK
clk => IP_layer[151]~reg0.CLK
clk => IP_layer[152]~reg0.CLK
clk => IP_layer[153]~reg0.CLK
clk => IP_layer[154]~reg0.CLK
clk => IP_layer[155]~reg0.CLK
clk => IP_layer[156]~reg0.CLK
clk => IP_layer[157]~reg0.CLK
clk => IP_layer[158]~reg0.CLK
clk => IP_layer[159]~reg0.CLK
clk => myIP_layer[0].CLK
clk => myIP_layer[1].CLK
clk => myIP_layer[2].CLK
clk => myIP_layer[3].CLK
clk => myIP_layer[4].CLK
clk => myIP_layer[5].CLK
clk => myIP_layer[6].CLK
clk => myIP_layer[7].CLK
clk => myIP_layer[8].CLK
clk => myIP_layer[9].CLK
clk => myIP_layer[10].CLK
clk => myIP_layer[11].CLK
clk => myIP_layer[12].CLK
clk => myIP_layer[13].CLK
clk => myIP_layer[14].CLK
clk => myIP_layer[15].CLK
clk => myIP_layer[16].CLK
clk => myIP_layer[17].CLK
clk => myIP_layer[18].CLK
clk => myIP_layer[19].CLK
clk => myIP_layer[20].CLK
clk => myIP_layer[21].CLK
clk => myIP_layer[22].CLK
clk => myIP_layer[23].CLK
clk => myIP_layer[24].CLK
clk => myIP_layer[25].CLK
clk => myIP_layer[26].CLK
clk => myIP_layer[27].CLK
clk => myIP_layer[28].CLK
clk => myIP_layer[29].CLK
clk => myIP_layer[30].CLK
clk => myIP_layer[31].CLK
clk => myIP_layer[32].CLK
clk => myIP_layer[33].CLK
clk => myIP_layer[34].CLK
clk => myIP_layer[35].CLK
clk => myIP_layer[36].CLK
clk => myIP_layer[37].CLK
clk => myIP_layer[38].CLK
clk => myIP_layer[39].CLK
clk => myIP_layer[40].CLK
clk => myIP_layer[41].CLK
clk => myIP_layer[42].CLK
clk => myIP_layer[43].CLK
clk => myIP_layer[44].CLK
clk => myIP_layer[45].CLK
clk => myIP_layer[46].CLK
clk => myIP_layer[47].CLK
clk => myIP_layer[48].CLK
clk => myIP_layer[49].CLK
clk => myIP_layer[50].CLK
clk => myIP_layer[51].CLK
clk => myIP_layer[52].CLK
clk => myIP_layer[53].CLK
clk => myIP_layer[54].CLK
clk => myIP_layer[55].CLK
clk => myIP_layer[56].CLK
clk => myIP_layer[57].CLK
clk => myIP_layer[58].CLK
clk => myIP_layer[59].CLK
clk => myIP_layer[60].CLK
clk => myIP_layer[61].CLK
clk => myIP_layer[62].CLK
clk => myIP_layer[63].CLK
clk => myIP_layer[64].CLK
clk => myIP_layer[65].CLK
clk => myIP_layer[66].CLK
clk => myIP_layer[67].CLK
clk => myIP_layer[68].CLK
clk => myIP_layer[69].CLK
clk => myIP_layer[70].CLK
clk => myIP_layer[71].CLK
clk => myIP_layer[72].CLK
clk => myIP_layer[73].CLK
clk => myIP_layer[74].CLK
clk => myIP_layer[75].CLK
clk => myIP_layer[76].CLK
clk => myIP_layer[77].CLK
clk => myIP_layer[78].CLK
clk => myIP_layer[79].CLK
clk => myIP_layer[80].CLK
clk => myIP_layer[81].CLK
clk => myIP_layer[82].CLK
clk => myIP_layer[83].CLK
clk => myIP_layer[84].CLK
clk => myIP_layer[85].CLK
clk => myIP_layer[86].CLK
clk => myIP_layer[87].CLK
clk => myIP_layer[88].CLK
clk => myIP_layer[89].CLK
clk => myIP_layer[90].CLK
clk => myIP_layer[91].CLK
clk => myIP_layer[92].CLK
clk => myIP_layer[93].CLK
clk => myIP_layer[94].CLK
clk => myIP_layer[95].CLK
clk => myIP_layer[96].CLK
clk => myIP_layer[97].CLK
clk => myIP_layer[98].CLK
clk => myIP_layer[99].CLK
clk => myIP_layer[100].CLK
clk => myIP_layer[101].CLK
clk => myIP_layer[102].CLK
clk => myIP_layer[103].CLK
clk => myIP_layer[104].CLK
clk => myIP_layer[105].CLK
clk => myIP_layer[106].CLK
clk => myIP_layer[107].CLK
clk => myIP_layer[108].CLK
clk => myIP_layer[109].CLK
clk => myIP_layer[110].CLK
clk => myIP_layer[111].CLK
clk => myIP_layer[112].CLK
clk => myIP_layer[113].CLK
clk => myIP_layer[114].CLK
clk => myIP_layer[115].CLK
clk => myIP_layer[116].CLK
clk => myIP_layer[117].CLK
clk => myIP_layer[118].CLK
clk => myIP_layer[119].CLK
clk => myIP_layer[120].CLK
clk => myIP_layer[121].CLK
clk => myIP_layer[122].CLK
clk => myIP_layer[123].CLK
clk => myIP_layer[124].CLK
clk => myIP_layer[125].CLK
clk => myIP_layer[126].CLK
clk => myIP_layer[127].CLK
clk => myIP_layer[128].CLK
clk => myIP_layer[129].CLK
clk => myIP_layer[130].CLK
clk => myIP_layer[131].CLK
clk => myIP_layer[132].CLK
clk => myIP_layer[133].CLK
clk => myIP_layer[134].CLK
clk => myIP_layer[135].CLK
clk => myIP_layer[136].CLK
clk => myIP_layer[137].CLK
clk => myIP_layer[138].CLK
clk => myIP_layer[139].CLK
clk => myIP_layer[140].CLK
clk => myIP_layer[141].CLK
clk => myIP_layer[142].CLK
clk => myIP_layer[143].CLK
clk => myIP_layer[144].CLK
clk => myIP_layer[145].CLK
clk => myIP_layer[146].CLK
clk => myIP_layer[147].CLK
clk => myIP_layer[148].CLK
clk => myIP_layer[149].CLK
clk => myIP_layer[150].CLK
clk => myIP_layer[151].CLK
clk => valid_ip_P~reg0.CLK
clk => UDP_layer[0]~reg0.CLK
clk => UDP_layer[1]~reg0.CLK
clk => UDP_layer[2]~reg0.CLK
clk => UDP_layer[3]~reg0.CLK
clk => UDP_layer[4]~reg0.CLK
clk => UDP_layer[5]~reg0.CLK
clk => UDP_layer[6]~reg0.CLK
clk => UDP_layer[7]~reg0.CLK
clk => UDP_layer[8]~reg0.CLK
clk => UDP_layer[9]~reg0.CLK
clk => UDP_layer[10]~reg0.CLK
clk => UDP_layer[11]~reg0.CLK
clk => UDP_layer[12]~reg0.CLK
clk => UDP_layer[13]~reg0.CLK
clk => UDP_layer[14]~reg0.CLK
clk => UDP_layer[15]~reg0.CLK
clk => UDP_layer[16]~reg0.CLK
clk => UDP_layer[17]~reg0.CLK
clk => UDP_layer[18]~reg0.CLK
clk => UDP_layer[19]~reg0.CLK
clk => UDP_layer[20]~reg0.CLK
clk => UDP_layer[21]~reg0.CLK
clk => UDP_layer[22]~reg0.CLK
clk => UDP_layer[23]~reg0.CLK
clk => UDP_layer[24]~reg0.CLK
clk => UDP_layer[25]~reg0.CLK
clk => UDP_layer[26]~reg0.CLK
clk => UDP_layer[27]~reg0.CLK
clk => UDP_layer[28]~reg0.CLK
clk => UDP_layer[29]~reg0.CLK
clk => UDP_layer[30]~reg0.CLK
clk => UDP_layer[31]~reg0.CLK
clk => UDP_layer[32]~reg0.CLK
clk => UDP_layer[33]~reg0.CLK
clk => UDP_layer[34]~reg0.CLK
clk => UDP_layer[35]~reg0.CLK
clk => UDP_layer[36]~reg0.CLK
clk => UDP_layer[37]~reg0.CLK
clk => UDP_layer[38]~reg0.CLK
clk => UDP_layer[39]~reg0.CLK
clk => UDP_layer[40]~reg0.CLK
clk => UDP_layer[41]~reg0.CLK
clk => UDP_layer[42]~reg0.CLK
clk => UDP_layer[43]~reg0.CLK
clk => UDP_layer[44]~reg0.CLK
clk => UDP_layer[45]~reg0.CLK
clk => UDP_layer[46]~reg0.CLK
clk => UDP_layer[47]~reg0.CLK
clk => UDP_layer[48]~reg0.CLK
clk => UDP_layer[49]~reg0.CLK
clk => UDP_layer[50]~reg0.CLK
clk => UDP_layer[51]~reg0.CLK
clk => UDP_layer[52]~reg0.CLK
clk => UDP_layer[53]~reg0.CLK
clk => UDP_layer[54]~reg0.CLK
clk => UDP_layer[55]~reg0.CLK
clk => UDP_layer[56]~reg0.CLK
clk => UDP_layer[57]~reg0.CLK
clk => UDP_layer[58]~reg0.CLK
clk => UDP_layer[59]~reg0.CLK
clk => UDP_layer[60]~reg0.CLK
clk => UDP_layer[61]~reg0.CLK
clk => UDP_layer[62]~reg0.CLK
clk => UDP_layer[63]~reg0.CLK
clk => myUDP_layer[0].CLK
clk => myUDP_layer[1].CLK
clk => myUDP_layer[2].CLK
clk => myUDP_layer[3].CLK
clk => myUDP_layer[4].CLK
clk => myUDP_layer[5].CLK
clk => myUDP_layer[6].CLK
clk => myUDP_layer[7].CLK
clk => myUDP_layer[8].CLK
clk => myUDP_layer[9].CLK
clk => myUDP_layer[10].CLK
clk => myUDP_layer[11].CLK
clk => myUDP_layer[12].CLK
clk => myUDP_layer[13].CLK
clk => myUDP_layer[14].CLK
clk => myUDP_layer[15].CLK
clk => myUDP_layer[16].CLK
clk => myUDP_layer[17].CLK
clk => myUDP_layer[18].CLK
clk => myUDP_layer[19].CLK
clk => myUDP_layer[20].CLK
clk => myUDP_layer[21].CLK
clk => myUDP_layer[22].CLK
clk => myUDP_layer[23].CLK
clk => myUDP_layer[24].CLK
clk => myUDP_layer[25].CLK
clk => myUDP_layer[26].CLK
clk => myUDP_layer[27].CLK
clk => myUDP_layer[28].CLK
clk => myUDP_layer[29].CLK
clk => myUDP_layer[30].CLK
clk => myUDP_layer[31].CLK
clk => myUDP_layer[32].CLK
clk => myUDP_layer[33].CLK
clk => myUDP_layer[34].CLK
clk => myUDP_layer[35].CLK
clk => myUDP_layer[36].CLK
clk => myUDP_layer[37].CLK
clk => myUDP_layer[38].CLK
clk => myUDP_layer[39].CLK
clk => myUDP_layer[40].CLK
clk => myUDP_layer[41].CLK
clk => myUDP_layer[42].CLK
clk => myUDP_layer[43].CLK
clk => myUDP_layer[44].CLK
clk => myUDP_layer[45].CLK
clk => myUDP_layer[46].CLK
clk => myUDP_layer[47].CLK
clk => myUDP_layer[48].CLK
clk => myUDP_layer[49].CLK
clk => myUDP_layer[50].CLK
clk => myUDP_layer[51].CLK
clk => myUDP_layer[52].CLK
clk => myUDP_layer[53].CLK
clk => board_IP[0]~reg0.CLK
clk => board_IP[1]~reg0.CLK
clk => board_IP[2]~reg0.CLK
clk => board_IP[3]~reg0.CLK
clk => board_IP[4]~reg0.CLK
clk => board_IP[5]~reg0.CLK
clk => board_IP[6]~reg0.CLK
clk => board_IP[7]~reg0.CLK
clk => board_IP[8]~reg0.CLK
clk => board_IP[9]~reg0.CLK
clk => board_IP[10]~reg0.CLK
clk => board_IP[11]~reg0.CLK
clk => board_IP[12]~reg0.CLK
clk => board_IP[13]~reg0.CLK
clk => board_IP[14]~reg0.CLK
clk => board_IP[15]~reg0.CLK
clk => board_IP[16]~reg0.CLK
clk => board_IP[17]~reg0.CLK
clk => board_IP[18]~reg0.CLK
clk => board_IP[19]~reg0.CLK
clk => board_IP[20]~reg0.CLK
clk => board_IP[21]~reg0.CLK
clk => board_IP[22]~reg0.CLK
clk => board_IP[23]~reg0.CLK
clk => board_IP[24]~reg0.CLK
clk => board_IP[25]~reg0.CLK
clk => board_IP[26]~reg0.CLK
clk => board_IP[27]~reg0.CLK
clk => board_IP[28]~reg0.CLK
clk => board_IP[29]~reg0.CLK
clk => board_IP[30]~reg0.CLK
clk => board_IP[31]~reg0.CLK
clk => pc_IP[0]~reg0.CLK
clk => pc_IP[1]~reg0.CLK
clk => pc_IP[2]~reg0.CLK
clk => pc_IP[3]~reg0.CLK
clk => pc_IP[4]~reg0.CLK
clk => pc_IP[5]~reg0.CLK
clk => pc_IP[6]~reg0.CLK
clk => pc_IP[7]~reg0.CLK
clk => pc_IP[8]~reg0.CLK
clk => pc_IP[9]~reg0.CLK
clk => pc_IP[10]~reg0.CLK
clk => pc_IP[11]~reg0.CLK
clk => pc_IP[12]~reg0.CLK
clk => pc_IP[13]~reg0.CLK
clk => pc_IP[14]~reg0.CLK
clk => pc_IP[15]~reg0.CLK
clk => pc_IP[16]~reg0.CLK
clk => pc_IP[17]~reg0.CLK
clk => pc_IP[18]~reg0.CLK
clk => pc_IP[19]~reg0.CLK
clk => pc_IP[20]~reg0.CLK
clk => pc_IP[21]~reg0.CLK
clk => pc_IP[22]~reg0.CLK
clk => pc_IP[23]~reg0.CLK
clk => pc_IP[24]~reg0.CLK
clk => pc_IP[25]~reg0.CLK
clk => pc_IP[26]~reg0.CLK
clk => pc_IP[27]~reg0.CLK
clk => pc_IP[28]~reg0.CLK
clk => pc_IP[29]~reg0.CLK
clk => pc_IP[30]~reg0.CLK
clk => pc_IP[31]~reg0.CLK
clk => total_len[0]~reg0.CLK
clk => total_len[1]~reg0.CLK
clk => total_len[2]~reg0.CLK
clk => total_len[3]~reg0.CLK
clk => total_len[4]~reg0.CLK
clk => total_len[5]~reg0.CLK
clk => total_len[6]~reg0.CLK
clk => total_len[7]~reg0.CLK
clk => total_len[8]~reg0.CLK
clk => total_len[9]~reg0.CLK
clk => total_len[10]~reg0.CLK
clk => total_len[11]~reg0.CLK
clk => total_len[12]~reg0.CLK
clk => total_len[13]~reg0.CLK
clk => total_len[14]~reg0.CLK
clk => total_len[15]~reg0.CLK
clk => data_cmd[0]~reg0.CLK
clk => data_cmd[1]~reg0.CLK
clk => data_cmd[2]~reg0.CLK
clk => data_cmd[3]~reg0.CLK
clk => data_cmd[4]~reg0.CLK
clk => data_cmd[5]~reg0.CLK
clk => data_cmd[6]~reg0.CLK
clk => data_cmd[7]~reg0.CLK
clk => data_cmd[8]~reg0.CLK
clk => data_cmd[9]~reg0.CLK
clk => data_cmd[10]~reg0.CLK
clk => data_cmd[11]~reg0.CLK
clk => data_cmd[12]~reg0.CLK
clk => data_cmd[13]~reg0.CLK
clk => data_cmd[14]~reg0.CLK
clk => data_cmd[15]~reg0.CLK
clk => data_cmd[16]~reg0.CLK
clk => data_cmd[17]~reg0.CLK
clk => data_cmd[18]~reg0.CLK
clk => data_cmd[19]~reg0.CLK
clk => data_cmd[20]~reg0.CLK
clk => data_cmd[21]~reg0.CLK
clk => data_cmd[22]~reg0.CLK
clk => data_cmd[23]~reg0.CLK
clk => data_cmd[24]~reg0.CLK
clk => data_cmd[25]~reg0.CLK
clk => data_cmd[26]~reg0.CLK
clk => data_cmd[27]~reg0.CLK
clk => data_cmd[28]~reg0.CLK
clk => data_cmd[29]~reg0.CLK
clk => data_cmd[30]~reg0.CLK
clk => data_cmd[31]~reg0.CLK
clk => mydata_num[0]~reg0.CLK
clk => mydata_num[1]~reg0.CLK
clk => mydata_num[2]~reg0.CLK
clk => mydata_num[3]~reg0.CLK
clk => mydata_num[4]~reg0.CLK
clk => mydata_num[5]~reg0.CLK
clk => mydata_num[6]~reg0.CLK
clk => mydata_num[7]~reg0.CLK
clk => mydata_num[8]~reg0.CLK
clk => mydata_num[9]~reg0.CLK
clk => mydata_num[10]~reg0.CLK
clk => mydata_num[11]~reg0.CLK
clk => mydata_num[12]~reg0.CLK
clk => mydata_num[13]~reg0.CLK
clk => mydata_num[14]~reg0.CLK
clk => mydata_num[15]~reg0.CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => data_o[24]~reg0.CLK
clk => data_o[25]~reg0.CLK
clk => data_o[26]~reg0.CLK
clk => data_o[27]~reg0.CLK
clk => data_o[28]~reg0.CLK
clk => data_o[29]~reg0.CLK
clk => data_o[30]~reg0.CLK
clk => data_o[31]~reg0.CLK
clk => state_counter[0].CLK
clk => state_counter[1].CLK
clk => state_counter[2].CLK
clk => state_counter[3].CLK
clk => state_counter[4].CLK
clk => mydata[0].CLK
clk => mydata[1].CLK
clk => mydata[2].CLK
clk => mydata[3].CLK
clk => mydata[4].CLK
clk => mydata[5].CLK
clk => mydata[6].CLK
clk => mydata[7].CLK
clk => mydata[8].CLK
clk => mydata[9].CLK
clk => mydata[10].CLK
clk => mydata[11].CLK
clk => mydata[12].CLK
clk => mydata[13].CLK
clk => mydata[14].CLK
clk => mydata[15].CLK
clk => mydata[16].CLK
clk => mydata[17].CLK
clk => mydata[18].CLK
clk => mydata[19].CLK
clk => mydata[20].CLK
clk => mydata[21].CLK
clk => mydata[22].CLK
clk => mydata[23].CLK
clk => data_o_valid~reg0.CLK
clk => rx_finish~reg0.CLK
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => byte_rxdv.CLK
clk => byte_rxdv_t.CLK
clk => byte_sig.CLK
clk => byte_sig_t.CLK
clk => byte_data[0].CLK
clk => byte_data[1].CLK
clk => byte_data[2].CLK
clk => byte_data[3].CLK
clk => byte_data[4].CLK
clk => byte_data[5].CLK
clk => byte_data[6].CLK
clk => byte_data[7].CLK
clk => sig.CLK
clk => mybyte[4].CLK
clk => mybyte[5].CLK
clk => mybyte[6].CLK
clk => mybyte[7].CLK
datain[0] => byte_data.DATAB
datain[0] => mybyte[4].DATAIN
datain[1] => byte_data.DATAB
datain[1] => mybyte[5].DATAIN
datain[2] => byte_data.DATAB
datain[2] => mybyte[6].DATAIN
datain[3] => byte_data.DATAB
datain[3] => mybyte[7].DATAIN
rxdv => sig.OUTPUTSELECT
rxdv => always3.IN1
rxdv => data_o_valid.IN1
rxdv => byte_rxdv_t.DATAIN
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => byte_data.OUTPUTSELECT
rxdv => mybyte[4].ENA
rxdv => mybyte[5].ENA
rxdv => mybyte[6].ENA
rxdv => mybyte[7].ENA
rxer => ~NO_FANOUT~
tx_finish => state.OUTPUTSELECT
tx_finish => state.OUTPUTSELECT
tx_finish => state.OUTPUTSELECT
tx_finish => state.OUTPUTSELECT
rx_finish <= rx_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[0] <= board_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[1] <= board_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[2] <= board_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[3] <= board_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[4] <= board_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[5] <= board_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[6] <= board_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[7] <= board_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[8] <= board_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[9] <= board_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[10] <= board_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[11] <= board_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[12] <= board_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[13] <= board_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[14] <= board_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[15] <= board_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[16] <= board_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[17] <= board_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[18] <= board_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[19] <= board_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[20] <= board_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[21] <= board_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[22] <= board_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[23] <= board_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[24] <= board_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[25] <= board_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[26] <= board_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[27] <= board_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[28] <= board_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[29] <= board_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[30] <= board_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[31] <= board_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[32] <= board_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[33] <= board_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[34] <= board_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[35] <= board_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[36] <= board_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[37] <= board_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[38] <= board_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[39] <= board_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[40] <= board_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[41] <= board_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[42] <= board_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[43] <= board_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[44] <= board_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[45] <= board_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[46] <= board_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[47] <= board_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[0] <= pc_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[1] <= pc_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[2] <= pc_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[3] <= pc_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[4] <= pc_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[5] <= pc_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[6] <= pc_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[7] <= pc_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[8] <= pc_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[9] <= pc_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[10] <= pc_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[11] <= pc_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[12] <= pc_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[13] <= pc_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[14] <= pc_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[15] <= pc_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[16] <= pc_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[17] <= pc_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[18] <= pc_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[19] <= pc_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[20] <= pc_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[21] <= pc_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[22] <= pc_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[23] <= pc_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[24] <= pc_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[25] <= pc_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[26] <= pc_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[27] <= pc_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[28] <= pc_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[29] <= pc_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[30] <= pc_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[31] <= pc_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[32] <= pc_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[33] <= pc_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[34] <= pc_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[35] <= pc_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[36] <= pc_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[37] <= pc_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[38] <= pc_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[39] <= pc_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[40] <= pc_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[41] <= pc_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[42] <= pc_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[43] <= pc_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[44] <= pc_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[45] <= pc_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[46] <= pc_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[47] <= pc_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[0] <= IP_Prtcl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[1] <= IP_Prtcl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[2] <= IP_Prtcl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[3] <= IP_Prtcl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[4] <= IP_Prtcl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[5] <= IP_Prtcl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[6] <= IP_Prtcl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[7] <= IP_Prtcl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[8] <= IP_Prtcl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[9] <= IP_Prtcl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[10] <= IP_Prtcl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[11] <= IP_Prtcl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[12] <= IP_Prtcl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[13] <= IP_Prtcl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[14] <= IP_Prtcl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[15] <= IP_Prtcl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[0] <= IP_layer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[1] <= IP_layer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[2] <= IP_layer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[3] <= IP_layer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[4] <= IP_layer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[5] <= IP_layer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[6] <= IP_layer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[7] <= IP_layer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[8] <= IP_layer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[9] <= IP_layer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[10] <= IP_layer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[11] <= IP_layer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[12] <= IP_layer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[13] <= IP_layer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[14] <= IP_layer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[15] <= IP_layer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[16] <= IP_layer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[17] <= IP_layer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[18] <= IP_layer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[19] <= IP_layer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[20] <= IP_layer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[21] <= IP_layer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[22] <= IP_layer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[23] <= IP_layer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[24] <= IP_layer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[25] <= IP_layer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[26] <= IP_layer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[27] <= IP_layer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[28] <= IP_layer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[29] <= IP_layer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[30] <= IP_layer[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[31] <= IP_layer[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[32] <= IP_layer[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[33] <= IP_layer[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[34] <= IP_layer[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[35] <= IP_layer[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[36] <= IP_layer[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[37] <= IP_layer[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[38] <= IP_layer[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[39] <= IP_layer[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[40] <= IP_layer[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[41] <= IP_layer[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[42] <= IP_layer[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[43] <= IP_layer[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[44] <= IP_layer[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[45] <= IP_layer[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[46] <= IP_layer[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[47] <= IP_layer[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[48] <= IP_layer[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[49] <= IP_layer[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[50] <= IP_layer[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[51] <= IP_layer[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[52] <= IP_layer[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[53] <= IP_layer[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[54] <= IP_layer[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[55] <= IP_layer[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[56] <= IP_layer[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[57] <= IP_layer[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[58] <= IP_layer[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[59] <= IP_layer[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[60] <= IP_layer[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[61] <= IP_layer[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[62] <= IP_layer[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[63] <= IP_layer[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[64] <= IP_layer[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[65] <= IP_layer[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[66] <= IP_layer[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[67] <= IP_layer[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[68] <= IP_layer[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[69] <= IP_layer[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[70] <= IP_layer[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[71] <= IP_layer[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[72] <= IP_layer[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[73] <= IP_layer[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[74] <= IP_layer[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[75] <= IP_layer[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[76] <= IP_layer[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[77] <= IP_layer[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[78] <= IP_layer[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[79] <= IP_layer[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[80] <= IP_layer[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[81] <= IP_layer[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[82] <= IP_layer[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[83] <= IP_layer[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[84] <= IP_layer[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[85] <= IP_layer[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[86] <= IP_layer[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[87] <= IP_layer[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[88] <= IP_layer[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[89] <= IP_layer[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[90] <= IP_layer[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[91] <= IP_layer[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[92] <= IP_layer[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[93] <= IP_layer[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[94] <= IP_layer[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[95] <= IP_layer[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[96] <= IP_layer[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[97] <= IP_layer[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[98] <= IP_layer[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[99] <= IP_layer[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[100] <= IP_layer[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[101] <= IP_layer[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[102] <= IP_layer[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[103] <= IP_layer[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[104] <= IP_layer[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[105] <= IP_layer[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[106] <= IP_layer[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[107] <= IP_layer[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[108] <= IP_layer[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[109] <= IP_layer[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[110] <= IP_layer[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[111] <= IP_layer[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[112] <= IP_layer[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[113] <= IP_layer[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[114] <= IP_layer[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[115] <= IP_layer[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[116] <= IP_layer[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[117] <= IP_layer[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[118] <= IP_layer[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[119] <= IP_layer[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[120] <= IP_layer[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[121] <= IP_layer[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[122] <= IP_layer[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[123] <= IP_layer[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[124] <= IP_layer[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[125] <= IP_layer[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[126] <= IP_layer[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[127] <= IP_layer[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[128] <= IP_layer[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[129] <= IP_layer[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[130] <= IP_layer[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[131] <= IP_layer[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[132] <= IP_layer[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[133] <= IP_layer[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[134] <= IP_layer[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[135] <= IP_layer[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[136] <= IP_layer[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[137] <= IP_layer[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[138] <= IP_layer[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[139] <= IP_layer[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[140] <= IP_layer[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[141] <= IP_layer[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[142] <= IP_layer[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[143] <= IP_layer[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[144] <= IP_layer[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[145] <= IP_layer[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[146] <= IP_layer[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[147] <= IP_layer[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[148] <= IP_layer[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[149] <= IP_layer[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[150] <= IP_layer[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[151] <= IP_layer[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[152] <= IP_layer[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[153] <= IP_layer[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[154] <= IP_layer[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[155] <= IP_layer[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[156] <= IP_layer[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[157] <= IP_layer[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[158] <= IP_layer[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[159] <= IP_layer[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[0] <= pc_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[1] <= pc_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[2] <= pc_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[3] <= pc_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[4] <= pc_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[5] <= pc_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[6] <= pc_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[7] <= pc_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[8] <= pc_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[9] <= pc_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[10] <= pc_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[11] <= pc_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[12] <= pc_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[13] <= pc_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[14] <= pc_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[15] <= pc_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[16] <= pc_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[17] <= pc_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[18] <= pc_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[19] <= pc_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[20] <= pc_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[21] <= pc_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[22] <= pc_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[23] <= pc_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[24] <= pc_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[25] <= pc_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[26] <= pc_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[27] <= pc_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[28] <= pc_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[29] <= pc_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[30] <= pc_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[31] <= pc_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[0] <= board_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[1] <= board_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[2] <= board_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[3] <= board_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[4] <= board_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[5] <= board_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[6] <= board_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[7] <= board_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[8] <= board_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[9] <= board_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[10] <= board_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[11] <= board_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[12] <= board_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[13] <= board_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[14] <= board_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[15] <= board_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[16] <= board_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[17] <= board_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[18] <= board_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[19] <= board_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[20] <= board_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[21] <= board_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[22] <= board_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[23] <= board_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[24] <= board_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[25] <= board_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[26] <= board_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[27] <= board_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[28] <= board_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[29] <= board_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[30] <= board_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[31] <= board_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[0] <= mydata_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[1] <= mydata_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[2] <= mydata_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[3] <= mydata_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[4] <= mydata_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[5] <= mydata_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[6] <= mydata_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[7] <= mydata_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[8] <= mydata_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[9] <= mydata_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[10] <= mydata_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[11] <= mydata_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[12] <= mydata_num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[13] <= mydata_num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[14] <= mydata_num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[15] <= mydata_num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[0] <= UDP_layer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[1] <= UDP_layer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[2] <= UDP_layer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[3] <= UDP_layer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[4] <= UDP_layer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[5] <= UDP_layer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[6] <= UDP_layer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[7] <= UDP_layer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[8] <= UDP_layer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[9] <= UDP_layer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[10] <= UDP_layer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[11] <= UDP_layer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[12] <= UDP_layer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[13] <= UDP_layer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[14] <= UDP_layer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[15] <= UDP_layer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[16] <= UDP_layer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[17] <= UDP_layer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[18] <= UDP_layer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[19] <= UDP_layer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[20] <= UDP_layer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[21] <= UDP_layer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[22] <= UDP_layer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[23] <= UDP_layer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[24] <= UDP_layer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[25] <= UDP_layer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[26] <= UDP_layer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[27] <= UDP_layer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[28] <= UDP_layer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[29] <= UDP_layer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[30] <= UDP_layer[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[31] <= UDP_layer[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[32] <= UDP_layer[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[33] <= UDP_layer[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[34] <= UDP_layer[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[35] <= UDP_layer[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[36] <= UDP_layer[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[37] <= UDP_layer[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[38] <= UDP_layer[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[39] <= UDP_layer[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[40] <= UDP_layer[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[41] <= UDP_layer[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[42] <= UDP_layer[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[43] <= UDP_layer[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[44] <= UDP_layer[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[45] <= UDP_layer[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[46] <= UDP_layer[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[47] <= UDP_layer[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[48] <= UDP_layer[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[49] <= UDP_layer[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[50] <= UDP_layer[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[51] <= UDP_layer[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[52] <= UDP_layer[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[53] <= UDP_layer[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[54] <= UDP_layer[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[55] <= UDP_layer[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[56] <= UDP_layer[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[57] <= UDP_layer[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[58] <= UDP_layer[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[59] <= UDP_layer[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[60] <= UDP_layer[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[61] <= UDP_layer[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[62] <= UDP_layer[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[63] <= UDP_layer[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[0] <= total_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[1] <= total_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[2] <= total_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[3] <= total_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[4] <= total_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[5] <= total_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[6] <= total_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[7] <= total_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[8] <= total_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[9] <= total_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[10] <= total_len[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[11] <= total_len[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[12] <= total_len[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[13] <= total_len[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[14] <= total_len[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_len[15] <= total_len[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[0] <= data_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[1] <= data_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[2] <= data_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[3] <= data_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[4] <= data_cmd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[5] <= data_cmd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[6] <= data_cmd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[7] <= data_cmd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[8] <= data_cmd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[9] <= data_cmd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[10] <= data_cmd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[11] <= data_cmd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[12] <= data_cmd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[13] <= data_cmd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[14] <= data_cmd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[15] <= data_cmd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[16] <= data_cmd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[17] <= data_cmd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[18] <= data_cmd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[19] <= data_cmd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[20] <= data_cmd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[21] <= data_cmd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[22] <= data_cmd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[23] <= data_cmd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[24] <= data_cmd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[25] <= data_cmd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[26] <= data_cmd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[27] <= data_cmd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[28] <= data_cmd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[29] <= data_cmd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[30] <= data_cmd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cmd[31] <= data_cmd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_ip_P <= valid_ip_P~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o_valid <= data_o_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|udp_icache:udp_icache_inst0
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|ethernet|udp_icache:udp_icache_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_1ur1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1ur1:auto_generated.rden_b
data_a[0] => altsyncram_1ur1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ur1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ur1:auto_generated.data_a[2]
data_a[3] => altsyncram_1ur1:auto_generated.data_a[3]
data_a[4] => altsyncram_1ur1:auto_generated.data_a[4]
data_a[5] => altsyncram_1ur1:auto_generated.data_a[5]
data_a[6] => altsyncram_1ur1:auto_generated.data_a[6]
data_a[7] => altsyncram_1ur1:auto_generated.data_a[7]
data_a[8] => altsyncram_1ur1:auto_generated.data_a[8]
data_a[9] => altsyncram_1ur1:auto_generated.data_a[9]
data_a[10] => altsyncram_1ur1:auto_generated.data_a[10]
data_a[11] => altsyncram_1ur1:auto_generated.data_a[11]
data_a[12] => altsyncram_1ur1:auto_generated.data_a[12]
data_a[13] => altsyncram_1ur1:auto_generated.data_a[13]
data_a[14] => altsyncram_1ur1:auto_generated.data_a[14]
data_a[15] => altsyncram_1ur1:auto_generated.data_a[15]
data_a[16] => altsyncram_1ur1:auto_generated.data_a[16]
data_a[17] => altsyncram_1ur1:auto_generated.data_a[17]
data_a[18] => altsyncram_1ur1:auto_generated.data_a[18]
data_a[19] => altsyncram_1ur1:auto_generated.data_a[19]
data_a[20] => altsyncram_1ur1:auto_generated.data_a[20]
data_a[21] => altsyncram_1ur1:auto_generated.data_a[21]
data_a[22] => altsyncram_1ur1:auto_generated.data_a[22]
data_a[23] => altsyncram_1ur1:auto_generated.data_a[23]
data_a[24] => altsyncram_1ur1:auto_generated.data_a[24]
data_a[25] => altsyncram_1ur1:auto_generated.data_a[25]
data_a[26] => altsyncram_1ur1:auto_generated.data_a[26]
data_a[27] => altsyncram_1ur1:auto_generated.data_a[27]
data_a[28] => altsyncram_1ur1:auto_generated.data_a[28]
data_a[29] => altsyncram_1ur1:auto_generated.data_a[29]
data_a[30] => altsyncram_1ur1:auto_generated.data_a[30]
data_a[31] => altsyncram_1ur1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_1ur1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ur1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ur1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ur1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ur1:auto_generated.address_a[4]
address_a[5] => altsyncram_1ur1:auto_generated.address_a[5]
address_a[6] => altsyncram_1ur1:auto_generated.address_a[6]
address_a[7] => altsyncram_1ur1:auto_generated.address_a[7]
address_a[8] => altsyncram_1ur1:auto_generated.address_a[8]
address_b[0] => altsyncram_1ur1:auto_generated.address_b[0]
address_b[1] => altsyncram_1ur1:auto_generated.address_b[1]
address_b[2] => altsyncram_1ur1:auto_generated.address_b[2]
address_b[3] => altsyncram_1ur1:auto_generated.address_b[3]
address_b[4] => altsyncram_1ur1:auto_generated.address_b[4]
address_b[5] => altsyncram_1ur1:auto_generated.address_b[5]
address_b[6] => altsyncram_1ur1:auto_generated.address_b[6]
address_b[7] => altsyncram_1ur1:auto_generated.address_b[7]
address_b[8] => altsyncram_1ur1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ur1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1ur1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_1ur1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1ur1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1ur1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1ur1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1ur1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1ur1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1ur1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1ur1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1ur1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1ur1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1ur1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1ur1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1ur1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1ur1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1ur1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1ur1:auto_generated.q_b[15]
q_b[16] <= altsyncram_1ur1:auto_generated.q_b[16]
q_b[17] <= altsyncram_1ur1:auto_generated.q_b[17]
q_b[18] <= altsyncram_1ur1:auto_generated.q_b[18]
q_b[19] <= altsyncram_1ur1:auto_generated.q_b[19]
q_b[20] <= altsyncram_1ur1:auto_generated.q_b[20]
q_b[21] <= altsyncram_1ur1:auto_generated.q_b[21]
q_b[22] <= altsyncram_1ur1:auto_generated.q_b[22]
q_b[23] <= altsyncram_1ur1:auto_generated.q_b[23]
q_b[24] <= altsyncram_1ur1:auto_generated.q_b[24]
q_b[25] <= altsyncram_1ur1:auto_generated.q_b[25]
q_b[26] <= altsyncram_1ur1:auto_generated.q_b[26]
q_b[27] <= altsyncram_1ur1:auto_generated.q_b[27]
q_b[28] <= altsyncram_1ur1:auto_generated.q_b[28]
q_b[29] <= altsyncram_1ur1:auto_generated.q_b[29]
q_b[30] <= altsyncram_1ur1:auto_generated.q_b[30]
q_b[31] <= altsyncram_1ur1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet|udp_icache:udp_icache_inst0|altsyncram:altsyncram_component|altsyncram_1ur1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


