{"function_name":"strsim::{impl#0}::fmt","tests":4,"tests_lines":[5,13,14,11],"tests_compiled":2,"tests_compiled_rate":50.0,"tests_run":0,"tests_passed":0,"tests_passed_rate":0.0,"lines":0,"lines_covered":0,"lines_coveraged_rate":0.0,"branches":0,"branches_covered":0,"branches_coveraged_rate":0.0}