design_1_ws2811_drv_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ws2811_drv_0_0_1/sim/design_1_ws2811_drv_0_0.vhd,incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
