

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Fri Jan 15 13:42:29 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 05/05/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F46K22 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TMR0L	set	4054
    49  0000                     _TMR0H	set	4055
    50  0000                     _T0CON	set	4053
    51  0000                     _LATB	set	3978
    52  0000                     _TRISB	set	3987
    53  0000                     _TMR0IF	set	32658
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  00FFA4                     __pcinit:
    59                           	callstack 0
    60  00FFA4                     start_initialization:
    61                           	callstack 0
    62  00FFA4                     __initialization:
    63                           	callstack 0
    64  00FFA4                     end_of_initialization:
    65                           	callstack 0
    66  00FFA4                     __end_of__initialization:
    67                           	callstack 0
    68  00FFA4  0100               	movlb	0
    69  00FFA6  EFE9  F07F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 83 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    95 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_timer_1sec
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  00FFD2                     __ptext0:
   110                           	callstack 0
   111  00FFD2                     _main:
   112                           	callstack 30
   113  00FFD2                     
   114                           ;main.c: 84:     __nop();
   115  00FFD2  F000               	nop	
   116  00FFD4                     
   117                           ;main.c: 85:     TRISB= 0;
   118  00FFD4  0E00               	movlw	0
   119  00FFD6  6E93               	movwf	147,c	;volatile
   120  00FFD8                     l714:
   121                           
   122                           ;main.c: 87:         timer_1sec();
   123  00FFD8  ECD5  F07F         	call	_timer_1sec	;wreg free
   124  00FFDC                     
   125                           ;main.c: 88:         LATB = 0b0001;
   126  00FFDC  0E01               	movlw	1
   127  00FFDE  6E8A               	movwf	138,c	;volatile
   128                           
   129                           ;main.c: 89:         timer_1sec();
   130  00FFE0  ECD5  F07F         	call	_timer_1sec	;wreg free
   131  00FFE4                     
   132                           ;main.c: 90:         LATB = 0b0010;
   133  00FFE4  0E02               	movlw	2
   134  00FFE6  6E8A               	movwf	138,c	;volatile
   135  00FFE8                     
   136                           ;main.c: 91:         timer_1sec();
   137  00FFE8  ECD5  F07F         	call	_timer_1sec	;wreg free
   138                           
   139                           ;main.c: 92:         LATB = 0b0100;
   140  00FFEC  0E04               	movlw	4
   141  00FFEE  6E8A               	movwf	138,c	;volatile
   142  00FFF0                     
   143                           ;main.c: 93:         timer_1sec();
   144  00FFF0  ECD5  F07F         	call	_timer_1sec	;wreg free
   145  00FFF4                     
   146                           ;main.c: 94:         LATB = 0b1000;
   147  00FFF4  0E08               	movlw	8
   148  00FFF6  6E8A               	movwf	138,c	;volatile
   149  00FFF8  EFEC  F07F         	goto	l714
   150  00FFFC  EF00  F000         	goto	start
   151  010000                     __end_of_main:
   152                           	callstack 0
   153                           
   154 ;; *************** function _timer_1sec *****************
   155 ;; Defined at:
   156 ;;		line 75 in file "timer.c"
   157 ;; Parameters:    Size  Location     Type
   158 ;;		None
   159 ;; Auto vars:     Size  Location     Type
   160 ;;		None
   161 ;; Return value:  Size  Location     Type
   162 ;;                  1    wreg      void 
   163 ;; Registers used:
   164 ;;		wreg, status,2
   165 ;; Tracked objects:
   166 ;;		On entry : 0/0
   167 ;;		On exit  : 0/0
   168 ;;		Unchanged: 0/0
   169 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   170 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   171 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   172 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   173 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   174 ;;Total ram usage:        0 bytes
   175 ;; Hardware stack levels used:    1
   176 ;; This function calls:
   177 ;;		Nothing
   178 ;; This function is called by:
   179 ;;		_main
   180 ;; This function uses a non-reentrant model
   181 ;;
   182                           
   183                           	psect	text1
   184  00FFAA                     __ptext1:
   185                           	callstack 0
   186  00FFAA                     _timer_1sec:
   187                           	callstack 30
   188  00FFAA                     
   189                           ;timer.c: 76:     T0CON = 0x00;
   190  00FFAA  0E00               	movlw	0
   191  00FFAC  6ED5               	movwf	213,c	;volatile
   192                           
   193                           ;timer.c: 77:     TMR0H = 0x0B;
   194  00FFAE  0E0B               	movlw	11
   195  00FFB0  6ED7               	movwf	215,c	;volatile
   196                           
   197                           ;timer.c: 78:     TMR0L = 0xD9;
   198  00FFB2  0ED9               	movlw	217
   199  00FFB4  6ED6               	movwf	214,c	;volatile
   200                           
   201                           ;timer.c: 79:     T0CON = 0x81;
   202  00FFB6  0E81               	movlw	129
   203  00FFB8  6ED5               	movwf	213,c	;volatile
   204                           
   205                           ;timer.c: 80:     while(TMR0IF != 1) {
   206  00FFBA  EFE0  F07F         	goto	l29
   207  00FFBE                     l30:
   208                           
   209                           ;timer.c: 81:         __nop();
   210  00FFBE  F000               	nop	
   211  00FFC0                     l29:
   212                           
   213                           ;timer.c: 80:     while(TMR0IF != 1) {
   214  00FFC0  A4F2               	btfss	4082,2,c	;volatile
   215  00FFC2  EFE5  F07F         	goto	u11
   216  00FFC6  EFE7  F07F         	goto	u10
   217  00FFCA                     u11:
   218  00FFCA  EFDF  F07F         	goto	l30
   219  00FFCE                     u10:
   220  00FFCE                     
   221                           ;timer.c: 83:     TMR0IF = 0;
   222  00FFCE  94F2               	bcf	4082,2,c	;volatile
   223  00FFD0  0012               	return		;funcret
   224  00FFD2                     __end_of_timer_1sec:
   225                           	callstack 0
   226  0000                     
   227                           	psect	rparam
   228  0000                     
   229                           	psect	idloc
   230                           
   231                           ;Config register IDLOC0 @ 0x200000
   232                           ;	unspecified, using default values
   233  200000                     	org	2097152
   234  200000  FF                 	db	255
   235                           
   236                           ;Config register IDLOC1 @ 0x200001
   237                           ;	unspecified, using default values
   238  200001                     	org	2097153
   239  200001  FF                 	db	255
   240                           
   241                           ;Config register IDLOC2 @ 0x200002
   242                           ;	unspecified, using default values
   243  200002                     	org	2097154
   244  200002  FF                 	db	255
   245                           
   246                           ;Config register IDLOC3 @ 0x200003
   247                           ;	unspecified, using default values
   248  200003                     	org	2097155
   249  200003  FF                 	db	255
   250                           
   251                           ;Config register IDLOC4 @ 0x200004
   252                           ;	unspecified, using default values
   253  200004                     	org	2097156
   254  200004  FF                 	db	255
   255                           
   256                           ;Config register IDLOC5 @ 0x200005
   257                           ;	unspecified, using default values
   258  200005                     	org	2097157
   259  200005  FF                 	db	255
   260                           
   261                           ;Config register IDLOC6 @ 0x200006
   262                           ;	unspecified, using default values
   263  200006                     	org	2097158
   264  200006  FF                 	db	255
   265                           
   266                           ;Config register IDLOC7 @ 0x200007
   267                           ;	unspecified, using default values
   268  200007                     	org	2097159
   269  200007  FF                 	db	255
   270                           
   271                           	psect	config
   272                           
   273                           ; Padding undefined space
   274  300000                     	org	3145728
   275  300000  FF                 	db	255
   276                           
   277                           ;Config register CONFIG1H @ 0x300001
   278                           ;	Oscillator Selection bits
   279                           ;	FOSC = INTIO7, Internal oscillator block, CLKOUT function on OSC2
   280                           ;	4X PLL Enable
   281                           ;	PLLCFG = OFF, Oscillator used directly
   282                           ;	Primary clock enable bit
   283                           ;	PRICLKEN = ON, Primary clock is always enabled
   284                           ;	Fail-Safe Clock Monitor Enable bit
   285                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   286                           ;	Internal/External Oscillator Switchover bit
   287                           ;	IESO = OFF, Oscillator Switchover mode disabled
   288  300001                     	org	3145729
   289  300001  29                 	db	41
   290                           
   291                           ;Config register CONFIG2L @ 0x300002
   292                           ;	Power-up Timer Enable bit
   293                           ;	PWRTEN = OFF, Power up timer disabled
   294                           ;	Brown-out Reset Enable bits
   295                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   296                           ;	Brown Out Reset Voltage bits
   297                           ;	BORV = 190, VBOR set to 1.90 V nominal
   298  300002                     	org	3145730
   299  300002  1F                 	db	31
   300                           
   301                           ;Config register CONFIG2H @ 0x300003
   302                           ;	Watchdog Timer Enable bits
   303                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   304                           ;	Watchdog Timer Postscale Select bits
   305                           ;	WDTPS = 32768, 1:32768
   306  300003                     	org	3145731
   307  300003  3C                 	db	60
   308                           
   309                           ; Padding undefined space
   310  300004                     	org	3145732
   311  300004  FF                 	db	255
   312                           
   313                           ;Config register CONFIG3H @ 0x300005
   314                           ;	CCP2 MUX bit
   315                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   316                           ;	PORTB A/D Enable bit
   317                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   318                           ;	P3A/CCP3 Mux bit
   319                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   320                           ;	HFINTOSC Fast Start-up
   321                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   322                           ;	Timer3 Clock input mux bit
   323                           ;	T3CMX = PORTC0, T3CKI is on RC0
   324                           ;	ECCP2 B output mux bit
   325                           ;	P2BMX = PORTD2, P2B is on RD2
   326                           ;	MCLR Pin Enable bit
   327                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   328  300005                     	org	3145733
   329  300005  BD                 	db	189
   330                           
   331                           ;Config register CONFIG4L @ 0x300006
   332                           ;	Stack Full/Underflow Reset Enable bit
   333                           ;	STVREN = ON, Stack full/underflow will cause Reset
   334                           ;	Single-Supply ICSP Enable bit
   335                           ;	LVP = OFF, Single-Supply ICSP disabled
   336                           ;	Extended Instruction Set Enable bit
   337                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   338                           ;	Background Debug
   339                           ;	DEBUG = 0x1, unprogrammed default
   340  300006                     	org	3145734
   341  300006  81                 	db	129
   342                           
   343                           ; Padding undefined space
   344  300007                     	org	3145735
   345  300007  FF                 	db	255
   346                           
   347                           ;Config register CONFIG5L @ 0x300008
   348                           ;	Code Protection Block 0
   349                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   350                           ;	Code Protection Block 1
   351                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   352                           ;	Code Protection Block 2
   353                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   354                           ;	Code Protection Block 3
   355                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   356  300008                     	org	3145736
   357  300008  0F                 	db	15
   358                           
   359                           ;Config register CONFIG5H @ 0x300009
   360                           ;	Boot Block Code Protection bit
   361                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   362                           ;	Data EEPROM Code Protection bit
   363                           ;	CPD = OFF, Data EEPROM not code-protected
   364  300009                     	org	3145737
   365  300009  C0                 	db	192
   366                           
   367                           ;Config register CONFIG6L @ 0x30000A
   368                           ;	Write Protection Block 0
   369                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   370                           ;	Write Protection Block 1
   371                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   372                           ;	Write Protection Block 2
   373                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   374                           ;	Write Protection Block 3
   375                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   376  30000A                     	org	3145738
   377  30000A  0F                 	db	15
   378                           
   379                           ;Config register CONFIG6H @ 0x30000B
   380                           ;	Configuration Register Write Protection bit
   381                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   382                           ;	Boot Block Write Protection bit
   383                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   384                           ;	Data EEPROM Write Protection bit
   385                           ;	WRTD = OFF, Data EEPROM not write-protected
   386  30000B                     	org	3145739
   387  30000B  E0                 	db	224
   388                           
   389                           ;Config register CONFIG7L @ 0x30000C
   390                           ;	Table Read Protection Block 0
   391                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   392                           ;	Table Read Protection Block 1
   393                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   394                           ;	Table Read Protection Block 2
   395                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   396                           ;	Table Read Protection Block 3
   397                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   398  30000C                     	org	3145740
   399  30000C  0F                 	db	15
   400                           
   401                           ;Config register CONFIG7H @ 0x30000D
   402                           ;	Boot Block Table Read Protection bit
   403                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   404  30000D                     	org	3145741
   405  30000D  40                 	db	64
   406                           tosu	equ	0xFFF
   407                           tosh	equ	0xFFE
   408                           tosl	equ	0xFFD
   409                           stkptr	equ	0xFFC
   410                           pclatu	equ	0xFFB
   411                           pclath	equ	0xFFA
   412                           pcl	equ	0xFF9
   413                           tblptru	equ	0xFF8
   414                           tblptrh	equ	0xFF7
   415                           tblptrl	equ	0xFF6
   416                           tablat	equ	0xFF5
   417                           prodh	equ	0xFF4
   418                           prodl	equ	0xFF3
   419                           indf0	equ	0xFEF
   420                           postinc0	equ	0xFEE
   421                           postdec0	equ	0xFED
   422                           preinc0	equ	0xFEC
   423                           plusw0	equ	0xFEB
   424                           fsr0h	equ	0xFEA
   425                           fsr0l	equ	0xFE9
   426                           wreg	equ	0xFE8
   427                           indf1	equ	0xFE7
   428                           postinc1	equ	0xFE6
   429                           postdec1	equ	0xFE5
   430                           preinc1	equ	0xFE4
   431                           plusw1	equ	0xFE3
   432                           fsr1h	equ	0xFE2
   433                           fsr1l	equ	0xFE1
   434                           bsr	equ	0xFE0
   435                           indf2	equ	0xFDF
   436                           postinc2	equ	0xFDE
   437                           postdec2	equ	0xFDD
   438                           preinc2	equ	0xFDC
   439                           plusw2	equ	0xFDB
   440                           fsr2h	equ	0xFDA
   441                           fsr2l	equ	0xFD9
   442                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                         _timer_1sec
 ---------------------------------------------------------------------------------
 (1) _timer_1sec                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _timer_1sec

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           38      0       0      35        0.0%
BANK15              38      0       0      36        0.0%
BIGRAM             F37      0       0      37        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Fri Jan 15 13:42:29 2021

                     l30 FFBE                       l31 FFCE                       l32 FFD0  
                     l29 FFC0                       u10 FFCE                       u11 FFCA  
                    l710 FFD2                      l720 FFE8                      l712 FFD4  
                    l722 FFF0                      l714 FFD8                      l708 FFAA  
                    l724 FFF4                      l716 FFDC                      l718 FFE4  
                   _LATB 000F8A                     _main FFD2                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _T0CON 000FD5  
                  _TMR0H 000FD7                    _TMR0L 000FD6                    _TRISB 000F93  
        __initialization FFA4             __end_of_main 0000                   ??_main 0000  
          __activetblptr 000000                   _TMR0IF 007F92               __accesstop 0060  
__end_of__initialization FFA4            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFA4  
                __ramtop 1000                  __ptext0 FFD2                  __ptext1 FFAA  
   end_of_initialization FFA4               _timer_1sec FFAA      start_initialization FFA4  
            ?_timer_1sec 0000      __size_of_timer_1sec 0028                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 002E             ??_timer_1sec 0000  
     __end_of_timer_1sec FFD2  
