m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/20.1
vadder
Z0 !s110 1733459216
!i10b 1
!s100 M<VC19[P95NdORb<IkBGG1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZE?Uag0aVae8k8k_jh5b:1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2
w1733403479
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/adder.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/adder.v
!i122 25
L0 1 45
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1733459216.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/adder.v|
!s90 -reportprogress|300|-work|CA2|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/adder.v|
!i113 1
o-work CA2
Z6 tCvgOpt 0
vcomparator
R0
!i10b 1
!s100 @A[Gz:@A>Fg]8iZaB`<3;1
R1
IR?B>9>3J]j`XX4XzliRPA1
R2
R3
w1733458171
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/comparator.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/comparator.v
!i122 26
L0 1 27
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/comparator.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/comparator.v|
!i113 1
Z7 o-work work
R6
vcore_system
R0
!i10b 1
!s100 J]eQ1BPNdL8gRiEg92GVm0
R1
IW0IkGg`<2Oi0TYGe@UX5^1
R2
R3
w1733458907
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/core_system.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/core_system.v
!i122 28
L0 1 30
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/core_system.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/core_system.v|
!i113 1
R7
R6
vdecoder4to16
Z8 !s110 1733459217
!i10b 1
!s100 kh2VaFhlm[1z6g:Wj=C2o2
R1
I7h:hhMC8kgh^Bh0f@5fo_2
R2
R3
w1733458728
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/decoder4to16.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/decoder4to16.v
!i122 30
Z9 L0 1 26
R4
r1
!s85 0
31
Z10 !s108 1733459217.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/decoder4to16.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/decoder4to16.v|
!i113 1
R7
R6
vencoder16to4
R8
!i10b 1
!s100 B]VAYKY9CI=Lfco3PBLZa1
R1
IIQKa5?8H3@RUjfjiehUM20
R2
R3
w1733458703
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/encode16to4r.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/encode16to4r.v
!i122 31
R9
R4
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/encode16to4r.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/encode16to4r.v|
!i113 1
R7
R6
vfour_bit_mux2to1
R8
!i10b 1
!s100 MH3<OdF7h?Y=<YM7LkSZW0
R1
IH2^?KhF7Ihz2g`CJ<Nj6L3
R2
R3
w1733457862
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux2to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux2to1.v
!i122 32
L0 1 14
R4
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux2to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux2to1.v|
!i113 1
R7
R6
vfour_bit_mux4to1
R8
!i10b 1
!s100 [8iYQ]1K;4<M_XDR5X9kh0
R1
IzI6eio5ESKGz;fXaXZAgf0
R2
R3
w1733457855
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux4to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux4to1.v
!i122 33
Z11 L0 1 16
R4
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux4to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux4to1.v|
!i113 1
R7
R6
vfour_bit_mux8to1
R8
!i10b 1
!s100 =?j3=F489HDg]2OW5QdXD0
R1
I5i48U^Uc;A;Io6OU7g=eN0
R2
R3
w1733457821
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux8to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux8to1.v
!i122 34
Z12 L0 1 20
R4
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux8to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/four_bit_mux8to1.v|
!i113 1
R7
R6
vmux8to1
R0
!i10b 1
!s100 >QnoNTADPRQBjM1C:4`hn3
R1
ITam55OlVNVNcG^UEXbNS[0
R2
R3
w1733423931
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/mux8to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/mux8to1.v
!i122 27
R12
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/mux8to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/mux8to1.v|
!i113 1
R7
R6
vTop_Module
R8
!i10b 1
!s100 SHn2=FWY<RU9WbaZPd4QH0
R1
IXJd85XCQ8[F6]4X[]z?lP0
R2
R3
w1733458982
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/top_module.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/top_module.v
!i122 29
R11
R4
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2/top_module.v|
!i113 1
R7
R6
n@top_@module
