
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1504178
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1869 ; free virtual = 8710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_0_1' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_0_1' (1#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_0_2' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_0_2' (2#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_0_3' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_0_3' (3#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_0_4' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_0_4' (4#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_2_0' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_2_0' (5#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_5_0' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_5_0' (6#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_Debounce_Switch_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_FSM_VGA_all_0_0' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_FSM_VGA_all_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FSM_VGA_all_0_0' (7#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_FSM_VGA_all_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_VGA_pattern_0_0' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_VGA_pattern_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_VGA_pattern_0_0' (8#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_VGA_pattern_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_VGA_timings_0_0' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_VGA_timings_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_VGA_timings_0_0' (9#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_VGA_timings_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (10#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/.Xil/Vivado-1503294-billionaire-he-will-be/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (11#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (12#1) [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1991 ; free virtual = 8798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1987 ; free virtual = 8793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1987 ; free virtual = 8793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 8788
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_VGA_timings_0_0/design_1_VGA_timings_0_0/design_1_VGA_timings_0_0_in_context.xdc] for cell 'design_1_i/VGA_timings_0'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_VGA_timings_0_0/design_1_VGA_timings_0_0/design_1_VGA_timings_0_0_in_context.xdc] for cell 'design_1_i/VGA_timings_0'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_VGA_pattern_0_0/design_1_VGA_pattern_0_0/design_1_VGA_pattern_0_0_in_context.xdc] for cell 'design_1_i/VGA_pattern_0'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_VGA_pattern_0_0/design_1_VGA_pattern_0_0/design_1_VGA_pattern_0_0_in_context.xdc] for cell 'design_1_i/VGA_pattern_0'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_FSM_VGA_all_0_0/design_1_FSM_VGA_all_0_0/design_1_FSM_VGA_all_0_0_in_context.xdc] for cell 'design_1_i/FSM_VGA_all_0'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_FSM_VGA_all_0_0/design_1_FSM_VGA_all_0_0/design_1_FSM_VGA_all_0_0_in_context.xdc] for cell 'design_1_i/FSM_VGA_all_0'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_1/design_1_Debounce_Switch_0_1/design_1_Debounce_Switch_0_1_in_context.xdc] for cell 'design_1_i/Debounce_Switch_1'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_1/design_1_Debounce_Switch_0_1/design_1_Debounce_Switch_0_1_in_context.xdc] for cell 'design_1_i/Debounce_Switch_1'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_2/design_1_Debounce_Switch_0_2/design_1_Debounce_Switch_0_2_in_context.xdc] for cell 'design_1_i/Debounce_Switch_2'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_2/design_1_Debounce_Switch_0_2/design_1_Debounce_Switch_0_2_in_context.xdc] for cell 'design_1_i/Debounce_Switch_2'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_3/design_1_Debounce_Switch_0_3/design_1_Debounce_Switch_0_3_in_context.xdc] for cell 'design_1_i/Debounce_Switch_3'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_3/design_1_Debounce_Switch_0_3/design_1_Debounce_Switch_0_3_in_context.xdc] for cell 'design_1_i/Debounce_Switch_3'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_4/design_1_Debounce_Switch_0_4/design_1_Debounce_Switch_0_4_in_context.xdc] for cell 'design_1_i/Debounce_Switch_4'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_4/design_1_Debounce_Switch_0_4/design_1_Debounce_Switch_0_4_in_context.xdc] for cell 'design_1_i/Debounce_Switch_4'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_2_0/design_1_Debounce_Switch_2_0/design_1_Debounce_Switch_2_0_in_context.xdc] for cell 'design_1_i/Debounce_Switch_5'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_2_0/design_1_Debounce_Switch_2_0/design_1_Debounce_Switch_2_0_in_context.xdc] for cell 'design_1_i/Debounce_Switch_5'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_5_0/design_1_Debounce_Switch_5_0/design_1_Debounce_Switch_5_0_in_context.xdc] for cell 'design_1_i/Debounce_Switch_6'
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_5_0/design_1_Debounce_Switch_5_0/design_1_Debounce_Switch_5_0_in_context.xdc] for cell 'design_1_i/Debounce_Switch_6'
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sims0702/Pictures/DDC_project2-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1900 ; free virtual = 8704
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1900 ; free virtual = 8704
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1970 ; free virtual = 8740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1970 ; free virtual = 8740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iClk. (constraint file  /home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iClk. (constraint file  /home/sims0702/Pictures/DDC_project2-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VGA_timings_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VGA_pattern_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FSM_VGA_all_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Debounce_Switch_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Debounce_Switch_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Debounce_Switch_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Debounce_Switch_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Debounce_Switch_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Debounce_Switch_6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1973 ; free virtual = 8743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1973 ; free virtual = 8743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1963 ; free virtual = 8736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1855 ; free virtual = 8628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1855 ; free virtual = 8628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1853 ; free virtual = 8627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_Debounce_Switch_0_1 |         1|
|2     |design_1_Debounce_Switch_0_2 |         1|
|3     |design_1_Debounce_Switch_0_3 |         1|
|4     |design_1_Debounce_Switch_0_4 |         1|
|5     |design_1_Debounce_Switch_2_0 |         1|
|6     |design_1_Debounce_Switch_5_0 |         1|
|7     |design_1_FSM_VGA_all_0_0     |         1|
|8     |design_1_VGA_pattern_0_0     |         1|
|9     |design_1_VGA_timings_0_0     |         1|
|10    |design_1_clk_wiz_0_0         |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_Debounce_Switch_0 |     4|
|5     |design_1_Debounce_Switch_2 |     1|
|6     |design_1_Debounce_Switch_5 |     1|
|7     |design_1_FSM_VGA_all_0     |     1|
|8     |design_1_VGA_pattern_0     |     1|
|9     |design_1_VGA_timings_0     |     1|
|10    |design_1_clk_wiz_0         |     1|
|11    |IBUF                       |     6|
|12    |OBUF                       |    15|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1917 ; free virtual = 8690
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1917 ; free virtual = 8690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1996 ; free virtual = 8769
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 1943 ; free virtual = 8717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2207.012 ; gain = 0.000 ; free physical = 2072 ; free virtual = 8846
INFO: [Common 17-1381] The checkpoint '/home/sims0702/Pictures/DDC_project2-main/lab3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 03:26:09 2023...
