{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557502361287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557502361288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 17:32:41 2019 " "Processing started: Fri May 10 17:32:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557502361288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502361288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502361288 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502361417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557502361448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557502361448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/test_programm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/test_programm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_programm " "Found entity 1: test_programm" {  } { { "../../test_programm/test_programm/synthesis/test_programm.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/test_programm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502370646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPISlave.v(40) " "Verilog HDL warning at SPISlave.v(40): extended using \"x\" or \"z\"" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1557502370647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPISlave " "Found entity 1: SPISlave" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502370647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/VidorFPGA/ip/SYSTEM_PLL/SYSTEM_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/VidorFPGA/ip/SYSTEM_PLL/SYSTEM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/ip/SYSTEM_PLL/SYSTEM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502370648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370648 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "rREG1 MKRVIDOR4000_top.v(153) " "Verilog HDL Declaration error at MKRVIDOR4000_top.v(153): identifier \"rREG1\" is already declared in the present scope" {  } { { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 153 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1557502370648 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MKRVIDOR4000_top MKRVIDOR4000_top.v(21) " "Ignored design unit \"MKRVIDOR4000_top\" at MKRVIDOR4000_top.v(21) due to previous errors" {  } { { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557502370648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_top.v 0 0 " "Found 0 design units, including 0 entities, in source file MKRVIDOR4000_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370648 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPISlave.v(40) " "Verilog HDL warning at SPISlave.v(40): extended using \"x\" or \"z\"" {  } { { "../../test_programm/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/SPISlave.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1557502370649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/SPISlave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/VidorFPGA/test_programm/SPISlave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPISlave " "Found entity 1: SPISlave" {  } { { "../../test_programm/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/SPISlave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502370649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370649 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557502370692 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 10 17:32:50 2019 " "Processing ended: Fri May 10 17:32:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557502370692 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557502370692 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557502370692 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370692 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502370803 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v " "Source file: /home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557502389872 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1557502389872 ""}
