
Lab2-TrafficLights.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061d0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08006310  08006310  00016310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080064a8  080064a8  000164a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080064b0  080064b0  000164b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080064b4  080064b4  000164b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000008  080064b8  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000424  20000078  08006528  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2000049c  08006528  0002049c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019db0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003035  00000000  00000000  00039e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ae0  00000000  00000000  0003ce90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000019e0  00000000  00000000  0003e970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00023c1b  00000000  00000000  00040350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000181c8  00000000  00000000  00063f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000e5156  00000000  00000000  0007c133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00161289  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007a60  00000000  00000000  001612dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	080062f8 	.word	0x080062f8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	080062f8 	.word	0x080062f8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	468e      	mov	lr, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14d      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025e:	428a      	cmp	r2, r1
 8000260:	4694      	mov	ip, r2
 8000262:	d969      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b152      	cbz	r2, 8000280 <__udivmoddi4+0x30>
 800026a:	fa01 f302 	lsl.w	r3, r1, r2
 800026e:	f1c2 0120 	rsb	r1, r2, #32
 8000272:	fa20 f101 	lsr.w	r1, r0, r1
 8000276:	fa0c fc02 	lsl.w	ip, ip, r2
 800027a:	ea41 0e03 	orr.w	lr, r1, r3
 800027e:	4094      	lsls	r4, r2
 8000280:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000284:	0c21      	lsrs	r1, r4, #16
 8000286:	fbbe f6f8 	udiv	r6, lr, r8
 800028a:	fa1f f78c 	uxth.w	r7, ip
 800028e:	fb08 e316 	mls	r3, r8, r6, lr
 8000292:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000296:	fb06 f107 	mul.w	r1, r6, r7
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002a6:	f080 811f 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 811c 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b0:	3e02      	subs	r6, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a5b      	subs	r3, r3, r1
 80002b6:	b2a4      	uxth	r4, r4
 80002b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002bc:	fb08 3310 	mls	r3, r8, r0, r3
 80002c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c4:	fb00 f707 	mul.w	r7, r0, r7
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	d90a      	bls.n	80002e2 <__udivmoddi4+0x92>
 80002cc:	eb1c 0404 	adds.w	r4, ip, r4
 80002d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002d4:	f080 810a 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002d8:	42a7      	cmp	r7, r4
 80002da:	f240 8107 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002de:	4464      	add	r4, ip
 80002e0:	3802      	subs	r0, #2
 80002e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	2600      	movs	r6, #0
 80002ea:	b11d      	cbz	r5, 80002f4 <__udivmoddi4+0xa4>
 80002ec:	40d4      	lsrs	r4, r2
 80002ee:	2300      	movs	r3, #0
 80002f0:	e9c5 4300 	strd	r4, r3, [r5]
 80002f4:	4631      	mov	r1, r6
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0xc2>
 80002fe:	2d00      	cmp	r5, #0
 8000300:	f000 80ef 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000304:	2600      	movs	r6, #0
 8000306:	e9c5 0100 	strd	r0, r1, [r5]
 800030a:	4630      	mov	r0, r6
 800030c:	4631      	mov	r1, r6
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f683 	clz	r6, r3
 8000316:	2e00      	cmp	r6, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	428b      	cmp	r3, r1
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb61 0303 	sbc.w	r3, r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	469e      	mov	lr, r3
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e0      	beq.n	80002f4 <__udivmoddi4+0xa4>
 8000332:	e9c5 4e00 	strd	r4, lr, [r5]
 8000336:	e7dd      	b.n	80002f4 <__udivmoddi4+0xa4>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8092 	bne.w	800046a <__udivmoddi4+0x21a>
 8000346:	eba1 010c 	sub.w	r1, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2601      	movs	r6, #1
 8000354:	0c20      	lsrs	r0, r4, #16
 8000356:	fbb1 f3f7 	udiv	r3, r1, r7
 800035a:	fb07 1113 	mls	r1, r7, r3, r1
 800035e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	4288      	cmp	r0, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0101 	adds.w	r1, ip, r1
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	4288      	cmp	r0, r1
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb1 f0f7 	udiv	r0, r1, r7
 8000384:	fb07 1110 	mls	r1, r7, r0, r1
 8000388:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 31ff 	add.w	r1, r0, #4294967295
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4608      	mov	r0, r1
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79c      	b.n	80002ea <__udivmoddi4+0x9a>
 80003b0:	f1c6 0720 	rsb	r7, r6, #32
 80003b4:	40b3      	lsls	r3, r6
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa01 f306 	lsl.w	r3, r1, r6
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40f9      	lsrs	r1, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f306 	lsl.w	r3, r0, r6
 80003d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 1118 	mls	r1, r9, r8, r1
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	4288      	cmp	r0, r1
 80003ea:	fa02 f206 	lsl.w	r2, r2, r6
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0101 	adds.w	r1, ip, r1
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	4288      	cmp	r0, r1
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4461      	add	r1, ip
 8000408:	1a09      	subs	r1, r1, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000410:	fb09 1110 	mls	r1, r9, r0, r1
 8000414:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	458e      	cmp	lr, r1
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0101 	adds.w	r1, ip, r1
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	458e      	cmp	lr, r1
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4461      	add	r1, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba1 010e 	sub.w	r1, r1, lr
 800043e:	42a1      	cmp	r1, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15d      	cbz	r5, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb61 010e 	sbc.w	r1, r1, lr
 8000452:	fa01 f707 	lsl.w	r7, r1, r7
 8000456:	fa22 f306 	lsr.w	r3, r2, r6
 800045a:	40f1      	lsrs	r1, r6
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c5 7100 	strd	r7, r1, [r5]
 8000462:	2600      	movs	r6, #0
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	f1c2 0320 	rsb	r3, r2, #32
 800046e:	40d8      	lsrs	r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa21 f303 	lsr.w	r3, r1, r3
 8000478:	4091      	lsls	r1, r2
 800047a:	4301      	orrs	r1, r0
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f0f7 	udiv	r0, r3, r7
 8000488:	fb07 3610 	mls	r6, r7, r0, r3
 800048c:	0c0b      	lsrs	r3, r1, #16
 800048e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000492:	fb00 f60e 	mul.w	r6, r0, lr
 8000496:	429e      	cmp	r6, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	429e      	cmp	r6, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3802      	subs	r0, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1b9b      	subs	r3, r3, r6
 80004b2:	b289      	uxth	r1, r1
 80004b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b8:	fb07 3316 	mls	r3, r7, r6, r3
 80004bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c0:	fb06 f30e 	mul.w	r3, r6, lr
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0101 	adds.w	r1, ip, r1
 80004cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3e02      	subs	r6, #2
 80004d8:	4461      	add	r1, ip
 80004da:	1ac9      	subs	r1, r1, r3
 80004dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	462e      	mov	r6, r5
 80004e4:	4628      	mov	r0, r5
 80004e6:	e705      	b.n	80002f4 <__udivmoddi4+0xa4>
 80004e8:	4606      	mov	r6, r0
 80004ea:	e6e3      	b.n	80002b4 <__udivmoddi4+0x64>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6f8      	b.n	80002e2 <__udivmoddi4+0x92>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4646      	mov	r6, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4640      	mov	r0, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4461      	add	r1, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4630      	mov	r0, r6
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800052c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000534:	f023 0218 	bic.w	r2, r3, #24
 8000538:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4313      	orrs	r3, r2
 8000540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000550:	b480      	push	{r7}
 8000552:	b085      	sub	sp, #20
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800055c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800055e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000568:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800056c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000574:	68fb      	ldr	r3, [r7, #12]
}
 8000576:	bf00      	nop
 8000578:	3714      	adds	r7, #20
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr

08000582 <abuzz_start>:
void abuzz_p_short();



void abuzz_start()
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
	TIM2->PSC 	= 42000-1;
 8000586:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800058a:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800058e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR   = 0xFFFF;
 8000590:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000594:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000598:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1  = 0x0064;
 800059a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800059e:	2264      	movs	r2, #100	; 0x64
 80005a0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CNT   = 0x0000;
 80005a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005a6:	2200      	movs	r2, #0
 80005a8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <abuzz_stop>:



void abuzz_stop()
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
	TIM2->PSC  = 0x0000;
 80005b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005bc:	2200      	movs	r2, #0
 80005be:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR  = 0xFFFF;
 80005c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005c8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 0x0000;
 80005ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005ce:	2200      	movs	r2, #0
 80005d0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80005d2:	bf00      	nop
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <abuzz_p_long>:

void abuzz_p_long()
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
	TIM2->ARR = 0x0F90;
 80005e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005e4:	f44f 6279 	mov.w	r2, #3984	; 0xf90
 80005e8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CNT = 0x0000;
 80005ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005ee:	2200      	movs	r2, #0
 80005f0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <evq_init>:
enum event evq[ EVQ_SIZE ];
int evq_count = 0;
int evq_front_ix = 0;
int evq_rear_ix = 0;

void evq_init(){
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
	for(int i = 0; i < EVQ_SIZE; i++)
 8000602:	2300      	movs	r3, #0
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	e007      	b.n	8000618 <evq_init+0x1c>
		evq[i] = ev_error;
 8000608:	4a08      	ldr	r2, [pc, #32]	; (800062c <evq_init+0x30>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4413      	add	r3, r2
 800060e:	229d      	movs	r2, #157	; 0x9d
 8000610:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EVQ_SIZE; i++)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3301      	adds	r3, #1
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2b09      	cmp	r3, #9
 800061c:	ddf4      	ble.n	8000608 <evq_init+0xc>
}
 800061e:	bf00      	nop
 8000620:	bf00      	nop
 8000622:	370c      	adds	r7, #12
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	2000046c 	.word	0x2000046c

08000630 <evq_front>:
enum event evq_front() {
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
	if (evq_count > 0) {
 8000634:	4b07      	ldr	r3, [pc, #28]	; (8000654 <evq_front+0x24>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	dd04      	ble.n	8000646 <evq_front+0x16>
		return evq[evq_front_ix];
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <evq_front+0x28>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a06      	ldr	r2, [pc, #24]	; (800065c <evq_front+0x2c>)
 8000642:	56d3      	ldrsb	r3, [r2, r3]
 8000644:	e000      	b.n	8000648 <evq_front+0x18>
	} else {
		return ev_none;
 8000646:	2300      	movs	r3, #0
	}
}
 8000648:	4618      	mov	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000478 	.word	0x20000478
 8000658:	2000047c 	.word	0x2000047c
 800065c:	2000046c 	.word	0x2000046c

08000660 <evq_is_full>:

bool evq_is_full(){
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
	return evq_count == EVQ_SIZE;
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <evq_is_full+0x1c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b0a      	cmp	r3, #10
 800066a:	bf0c      	ite	eq
 800066c:	2301      	moveq	r3, #1
 800066e:	2300      	movne	r3, #0
 8000670:	b2db      	uxtb	r3, r3
}
 8000672:	4618      	mov	r0, r3
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	20000478 	.word	0x20000478

08000680 <evq_is_empty>:

bool evq_is_empty(){
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
	return evq_count == 0;
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <evq_is_empty+0x1c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	bf0c      	ite	eq
 800068c:	2301      	moveq	r3, #1
 800068e:	2300      	movne	r3, #0
 8000690:	b2db      	uxtb	r3, r3
}
 8000692:	4618      	mov	r0, r3
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	20000478 	.word	0x20000478

080006a0 <evq_push_back>:

void evq_push_back(enum event e){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
	if (!evq_is_full()) {
 80006aa:	f7ff ffd9 	bl	8000660 <evq_is_full>
 80006ae:	4603      	mov	r3, r0
 80006b0:	f083 0301 	eor.w	r3, r3, #1
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d01a      	beq.n	80006f0 <evq_push_back+0x50>
		evq[evq_rear_ix] = e;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <evq_push_back+0x60>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4911      	ldr	r1, [pc, #68]	; (8000704 <evq_push_back+0x64>)
 80006c0:	79fa      	ldrb	r2, [r7, #7]
 80006c2:	54ca      	strb	r2, [r1, r3]
		evq_rear_ix = (evq_rear_ix + 1) % EVQ_SIZE;
 80006c4:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <evq_push_back+0x60>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	1c59      	adds	r1, r3, #1
 80006ca:	4b0f      	ldr	r3, [pc, #60]	; (8000708 <evq_push_back+0x68>)
 80006cc:	fb83 2301 	smull	r2, r3, r3, r1
 80006d0:	109a      	asrs	r2, r3, #2
 80006d2:	17cb      	asrs	r3, r1, #31
 80006d4:	1ad2      	subs	r2, r2, r3
 80006d6:	4613      	mov	r3, r2
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	4413      	add	r3, r2
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	1aca      	subs	r2, r1, r3
 80006e0:	4b07      	ldr	r3, [pc, #28]	; (8000700 <evq_push_back+0x60>)
 80006e2:	601a      	str	r2, [r3, #0]
		evq_count++;
 80006e4:	4b09      	ldr	r3, [pc, #36]	; (800070c <evq_push_back+0x6c>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	3301      	adds	r3, #1
 80006ea:	4a08      	ldr	r2, [pc, #32]	; (800070c <evq_push_back+0x6c>)
 80006ec:	6013      	str	r3, [r2, #0]
	} else {
		printf("Queue full");
	}
}
 80006ee:	e002      	b.n	80006f6 <evq_push_back+0x56>
		printf("Queue full");
 80006f0:	4807      	ldr	r0, [pc, #28]	; (8000710 <evq_push_back+0x70>)
 80006f2:	f004 fe73 	bl	80053dc <iprintf>
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000480 	.word	0x20000480
 8000704:	2000046c 	.word	0x2000046c
 8000708:	66666667 	.word	0x66666667
 800070c:	20000478 	.word	0x20000478
 8000710:	08006310 	.word	0x08006310

08000714 <evq_pop_front>:

enum event evq_pop_front(){
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
	if (!evq_is_empty()) {
 800071a:	f7ff ffb1 	bl	8000680 <evq_is_empty>
 800071e:	4603      	mov	r3, r0
 8000720:	f083 0301 	eor.w	r3, r3, #1
 8000724:	b2db      	uxtb	r3, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d021      	beq.n	800076e <evq_pop_front+0x5a>
		enum event e = evq[evq_front_ix];
 800072a:	4b13      	ldr	r3, [pc, #76]	; (8000778 <evq_pop_front+0x64>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a13      	ldr	r2, [pc, #76]	; (800077c <evq_pop_front+0x68>)
 8000730:	5cd3      	ldrb	r3, [r2, r3]
 8000732:	71fb      	strb	r3, [r7, #7]
		evq[evq_front_ix] = ev_none;
 8000734:	4b10      	ldr	r3, [pc, #64]	; (8000778 <evq_pop_front+0x64>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a10      	ldr	r2, [pc, #64]	; (800077c <evq_pop_front+0x68>)
 800073a:	2100      	movs	r1, #0
 800073c:	54d1      	strb	r1, [r2, r3]
		evq_front_ix = (evq_front_ix + 1) % EVQ_SIZE;
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <evq_pop_front+0x64>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	1c59      	adds	r1, r3, #1
 8000744:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <evq_pop_front+0x6c>)
 8000746:	fb83 2301 	smull	r2, r3, r3, r1
 800074a:	109a      	asrs	r2, r3, #2
 800074c:	17cb      	asrs	r3, r1, #31
 800074e:	1ad2      	subs	r2, r2, r3
 8000750:	4613      	mov	r3, r2
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	4413      	add	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	1aca      	subs	r2, r1, r3
 800075a:	4b07      	ldr	r3, [pc, #28]	; (8000778 <evq_pop_front+0x64>)
 800075c:	601a      	str	r2, [r3, #0]
		evq_count--;
 800075e:	4b09      	ldr	r3, [pc, #36]	; (8000784 <evq_pop_front+0x70>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	3b01      	subs	r3, #1
 8000764:	4a07      	ldr	r2, [pc, #28]	; (8000784 <evq_pop_front+0x70>)
 8000766:	6013      	str	r3, [r2, #0]
		return e;
 8000768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076c:	e000      	b.n	8000770 <evq_pop_front+0x5c>
	} else {
		return ev_none;
 800076e:	2300      	movs	r3, #0
	}
}
 8000770:	4618      	mov	r0, r3
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	2000047c 	.word	0x2000047c
 800077c:	2000046c 	.word	0x2000046c
 8000780:	66666667 	.word	0x66666667
 8000784:	20000478 	.word	0x20000478

08000788 <reset_traffic_lights>:

void reset_traffic_lights(){
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CARS_RED_GPIO_Port, CARS_RED_Pin, RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2101      	movs	r1, #1
 8000790:	480c      	ldr	r0, [pc, #48]	; (80007c4 <reset_traffic_lights+0x3c>)
 8000792:	f001 f975 	bl	8001a80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CARS_YELLOW_GPIO_Port, CARS_YELLOW_Pin, RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	2102      	movs	r1, #2
 800079a:	480a      	ldr	r0, [pc, #40]	; (80007c4 <reset_traffic_lights+0x3c>)
 800079c:	f001 f970 	bl	8001a80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CARS_GREEN_GPIO_Port, CARS_GREEN_Pin, RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	2104      	movs	r1, #4
 80007a4:	4807      	ldr	r0, [pc, #28]	; (80007c4 <reset_traffic_lights+0x3c>)
 80007a6:	f001 f96b 	bl	8001a80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PED_RED_GPIO_Port, PED_RED_Pin, RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2108      	movs	r1, #8
 80007ae:	4805      	ldr	r0, [pc, #20]	; (80007c4 <reset_traffic_lights+0x3c>)
 80007b0:	f001 f966 	bl	8001a80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PED_GREEN_GPIO_Port, PED_GREEN_Pin, RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	2120      	movs	r1, #32
 80007b8:	4802      	ldr	r0, [pc, #8]	; (80007c4 <reset_traffic_lights+0x3c>)
 80007ba:	f001 f961 	bl	8001a80 <HAL_GPIO_WritePin>
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	48000800 	.word	0x48000800

080007c8 <set_traffic_lights>:

void set_traffic_lights(enum traffic_light_state state) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	71fb      	strb	r3, [r7, #7]
	switch (state) {
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	3b06      	subs	r3, #6
 80007d6:	2b19      	cmp	r3, #25
 80007d8:	f200 80ac 	bhi.w	8000934 <set_traffic_lights+0x16c>
 80007dc:	a201      	add	r2, pc, #4	; (adr r2, 80007e4 <set_traffic_lights+0x1c>)
 80007de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e2:	bf00      	nop
 80007e4:	080008d7 	.word	0x080008d7
 80007e8:	08000935 	.word	0x08000935
 80007ec:	08000935 	.word	0x08000935
 80007f0:	08000935 	.word	0x08000935
 80007f4:	08000897 	.word	0x08000897
 80007f8:	08000935 	.word	0x08000935
 80007fc:	08000935 	.word	0x08000935
 8000800:	08000935 	.word	0x08000935
 8000804:	08000935 	.word	0x08000935
 8000808:	08000935 	.word	0x08000935
 800080c:	08000935 	.word	0x08000935
 8000810:	080008b7 	.word	0x080008b7
 8000814:	0800084d 	.word	0x0800084d
 8000818:	08000935 	.word	0x08000935
 800081c:	08000935 	.word	0x08000935
 8000820:	08000935 	.word	0x08000935
 8000824:	08000935 	.word	0x08000935
 8000828:	08000935 	.word	0x08000935
 800082c:	08000935 	.word	0x08000935
 8000830:	08000935 	.word	0x08000935
 8000834:	0800086d 	.word	0x0800086d
 8000838:	08000935 	.word	0x08000935
 800083c:	08000935 	.word	0x08000935
 8000840:	08000935 	.word	0x08000935
 8000844:	08000935 	.word	0x08000935
 8000848:	080008f7 	.word	0x080008f7
	case s_CarsRed_PedestrianRed:
		reset_traffic_lights();
 800084c:	f7ff ff9c 	bl	8000788 <reset_traffic_lights>
		currentState = s_CarsRed_PedestrianRed;
 8000850:	4b3a      	ldr	r3, [pc, #232]	; (800093c <set_traffic_lights+0x174>)
 8000852:	2212      	movs	r2, #18
 8000854:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(CARS_RED_GPIO_Port, CARS_RED_Pin, SET);
 8000856:	2201      	movs	r2, #1
 8000858:	2101      	movs	r1, #1
 800085a:	4839      	ldr	r0, [pc, #228]	; (8000940 <set_traffic_lights+0x178>)
 800085c:	f001 f910 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_RED_GPIO_Port, PED_RED_Pin, SET);
 8000860:	2201      	movs	r2, #1
 8000862:	2108      	movs	r1, #8
 8000864:	4836      	ldr	r0, [pc, #216]	; (8000940 <set_traffic_lights+0x178>)
 8000866:	f001 f90b 	bl	8001a80 <HAL_GPIO_WritePin>
		break;
 800086a:	e063      	b.n	8000934 <set_traffic_lights+0x16c>
	case s_CarsRedYellow_PedestrianRed:
		reset_traffic_lights();
 800086c:	f7ff ff8c 	bl	8000788 <reset_traffic_lights>
		currentState = s_CarsRedYellow_PedestrianRed;
 8000870:	4b32      	ldr	r3, [pc, #200]	; (800093c <set_traffic_lights+0x174>)
 8000872:	221a      	movs	r2, #26
 8000874:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(CARS_RED_GPIO_Port, CARS_RED_Pin, SET);
 8000876:	2201      	movs	r2, #1
 8000878:	2101      	movs	r1, #1
 800087a:	4831      	ldr	r0, [pc, #196]	; (8000940 <set_traffic_lights+0x178>)
 800087c:	f001 f900 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CARS_YELLOW_GPIO_Port, CARS_YELLOW_Pin, SET);
 8000880:	2201      	movs	r2, #1
 8000882:	2102      	movs	r1, #2
 8000884:	482e      	ldr	r0, [pc, #184]	; (8000940 <set_traffic_lights+0x178>)
 8000886:	f001 f8fb 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_RED_GPIO_Port, PED_RED_Pin, SET);
 800088a:	2201      	movs	r2, #1
 800088c:	2108      	movs	r1, #8
 800088e:	482c      	ldr	r0, [pc, #176]	; (8000940 <set_traffic_lights+0x178>)
 8000890:	f001 f8f6 	bl	8001a80 <HAL_GPIO_WritePin>
		break;
 8000894:	e04e      	b.n	8000934 <set_traffic_lights+0x16c>
	case s_CarsYellow_PedestrianRed:
		reset_traffic_lights();
 8000896:	f7ff ff77 	bl	8000788 <reset_traffic_lights>
		currentState = s_CarsYellow_PedestrianRed;
 800089a:	4b28      	ldr	r3, [pc, #160]	; (800093c <set_traffic_lights+0x174>)
 800089c:	220a      	movs	r2, #10
 800089e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(CARS_YELLOW_GPIO_Port, CARS_YELLOW_Pin, SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	2102      	movs	r1, #2
 80008a4:	4826      	ldr	r0, [pc, #152]	; (8000940 <set_traffic_lights+0x178>)
 80008a6:	f001 f8eb 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_RED_GPIO_Port, PED_RED_Pin, SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	2108      	movs	r1, #8
 80008ae:	4824      	ldr	r0, [pc, #144]	; (8000940 <set_traffic_lights+0x178>)
 80008b0:	f001 f8e6 	bl	8001a80 <HAL_GPIO_WritePin>
		break;
 80008b4:	e03e      	b.n	8000934 <set_traffic_lights+0x16c>
	case s_CarsRed_PedestrianGreen:
		reset_traffic_lights();
 80008b6:	f7ff ff67 	bl	8000788 <reset_traffic_lights>
		currentState = s_CarsRed_PedestrianGreen;
 80008ba:	4b20      	ldr	r3, [pc, #128]	; (800093c <set_traffic_lights+0x174>)
 80008bc:	2211      	movs	r2, #17
 80008be:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(CARS_RED_GPIO_Port, CARS_RED_Pin, SET);
 80008c0:	2201      	movs	r2, #1
 80008c2:	2101      	movs	r1, #1
 80008c4:	481e      	ldr	r0, [pc, #120]	; (8000940 <set_traffic_lights+0x178>)
 80008c6:	f001 f8db 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_GREEN_GPIO_Port, PED_GREEN_Pin, SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	2120      	movs	r1, #32
 80008ce:	481c      	ldr	r0, [pc, #112]	; (8000940 <set_traffic_lights+0x178>)
 80008d0:	f001 f8d6 	bl	8001a80 <HAL_GPIO_WritePin>
		break;
 80008d4:	e02e      	b.n	8000934 <set_traffic_lights+0x16c>
	case s_CarsGreen_PedestrianRed:
		reset_traffic_lights();
 80008d6:	f7ff ff57 	bl	8000788 <reset_traffic_lights>
		currentState = s_CarsGreen_PedestrianRed;
 80008da:	4b18      	ldr	r3, [pc, #96]	; (800093c <set_traffic_lights+0x174>)
 80008dc:	2206      	movs	r2, #6
 80008de:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(CARS_GREEN_GPIO_Port, CARS_GREEN_Pin, SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	2104      	movs	r1, #4
 80008e4:	4816      	ldr	r0, [pc, #88]	; (8000940 <set_traffic_lights+0x178>)
 80008e6:	f001 f8cb 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_RED_GPIO_Port, PED_RED_Pin, SET);
 80008ea:	2201      	movs	r2, #1
 80008ec:	2108      	movs	r1, #8
 80008ee:	4814      	ldr	r0, [pc, #80]	; (8000940 <set_traffic_lights+0x178>)
 80008f0:	f001 f8c6 	bl	8001a80 <HAL_GPIO_WritePin>
		break;
 80008f4:	e01e      	b.n	8000934 <set_traffic_lights+0x16c>
	case s_init:
		reset_traffic_lights();
 80008f6:	f7ff ff47 	bl	8000788 <reset_traffic_lights>
		currentState = s_init;
 80008fa:	4b10      	ldr	r3, [pc, #64]	; (800093c <set_traffic_lights+0x174>)
 80008fc:	221f      	movs	r2, #31
 80008fe:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(CARS_RED_GPIO_Port, CARS_RED_Pin, SET);
 8000900:	2201      	movs	r2, #1
 8000902:	2101      	movs	r1, #1
 8000904:	480e      	ldr	r0, [pc, #56]	; (8000940 <set_traffic_lights+0x178>)
 8000906:	f001 f8bb 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CARS_YELLOW_GPIO_Port, CARS_YELLOW_Pin, SET);
 800090a:	2201      	movs	r2, #1
 800090c:	2102      	movs	r1, #2
 800090e:	480c      	ldr	r0, [pc, #48]	; (8000940 <set_traffic_lights+0x178>)
 8000910:	f001 f8b6 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CARS_GREEN_GPIO_Port, CARS_GREEN_Pin, SET);
 8000914:	2201      	movs	r2, #1
 8000916:	2104      	movs	r1, #4
 8000918:	4809      	ldr	r0, [pc, #36]	; (8000940 <set_traffic_lights+0x178>)
 800091a:	f001 f8b1 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_RED_GPIO_Port, PED_RED_Pin, SET);
 800091e:	2201      	movs	r2, #1
 8000920:	2108      	movs	r1, #8
 8000922:	4807      	ldr	r0, [pc, #28]	; (8000940 <set_traffic_lights+0x178>)
 8000924:	f001 f8ac 	bl	8001a80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PED_GREEN_GPIO_Port, PED_GREEN_Pin, SET);
 8000928:	2201      	movs	r2, #1
 800092a:	2120      	movs	r1, #32
 800092c:	4804      	ldr	r0, [pc, #16]	; (8000940 <set_traffic_lights+0x178>)
 800092e:	f001 f8a7 	bl	8001a80 <HAL_GPIO_WritePin>
		break;
 8000932:	bf00      	nop
	}
}
 8000934:	bf00      	nop
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000468 	.word	0x20000468
 8000940:	48000800 	.word	0x48000800

08000944 <buzz>:

void buzz(){
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2140      	movs	r1, #64	; 0x40
 800094c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000950:	f001 f896 	bl	8001a80 <HAL_GPIO_WritePin>
	abuzz_start();
 8000954:	f7ff fe15 	bl	8000582 <abuzz_start>
	HAL_Delay(500);
 8000958:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800095c:	f000 fe18 	bl	8001590 <HAL_Delay>
	abuzz_p_long();
 8000960:	f7ff fe3c 	bl	80005dc <abuzz_p_long>
	HAL_Delay(500);
 8000964:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000968:	f000 fe12 	bl	8001590 <HAL_Delay>
	abuzz_stop();
 800096c:	f7ff fe22 	bl	80005b4 <abuzz_stop>
	HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	2140      	movs	r1, #64	; 0x40
 8000974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000978:	f001 f882 	bl	8001a80 <HAL_GPIO_WritePin>
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}

08000980 <toggleIndicator>:

void toggleIndicator(){
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(INDIC_GPIO_Port, INDIC_Pin);
 8000984:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000988:	4803      	ldr	r0, [pc, #12]	; (8000998 <toggleIndicator+0x18>)
 800098a:	f001 f891 	bl	8001ab0 <HAL_GPIO_TogglePin>
	buzz();
 800098e:	f7ff ffd9 	bl	8000944 <buzz>
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	48000400 	.word	0x48000400

0800099c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	evq_init();
 80009a2:	f7ff fe2b 	bl	80005fc <evq_init>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009a6:	f000 fd6d 	bl	8001484 <HAL_Init>


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009aa:	f000 f8eb 	bl	8000b84 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80009ae:	f000 f95f 	bl	8000c70 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009b2:	f000 fa65 	bl	8000e80 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 80009b6:	f000 f9ef 	bl	8000d98 <MX_USART1_UART_Init>
	MX_USB_PCD_Init();
 80009ba:	f000 fa39 	bl	8000e30 <MX_USB_PCD_Init>
	MX_TIM2_Init();
 80009be:	f000 f975 	bl	8000cac <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80009c2:	2100      	movs	r1, #0
 80009c4:	486c      	ldr	r0, [pc, #432]	; (8000b78 <main+0x1dc>)
 80009c6:	f003 f82b 	bl	8003a20 <HAL_TIM_PWM_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	//test_circular_queue();
	set_traffic_lights(s_init);
 80009ca:	201f      	movs	r0, #31
 80009cc:	f7ff fefc 	bl	80007c8 <set_traffic_lights>
	int ticks_left_in_state = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	60fb      	str	r3, [r7, #12]
	bool returnState = false;
 80009d4:	2300      	movs	r3, #0
 80009d6:	72fb      	strb	r3, [r7, #11]
	evq_init(); // Initialize the event queue
 80009d8:	f7ff fe10 	bl	80005fc <evq_init>

	while (1)
	{
		uint32_t buttonPressed = GPIOB->IDR & BTN_Pin;
 80009dc:	4b67      	ldr	r3, [pc, #412]	; (8000b7c <main+0x1e0>)
 80009de:	691b      	ldr	r3, [r3, #16]
 80009e0:	f003 0304 	and.w	r3, r3, #4
 80009e4:	607b      	str	r3, [r7, #4]

		if (buttonPressed && (currentState == s_init || currentState == s_CarsGreen_PedestrianRed))
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d00a      	beq.n	8000a02 <main+0x66>
 80009ec:	4b64      	ldr	r3, [pc, #400]	; (8000b80 <main+0x1e4>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b1f      	cmp	r3, #31
 80009f2:	d003      	beq.n	80009fc <main+0x60>
 80009f4:	4b62      	ldr	r3, [pc, #392]	; (8000b80 <main+0x1e4>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b06      	cmp	r3, #6
 80009fa:	d102      	bne.n	8000a02 <main+0x66>
			evq_push_back(ev_button_push);
 80009fc:	2001      	movs	r0, #1
 80009fe:	f7ff fe4f 	bl	80006a0 <evq_push_back>


		if (evq_front() != ev_state_timeout){
 8000a02:	f7ff fe15 	bl	8000630 <evq_front>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	f000 80a1 	beq.w	8000b50 <main+0x1b4>

			enum event currentEvent = evq_front();
 8000a0e:	f7ff fe0f 	bl	8000630 <evq_front>
 8000a12:	4603      	mov	r3, r0
 8000a14:	70fb      	strb	r3, [r7, #3]

			switch (currentState){
 8000a16:	4b5a      	ldr	r3, [pc, #360]	; (8000b80 <main+0x1e4>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	3b06      	subs	r3, #6
 8000a1c:	2b19      	cmp	r3, #25
 8000a1e:	f200 80a0 	bhi.w	8000b62 <main+0x1c6>
 8000a22:	a201      	add	r2, pc, #4	; (adr r2, 8000a28 <main+0x8c>)
 8000a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a28:	08000a91 	.word	0x08000a91
 8000a2c:	08000b63 	.word	0x08000b63
 8000a30:	08000b63 	.word	0x08000b63
 8000a34:	08000b63 	.word	0x08000b63
 8000a38:	08000abb 	.word	0x08000abb
 8000a3c:	08000b63 	.word	0x08000b63
 8000a40:	08000b63 	.word	0x08000b63
 8000a44:	08000b63 	.word	0x08000b63
 8000a48:	08000b63 	.word	0x08000b63
 8000a4c:	08000b63 	.word	0x08000b63
 8000a50:	08000b63 	.word	0x08000b63
 8000a54:	08000b1d 	.word	0x08000b1d
 8000a58:	08000acd 	.word	0x08000acd
 8000a5c:	08000b63 	.word	0x08000b63
 8000a60:	08000b63 	.word	0x08000b63
 8000a64:	08000b63 	.word	0x08000b63
 8000a68:	08000b63 	.word	0x08000b63
 8000a6c:	08000b63 	.word	0x08000b63
 8000a70:	08000b63 	.word	0x08000b63
 8000a74:	08000b63 	.word	0x08000b63
 8000a78:	08000b0b 	.word	0x08000b0b
 8000a7c:	08000b63 	.word	0x08000b63
 8000a80:	08000b63 	.word	0x08000b63
 8000a84:	08000b63 	.word	0x08000b63
 8000a88:	08000b63 	.word	0x08000b63
 8000a8c:	08000b33 	.word	0x08000b33
			case s_CarsGreen_PedestrianRed:
				if (currentEvent == ev_button_push){
 8000a90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d15f      	bne.n	8000b58 <main+0x1bc>
					evq_pop_front();
 8000a98:	f7ff fe3c 	bl	8000714 <evq_pop_front>
					evq_push_back(ev_state_timeout);
 8000a9c:	2002      	movs	r0, #2
 8000a9e:	f7ff fdff 	bl	80006a0 <evq_push_back>
					toggleIndicator();
 8000aa2:	f7ff ff6d 	bl	8000980 <toggleIndicator>
					HAL_Delay(2000);
 8000aa6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000aaa:	f000 fd71 	bl	8001590 <HAL_Delay>
					set_traffic_lights(s_CarsYellow_PedestrianRed);
 8000aae:	200a      	movs	r0, #10
 8000ab0:	f7ff fe8a 	bl	80007c8 <set_traffic_lights>
					ticks_left_in_state = 25;
 8000ab4:	2319      	movs	r3, #25
 8000ab6:	60fb      	str	r3, [r7, #12]
				}
				break;
 8000ab8:	e04e      	b.n	8000b58 <main+0x1bc>
			case s_CarsYellow_PedestrianRed:
				evq_push_back(ev_state_timeout);
 8000aba:	2002      	movs	r0, #2
 8000abc:	f7ff fdf0 	bl	80006a0 <evq_push_back>
				set_traffic_lights(s_CarsRed_PedestrianRed);
 8000ac0:	2012      	movs	r0, #18
 8000ac2:	f7ff fe81 	bl	80007c8 <set_traffic_lights>
				ticks_left_in_state = 15;
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	60fb      	str	r3, [r7, #12]
				break;
 8000aca:	e04a      	b.n	8000b62 <main+0x1c6>
			case s_CarsRed_PedestrianRed:
				if(!returnState) {
 8000acc:	7afb      	ldrb	r3, [r7, #11]
 8000ace:	f083 0301 	eor.w	r3, r3, #1
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d008      	beq.n	8000aea <main+0x14e>
					evq_push_back(ev_state_timeout);
 8000ad8:	2002      	movs	r0, #2
 8000ada:	f7ff fde1 	bl	80006a0 <evq_push_back>
					set_traffic_lights(s_CarsRed_PedestrianGreen);
 8000ade:	2011      	movs	r0, #17
 8000ae0:	f7ff fe72 	bl	80007c8 <set_traffic_lights>
					ticks_left_in_state = 50;
 8000ae4:	2332      	movs	r3, #50	; 0x32
 8000ae6:	60fb      	str	r3, [r7, #12]
					evq_push_back(ev_state_timeout);
					set_traffic_lights(s_CarsRedYellow_PedestrianRed);
					toggleIndicator();
					ticks_left_in_state = 20;
				}
				break;
 8000ae8:	e038      	b.n	8000b5c <main+0x1c0>
				} else if (returnState){
 8000aea:	7afb      	ldrb	r3, [r7, #11]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d035      	beq.n	8000b5c <main+0x1c0>
					returnState = false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	72fb      	strb	r3, [r7, #11]
					evq_push_back(ev_state_timeout);
 8000af4:	2002      	movs	r0, #2
 8000af6:	f7ff fdd3 	bl	80006a0 <evq_push_back>
					set_traffic_lights(s_CarsRedYellow_PedestrianRed);
 8000afa:	201a      	movs	r0, #26
 8000afc:	f7ff fe64 	bl	80007c8 <set_traffic_lights>
					toggleIndicator();
 8000b00:	f7ff ff3e 	bl	8000980 <toggleIndicator>
					ticks_left_in_state = 20;
 8000b04:	2314      	movs	r3, #20
 8000b06:	60fb      	str	r3, [r7, #12]
				break;
 8000b08:	e028      	b.n	8000b5c <main+0x1c0>
			case s_CarsRedYellow_PedestrianRed:
				evq_push_back(ev_state_timeout);
 8000b0a:	2002      	movs	r0, #2
 8000b0c:	f7ff fdc8 	bl	80006a0 <evq_push_back>
				set_traffic_lights(s_CarsGreen_PedestrianRed);
 8000b10:	2006      	movs	r0, #6
 8000b12:	f7ff fe59 	bl	80007c8 <set_traffic_lights>
				ticks_left_in_state = 15;
 8000b16:	230f      	movs	r3, #15
 8000b18:	60fb      	str	r3, [r7, #12]
				break;
 8000b1a:	e022      	b.n	8000b62 <main+0x1c6>
			case s_CarsRed_PedestrianGreen:
				evq_push_back(ev_state_timeout);
 8000b1c:	2002      	movs	r0, #2
 8000b1e:	f7ff fdbf 	bl	80006a0 <evq_push_back>
				set_traffic_lights(s_CarsRed_PedestrianRed);
 8000b22:	2012      	movs	r0, #18
 8000b24:	f7ff fe50 	bl	80007c8 <set_traffic_lights>
				ticks_left_in_state = 10;
 8000b28:	230a      	movs	r3, #10
 8000b2a:	60fb      	str	r3, [r7, #12]
				returnState = true;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	72fb      	strb	r3, [r7, #11]
				break;
 8000b30:	e017      	b.n	8000b62 <main+0x1c6>
			case s_init:
				if (currentEvent == ev_button_push){
 8000b32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d112      	bne.n	8000b60 <main+0x1c4>
					evq_pop_front();
 8000b3a:	f7ff fdeb 	bl	8000714 <evq_pop_front>
					evq_push_back(ev_state_timeout);
 8000b3e:	2002      	movs	r0, #2
 8000b40:	f7ff fdae 	bl	80006a0 <evq_push_back>
					set_traffic_lights(s_CarsGreen_PedestrianRed);
 8000b44:	2006      	movs	r0, #6
 8000b46:	f7ff fe3f 	bl	80007c8 <set_traffic_lights>
					ticks_left_in_state = 20;
 8000b4a:	2314      	movs	r3, #20
 8000b4c:	60fb      	str	r3, [r7, #12]
				}
				break;
 8000b4e:	e007      	b.n	8000b60 <main+0x1c4>
			}
		} else {
			ticks_left_in_state--;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	3b01      	subs	r3, #1
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	e004      	b.n	8000b62 <main+0x1c6>
				break;
 8000b58:	bf00      	nop
 8000b5a:	e002      	b.n	8000b62 <main+0x1c6>
				break;
 8000b5c:	bf00      	nop
 8000b5e:	e000      	b.n	8000b62 <main+0x1c6>
				break;
 8000b60:	bf00      	nop
		}
		HAL_Delay(100);
 8000b62:	2064      	movs	r0, #100	; 0x64
 8000b64:	f000 fd14 	bl	8001590 <HAL_Delay>

		if (ticks_left_in_state == 0){
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	f47f af36 	bne.w	80009dc <main+0x40>
			evq_pop_front();
 8000b70:	f7ff fdd0 	bl	8000714 <evq_pop_front>
	{
 8000b74:	e732      	b.n	80009dc <main+0x40>
 8000b76:	bf00      	nop
 8000b78:	20000094 	.word	0x20000094
 8000b7c:	48000400 	.word	0x48000400
 8000b80:	20000468 	.word	0x20000468

08000b84 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b09a      	sub	sp, #104	; 0x68
 8000b88:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8a:	f107 0320 	add.w	r3, r7, #32
 8000b8e:	2248      	movs	r2, #72	; 0x48
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f004 fc1a 	bl	80053cc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	609a      	str	r2, [r3, #8]
 8000ba2:	60da      	str	r2, [r3, #12]
 8000ba4:	611a      	str	r2, [r3, #16]
 8000ba6:	615a      	str	r2, [r3, #20]
 8000ba8:	619a      	str	r2, [r3, #24]

	/** Macro to configure the PLL multiplication factor
	 */
	__HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8000baa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000bb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000bb8:	60d3      	str	r3, [r2, #12]

	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8000bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	f023 0303 	bic.w	r3, r3, #3
 8000bc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	60d3      	str	r3, [r2, #12]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8000bce:	f001 f88d 	bl	8001cec <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff fca6 	bl	8000524 <LL_RCC_LSE_SetDriveCapability>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd8:	4b24      	ldr	r3, [pc, #144]	; (8000c6c <SystemClock_Config+0xe8>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000be0:	4a22      	ldr	r2, [pc, #136]	; (8000c6c <SystemClock_Config+0xe8>)
 8000be2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	4b20      	ldr	r3, [pc, #128]	; (8000c6c <SystemClock_Config+0xe8>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bf0:	603b      	str	r3, [r7, #0]
 8000bf2:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000bf4:	2327      	movs	r3, #39	; 0x27
 8000bf6:	623b      	str	r3, [r7, #32]
			|RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bf8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c06:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c0c:	2340      	movs	r3, #64	; 0x40
 8000c0e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000c10:	2300      	movs	r3, #0
 8000c12:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c14:	2360      	movs	r3, #96	; 0x60
 8000c16:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c1c:	f107 0320 	add.w	r3, r7, #32
 8000c20:	4618      	mov	r0, r3
 8000c22:	f001 fbf7 	bl	8002414 <HAL_RCC_OscConfig>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <SystemClock_Config+0xac>
	{
		Error_Handler();
 8000c2c:	f000 f9a4 	bl	8000f78 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000c30:	236f      	movs	r3, #111	; 0x6f
 8000c32:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000c34:	2302      	movs	r3, #2
 8000c36:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2101      	movs	r1, #1
 8000c50:	4618      	mov	r0, r3
 8000c52:	f001 ff53 	bl	8002afc <HAL_RCC_ClockConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <SystemClock_Config+0xdc>
	{
		Error_Handler();
 8000c5c:	f000 f98c 	bl	8000f78 <Error_Handler>
	}

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8000c60:	f002 fd0e 	bl	8003680 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000c64:	bf00      	nop
 8000c66:	3768      	adds	r7, #104	; 0x68
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	58000400 	.word	0x58000400

08000c70 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b094      	sub	sp, #80	; 0x50
 8000c74:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c76:	463b      	mov	r3, r7
 8000c78:	2250      	movs	r2, #80	; 0x50
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f004 fba5 	bl	80053cc <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000c82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c86:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	64bb      	str	r3, [r7, #72]	; 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c90:	463b      	mov	r3, r7
 8000c92:	4618      	mov	r0, r3
 8000c94:	f002 fb7e 	bl	8003394 <HAL_RCCEx_PeriphCLKConfig>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <PeriphCommonClock_Config+0x32>
	{
		Error_Handler();
 8000c9e:	f000 f96b 	bl	8000f78 <Error_Handler>
	}
	/* USER CODE BEGIN Smps */

	/* USER CODE END Smps */
}
 8000ca2:	bf00      	nop
 8000ca4:	3750      	adds	r7, #80	; 0x50
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b08e      	sub	sp, #56	; 0x38
 8000cb0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */
	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc0:	f107 031c 	add.w	r3, r7, #28
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000ccc:	463b      	mov	r3, r7
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
 8000cd8:	611a      	str	r2, [r3, #16]
 8000cda:	615a      	str	r2, [r3, #20]
 8000cdc:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000cde:	4b2d      	ldr	r3, [pc, #180]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000ce0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ce4:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000ce6:	4b2b      	ldr	r3, [pc, #172]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cec:	4b29      	ldr	r3, [pc, #164]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000cf2:	4b28      	ldr	r3, [pc, #160]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cfa:	4b26      	ldr	r3, [pc, #152]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d00:	4b24      	ldr	r3, [pc, #144]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d06:	4823      	ldr	r0, [pc, #140]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d08:	f002 fdd1 	bl	80038ae <HAL_TIM_Base_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8000d12:	f000 f931 	bl	8000f78 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d20:	4619      	mov	r1, r3
 8000d22:	481c      	ldr	r0, [pc, #112]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d24:	f003 f86a 	bl	8003dfc <HAL_TIM_ConfigClockSource>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM2_Init+0x86>
	{
		Error_Handler();
 8000d2e:	f000 f923 	bl	8000f78 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d32:	4818      	ldr	r0, [pc, #96]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d34:	f002 fe12 	bl	800395c <HAL_TIM_PWM_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 8000d3e:	f000 f91b 	bl	8000f78 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d4a:	f107 031c 	add.w	r3, r7, #28
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4810      	ldr	r0, [pc, #64]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d52:	f003 fcc1 	bl	80046d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 8000d5c:	f000 f90c 	bl	8000f78 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d60:	2360      	movs	r3, #96	; 0x60
 8000d62:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d70:	463b      	mov	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	4619      	mov	r1, r3
 8000d76:	4807      	ldr	r0, [pc, #28]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d78:	f002 ff2c 	bl	8003bd4 <HAL_TIM_PWM_ConfigChannel>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_TIM2_Init+0xda>
	{
		Error_Handler();
 8000d82:	f000 f8f9 	bl	8000f78 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000d86:	4803      	ldr	r0, [pc, #12]	; (8000d94 <MX_TIM2_Init+0xe8>)
 8000d88:	f000 f95d 	bl	8001046 <HAL_TIM_MspPostInit>

}
 8000d8c:	bf00      	nop
 8000d8e:	3738      	adds	r7, #56	; 0x38
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000094 	.word	0x20000094

08000d98 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000d9c:	4b22      	ldr	r3, [pc, #136]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000d9e:	4a23      	ldr	r2, [pc, #140]	; (8000e2c <MX_USART1_UART_Init+0x94>)
 8000da0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000da2:	4b21      	ldr	r3, [pc, #132]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000da4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000da8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000daa:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000db6:	4b1c      	ldr	r3, [pc, #112]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000dbe:	220c      	movs	r2, #12
 8000dc0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc2:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dc8:	4b17      	ldr	r3, [pc, #92]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dce:	4b16      	ldr	r3, [pc, #88]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dd4:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dda:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8000de0:	4811      	ldr	r0, [pc, #68]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000de2:	f003 fcf9 	bl	80047d8 <HAL_UART_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 8000dec:	f000 f8c4 	bl	8000f78 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000df0:	2100      	movs	r1, #0
 8000df2:	480d      	ldr	r0, [pc, #52]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000df4:	f004 f9ba 	bl	800516c <HAL_UARTEx_SetTxFifoThreshold>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 8000dfe:	f000 f8bb 	bl	8000f78 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e02:	2100      	movs	r1, #0
 8000e04:	4808      	ldr	r0, [pc, #32]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000e06:	f004 f9ef 	bl	80051e8 <HAL_UARTEx_SetRxFifoThreshold>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8000e10:	f000 f8b2 	bl	8000f78 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e14:	4804      	ldr	r0, [pc, #16]	; (8000e28 <MX_USART1_UART_Init+0x90>)
 8000e16:	f004 f970 	bl	80050fa <HAL_UARTEx_DisableFifoMode>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8000e20:	f000 f8aa 	bl	8000f78 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200000e0 	.word	0x200000e0
 8000e2c:	40013800 	.word	0x40013800

08000e30 <MX_USB_PCD_Init>:
 * @brief USB Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_PCD_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	/* USER CODE END USB_Init 0 */

	/* USER CODE BEGIN USB_Init 1 */

	/* USER CODE END USB_Init 1 */
	hpcd_USB_FS.Instance = USB;
 8000e34:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e36:	4a11      	ldr	r2, [pc, #68]	; (8000e7c <MX_USB_PCD_Init+0x4c>)
 8000e38:	601a      	str	r2, [r3, #0]
	hpcd_USB_FS.Init.dev_endpoints = 8;
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e3c:	2208      	movs	r2, #8
 8000e3e:	605a      	str	r2, [r3, #4]
	hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000e40:	4b0d      	ldr	r3, [pc, #52]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e42:	2202      	movs	r2, #2
 8000e44:	609a      	str	r2, [r3, #8]
	hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e46:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e48:	2202      	movs	r2, #2
 8000e4a:	611a      	str	r2, [r3, #16]
	hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
	hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000e52:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
	hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000e58:	4b07      	ldr	r3, [pc, #28]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	61da      	str	r2, [r3, #28]
	hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000e5e:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	621a      	str	r2, [r3, #32]
	if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000e64:	4804      	ldr	r0, [pc, #16]	; (8000e78 <MX_USB_PCD_Init+0x48>)
 8000e66:	f000 fe3d 	bl	8001ae4 <HAL_PCD_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_USB_PCD_Init+0x44>
	{
		Error_Handler();
 8000e70:	f000 f882 	bl	8000f78 <Error_Handler>
	}
	/* USER CODE BEGIN USB_Init 2 */

	/* USER CODE END USB_Init 2 */

}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000174 	.word	0x20000174
 8000e7c:	40006800 	.word	0x40006800

08000e80 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e94:	2004      	movs	r0, #4
 8000e96:	f7ff fb5b 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	f7ff fb58 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea0:	2002      	movs	r0, #2
 8000ea2:	f7ff fb55 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000ea6:	2008      	movs	r0, #8
 8000ea8:	f7ff fb52 	bl	8000550 <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, CARS_RED_Pin|CARS_YELLOW_Pin|CARS_GREEN_Pin|PED_RED_Pin
 8000eac:	2200      	movs	r2, #0
 8000eae:	212f      	movs	r1, #47	; 0x2f
 8000eb0:	482e      	ldr	r0, [pc, #184]	; (8000f6c <MX_GPIO_Init+0xec>)
 8000eb2:	f000 fde5 	bl	8001a80 <HAL_GPIO_WritePin>
			|PED_GREEN_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2140      	movs	r1, #64	; 0x40
 8000eba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ebe:	f000 fddf 	bl	8001a80 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, INDIC_Pin|LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f640 0123 	movw	r1, #2083	; 0x823
 8000ec8:	4829      	ldr	r0, [pc, #164]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000eca:	f000 fdd9 	bl	8001a80 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : CARS_RED_Pin CARS_YELLOW_Pin CARS_GREEN_Pin PED_RED_Pin
                           PED_GREEN_Pin */
	GPIO_InitStruct.Pin = CARS_RED_Pin|CARS_YELLOW_Pin|CARS_GREEN_Pin|PED_RED_Pin
 8000ece:	232f      	movs	r3, #47	; 0x2f
 8000ed0:	607b      	str	r3, [r7, #4]
			|PED_GREEN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4822      	ldr	r0, [pc, #136]	; (8000f6c <MX_GPIO_Init+0xec>)
 8000ee4:	f000 fc5c 	bl	80017a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : BUZZ_Pin */
	GPIO_InitStruct.Pin = BUZZ_Pin;
 8000ee8:	2340      	movs	r3, #64	; 0x40
 8000eea:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8000ef8:	1d3b      	adds	r3, r7, #4
 8000efa:	4619      	mov	r1, r3
 8000efc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f00:	f000 fc4e 	bl	80017a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000f04:	2310      	movs	r3, #16
 8000f06:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4815      	ldr	r0, [pc, #84]	; (8000f6c <MX_GPIO_Init+0xec>)
 8000f16:	f000 fc43 	bl	80017a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : BTN_Pin */
	GPIO_InitStruct.Pin = BTN_Pin;
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f22:	2302      	movs	r3, #2
 8000f24:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4811      	ldr	r0, [pc, #68]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000f2c:	f000 fc38 	bl	80017a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : INDIC_Pin LD2_Pin LD3_Pin LD1_Pin */
	GPIO_InitStruct.Pin = INDIC_Pin|LD2_Pin|LD3_Pin|LD1_Pin;
 8000f30:	f640 0323 	movw	r3, #2083	; 0x823
 8000f34:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f36:	2301      	movs	r3, #1
 8000f38:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	480a      	ldr	r0, [pc, #40]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000f48:	f000 fc2a 	bl	80017a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : B2_Pin B3_Pin */
	GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	; (8000f74 <MX_GPIO_Init+0xf4>)
 8000f5e:	f000 fc1f 	bl	80017a0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000f62:	bf00      	nop
 8000f64:	3718      	adds	r7, #24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	48000800 	.word	0x48000800
 8000f70:	48000400 	.word	0x48000400
 8000f74:	48000c00 	.word	0x48000c00

08000f78 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f7c:	b672      	cpsid	i
}
 8000f7e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f80:	e7fe      	b.n	8000f80 <Error_Handler+0x8>

08000f82 <LL_AHB2_GRP1_EnableClock>:
{
 8000f82:	b480      	push	{r7}
 8000f84:	b085      	sub	sp, #20
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
}
 8000fa8:	bf00      	nop
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000fbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fc0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000fc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000fcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fd0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
}
 8000fda:	bf00      	nop
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b085      	sub	sp, #20
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ff2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ff4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ffe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001002:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4013      	ands	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001036:	d102      	bne.n	800103e <HAL_TIM_Base_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001038:	2001      	movs	r0, #1
 800103a:	f7ff ffbb 	bl	8000fb4 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b088      	sub	sp, #32
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001066:	d113      	bne.n	8001090 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ff8a 	bl	8000f82 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800106e:	2301      	movs	r3, #1
 8001070:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001072:	2302      	movs	r3, #2
 8001074:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800107e:	2301      	movs	r3, #1
 8001080:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	4619      	mov	r1, r3
 8001088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108c:	f000 fb88 	bl	80017a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001090:	bf00      	nop
 8001092:	3720      	adds	r7, #32
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b09c      	sub	sp, #112	; 0x70
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2250      	movs	r2, #80	; 0x50
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f004 f987 	bl	80053cc <memset>
  if(huart->Instance==USART1)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a16      	ldr	r2, [pc, #88]	; (800111c <HAL_UART_MspInit+0x84>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d124      	bne.n	8001112 <HAL_UART_MspInit+0x7a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80010c8:	2301      	movs	r3, #1
 80010ca:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	4618      	mov	r0, r3
 80010d6:	f002 f95d 	bl	8003394 <HAL_RCCEx_PeriphCLKConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010e0:	f7ff ff4a 	bl	8000f78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010e4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80010e8:	f7ff ff7d 	bl	8000fe6 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ec:	2002      	movs	r0, #2
 80010ee:	f7ff ff48 	bl	8000f82 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80010f2:	23c0      	movs	r3, #192	; 0xc0
 80010f4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f6:	2302      	movs	r3, #2
 80010f8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2300      	movs	r3, #0
 8001100:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001102:	2307      	movs	r3, #7
 8001104:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001106:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800110a:	4619      	mov	r1, r3
 800110c:	4804      	ldr	r0, [pc, #16]	; (8001120 <HAL_UART_MspInit+0x88>)
 800110e:	f000 fb47 	bl	80017a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001112:	bf00      	nop
 8001114:	3770      	adds	r7, #112	; 0x70
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40013800 	.word	0x40013800
 8001120:	48000400 	.word	0x48000400

08001124 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b09c      	sub	sp, #112	; 0x70
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	2250      	movs	r2, #80	; 0x50
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f004 f941 	bl	80053cc <memset>
  if(hpcd->Instance==USB)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a1f      	ldr	r2, [pc, #124]	; (80011cc <HAL_PCD_MspInit+0xa8>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d136      	bne.n	80011c2 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001154:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001158:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 800115a:	2318      	movs	r3, #24
 800115c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800115e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001162:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001164:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001168:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 800116a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800116e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 8001170:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001174:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001176:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800117a:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	4618      	mov	r0, r3
 8001182:	f002 f907 	bl	8003394 <HAL_RCCEx_PeriphCLKConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 800118c:	f7ff fef4 	bl	8000f78 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff fef6 	bl	8000f82 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001196:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800119a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a4:	2300      	movs	r3, #0
 80011a6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80011a8:	230a      	movs	r3, #10
 80011aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80011b0:	4619      	mov	r1, r3
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b6:	f000 faf3 	bl	80017a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80011ba:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80011be:	f7ff fef9 	bl	8000fb4 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80011c2:	bf00      	nop
 80011c4:	3770      	adds	r7, #112	; 0x70
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40006800 	.word	0x40006800

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <NMI_Handler+0x4>

080011d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011da:	e7fe      	b.n	80011da <HardFault_Handler+0x4>

080011dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <MemManage_Handler+0x4>

080011e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e6:	e7fe      	b.n	80011e6 <BusFault_Handler+0x4>

080011e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <UsageFault_Handler+0x4>

080011ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121c:	f000 f98c 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	e00a      	b.n	800124c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001236:	f3af 8000 	nop.w
 800123a:	4601      	mov	r1, r0
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	60ba      	str	r2, [r7, #8]
 8001242:	b2ca      	uxtb	r2, r1
 8001244:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	3301      	adds	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	429a      	cmp	r2, r3
 8001252:	dbf0      	blt.n	8001236 <_read+0x12>
  }

  return len;
 8001254:	687b      	ldr	r3, [r7, #4]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3718      	adds	r7, #24
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b086      	sub	sp, #24
 8001262:	af00      	add	r7, sp, #0
 8001264:	60f8      	str	r0, [r7, #12]
 8001266:	60b9      	str	r1, [r7, #8]
 8001268:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	e009      	b.n	8001284 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	1c5a      	adds	r2, r3, #1
 8001274:	60ba      	str	r2, [r7, #8]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	3301      	adds	r3, #1
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697a      	ldr	r2, [r7, #20]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	429a      	cmp	r2, r3
 800128a:	dbf1      	blt.n	8001270 <_write+0x12>
  }
  return len;
 800128c:	687b      	ldr	r3, [r7, #4]
}
 800128e:	4618      	mov	r0, r3
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <_close>:

int _close(int file)
{
 8001296:	b480      	push	{r7}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800129e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012ae:	b480      	push	{r7}
 80012b0:	b083      	sub	sp, #12
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
 80012b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012be:	605a      	str	r2, [r3, #4]
  return 0;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <_isatty>:

int _isatty(int file)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012d6:	2301      	movs	r3, #1
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001308:	4a14      	ldr	r2, [pc, #80]	; (800135c <_sbrk+0x5c>)
 800130a:	4b15      	ldr	r3, [pc, #84]	; (8001360 <_sbrk+0x60>)
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001314:	4b13      	ldr	r3, [pc, #76]	; (8001364 <_sbrk+0x64>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d102      	bne.n	8001322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <_sbrk+0x64>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <_sbrk+0x68>)
 8001320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <_sbrk+0x64>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	429a      	cmp	r2, r3
 800132e:	d207      	bcs.n	8001340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001330:	f004 f822 	bl	8005378 <__errno>
 8001334:	4603      	mov	r3, r0
 8001336:	220c      	movs	r2, #12
 8001338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800133a:	f04f 33ff 	mov.w	r3, #4294967295
 800133e:	e009      	b.n	8001354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <_sbrk+0x64>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001346:	4b07      	ldr	r3, [pc, #28]	; (8001364 <_sbrk+0x64>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	4a05      	ldr	r2, [pc, #20]	; (8001364 <_sbrk+0x64>)
 8001350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20030000 	.word	0x20030000
 8001360:	00000400 	.word	0x00000400
 8001364:	20000484 	.word	0x20000484
 8001368:	200004a0 	.word	0x200004a0

0800136c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001370:	4b24      	ldr	r3, [pc, #144]	; (8001404 <SystemInit+0x98>)
 8001372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001376:	4a23      	ldr	r2, [pc, #140]	; (8001404 <SystemInit+0x98>)
 8001378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800137c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001394:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001398:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800139a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013a4:	4b18      	ldr	r3, [pc, #96]	; (8001408 <SystemInit+0x9c>)
 80013a6:	4013      	ands	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80013aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013b6:	f023 0305 	bic.w	r3, r3, #5
 80013ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80013be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80013c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013ca:	f023 0301 	bic.w	r3, r3, #1
 80013ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80013d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013d6:	4a0d      	ldr	r2, [pc, #52]	; (800140c <SystemInit+0xa0>)
 80013d8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80013da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013de:	4a0b      	ldr	r2, [pc, #44]	; (800140c <SystemInit+0xa0>)
 80013e0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80013e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80013f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000ed00 	.word	0xe000ed00
 8001408:	faf6fefb 	.word	0xfaf6fefb
 800140c:	22041000 	.word	0x22041000

08001410 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001410:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001412:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001414:	3304      	adds	r3, #4

08001416 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001416:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001418:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800141a:	d3f9      	bcc.n	8001410 <CopyDataInit>
  bx lr
 800141c:	4770      	bx	lr

0800141e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800141e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001420:	3004      	adds	r0, #4

08001422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001422:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001424:	d3fb      	bcc.n	800141e <FillZerobss>
  bx lr
 8001426:	4770      	bx	lr

08001428 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001428:	480c      	ldr	r0, [pc, #48]	; (800145c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800142a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800142c:	f7ff ff9e 	bl	800136c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001430:	480b      	ldr	r0, [pc, #44]	; (8001460 <LoopForever+0x6>)
 8001432:	490c      	ldr	r1, [pc, #48]	; (8001464 <LoopForever+0xa>)
 8001434:	4a0c      	ldr	r2, [pc, #48]	; (8001468 <LoopForever+0xe>)
 8001436:	2300      	movs	r3, #0
 8001438:	f7ff ffed 	bl	8001416 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800143c:	480b      	ldr	r0, [pc, #44]	; (800146c <LoopForever+0x12>)
 800143e:	490c      	ldr	r1, [pc, #48]	; (8001470 <LoopForever+0x16>)
 8001440:	4a0c      	ldr	r2, [pc, #48]	; (8001474 <LoopForever+0x1a>)
 8001442:	2300      	movs	r3, #0
 8001444:	f7ff ffe7 	bl	8001416 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001448:	480b      	ldr	r0, [pc, #44]	; (8001478 <LoopForever+0x1e>)
 800144a:	490c      	ldr	r1, [pc, #48]	; (800147c <LoopForever+0x22>)
 800144c:	2300      	movs	r3, #0
 800144e:	f7ff ffe8 	bl	8001422 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001452:	f003 ff97 	bl	8005384 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001456:	f7ff faa1 	bl	800099c <main>

0800145a <LoopForever>:

LoopForever:
  b LoopForever
 800145a:	e7fe      	b.n	800145a <LoopForever>
  ldr   r0, =_estack
 800145c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001460:	20000008 	.word	0x20000008
 8001464:	20000078 	.word	0x20000078
 8001468:	080064b8 	.word	0x080064b8
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800146c:	20030000 	.word	0x20030000
 8001470:	20030000 	.word	0x20030000
 8001474:	08006528 	.word	0x08006528
  INIT_BSS _sbss, _ebss
 8001478:	20000078 	.word	0x20000078
 800147c:	2000049c 	.word	0x2000049c

08001480 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001480:	e7fe      	b.n	8001480 <ADC1_IRQHandler>
	...

08001484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800148a:	2300      	movs	r3, #0
 800148c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148e:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <HAL_Init+0x3c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <HAL_Init+0x3c>)
 8001494:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001498:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149a:	2003      	movs	r0, #3
 800149c:	f000 f94e 	bl	800173c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014a0:	2000      	movs	r0, #0
 80014a2:	f000 f80f 	bl	80014c4 <HAL_InitTick>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	71fb      	strb	r3, [r7, #7]
 80014b0:	e001      	b.n	80014b6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014b2:	f7ff fdb1 	bl	8001018 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014b6:	79fb      	ldrb	r3, [r7, #7]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	58004000 	.word	0x58004000

080014c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_InitTick+0x6c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d024      	beq.n	8001522 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80014d8:	f001 fcbc 	bl	8002e54 <HAL_RCC_GetHCLKFreq>
 80014dc:	4602      	mov	r2, r0
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <HAL_InitTick+0x6c>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	4619      	mov	r1, r3
 80014e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 f948 	bl	8001786 <HAL_SYSTICK_Config>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d10f      	bne.n	800151c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b0f      	cmp	r3, #15
 8001500:	d809      	bhi.n	8001516 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001502:	2200      	movs	r2, #0
 8001504:	6879      	ldr	r1, [r7, #4]
 8001506:	f04f 30ff 	mov.w	r0, #4294967295
 800150a:	f000 f922 	bl	8001752 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800150e:	4a09      	ldr	r2, [pc, #36]	; (8001534 <HAL_InitTick+0x70>)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6013      	str	r3, [r2, #0]
 8001514:	e007      	b.n	8001526 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	73fb      	strb	r3, [r7, #15]
 800151a:	e004      	b.n	8001526 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	73fb      	strb	r3, [r7, #15]
 8001520:	e001      	b.n	8001526 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001526:	7bfb      	ldrb	r3, [r7, #15]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000010 	.word	0x20000010
 8001534:	2000000c 	.word	0x2000000c

08001538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <HAL_IncTick+0x20>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_IncTick+0x24>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a04      	ldr	r2, [pc, #16]	; (800155c <HAL_IncTick+0x24>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000010 	.word	0x20000010
 800155c:	20000488 	.word	0x20000488

08001560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <HAL_GetTick+0x14>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	20000488 	.word	0x20000488

08001578 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800157c:	4b03      	ldr	r3, [pc, #12]	; (800158c <HAL_GetTickPrio+0x14>)
 800157e:	681b      	ldr	r3, [r3, #0]
}
 8001580:	4618      	mov	r0, r3
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	2000000c 	.word	0x2000000c

08001590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001598:	f7ff ffe2 	bl	8001560 <HAL_GetTick>
 800159c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a8:	d005      	beq.n	80015b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015aa:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <HAL_Delay+0x44>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	461a      	mov	r2, r3
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	4413      	add	r3, r2
 80015b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015b6:	bf00      	nop
 80015b8:	f7ff ffd2 	bl	8001560 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d8f7      	bhi.n	80015b8 <HAL_Delay+0x28>
  {
  }
}
 80015c8:	bf00      	nop
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000010 	.word	0x20000010

080015d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015e8:	4b0c      	ldr	r3, [pc, #48]	; (800161c <__NVIC_SetPriorityGrouping+0x44>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015f4:	4013      	ands	r3, r2
 80015f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800160a:	4a04      	ldr	r2, [pc, #16]	; (800161c <__NVIC_SetPriorityGrouping+0x44>)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	60d3      	str	r3, [r2, #12]
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001624:	4b04      	ldr	r3, [pc, #16]	; (8001638 <__NVIC_GetPriorityGrouping+0x18>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	f003 0307 	and.w	r3, r3, #7
}
 800162e:	4618      	mov	r0, r3
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	6039      	str	r1, [r7, #0]
 8001646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	2b00      	cmp	r3, #0
 800164e:	db0a      	blt.n	8001666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	490c      	ldr	r1, [pc, #48]	; (8001688 <__NVIC_SetPriority+0x4c>)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	0112      	lsls	r2, r2, #4
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	440b      	add	r3, r1
 8001660:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001664:	e00a      	b.n	800167c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4908      	ldr	r1, [pc, #32]	; (800168c <__NVIC_SetPriority+0x50>)
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	3b04      	subs	r3, #4
 8001674:	0112      	lsls	r2, r2, #4
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	440b      	add	r3, r1
 800167a:	761a      	strb	r2, [r3, #24]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	e000e100 	.word	0xe000e100
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001690:	b480      	push	{r7}
 8001692:	b089      	sub	sp, #36	; 0x24
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f1c3 0307 	rsb	r3, r3, #7
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	bf28      	it	cs
 80016ae:	2304      	movcs	r3, #4
 80016b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	3304      	adds	r3, #4
 80016b6:	2b06      	cmp	r3, #6
 80016b8:	d902      	bls.n	80016c0 <NVIC_EncodePriority+0x30>
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	3b03      	subs	r3, #3
 80016be:	e000      	b.n	80016c2 <NVIC_EncodePriority+0x32>
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	f04f 32ff 	mov.w	r2, #4294967295
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43da      	mvns	r2, r3
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	401a      	ands	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d8:	f04f 31ff 	mov.w	r1, #4294967295
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	fa01 f303 	lsl.w	r3, r1, r3
 80016e2:	43d9      	mvns	r1, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	4313      	orrs	r3, r2
         );
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3724      	adds	r7, #36	; 0x24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
	...

080016f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3b01      	subs	r3, #1
 8001704:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001708:	d301      	bcc.n	800170e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800170a:	2301      	movs	r3, #1
 800170c:	e00f      	b.n	800172e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800170e:	4a0a      	ldr	r2, [pc, #40]	; (8001738 <SysTick_Config+0x40>)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001716:	210f      	movs	r1, #15
 8001718:	f04f 30ff 	mov.w	r0, #4294967295
 800171c:	f7ff ff8e 	bl	800163c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001720:	4b05      	ldr	r3, [pc, #20]	; (8001738 <SysTick_Config+0x40>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001726:	4b04      	ldr	r3, [pc, #16]	; (8001738 <SysTick_Config+0x40>)
 8001728:	2207      	movs	r2, #7
 800172a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	e000e010 	.word	0xe000e010

0800173c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff ff47 	bl	80015d8 <__NVIC_SetPriorityGrouping>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af00      	add	r7, sp, #0
 8001758:	4603      	mov	r3, r0
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
 800175e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001760:	f7ff ff5e 	bl	8001620 <__NVIC_GetPriorityGrouping>
 8001764:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	6978      	ldr	r0, [r7, #20]
 800176c:	f7ff ff90 	bl	8001690 <NVIC_EncodePriority>
 8001770:	4602      	mov	r2, r0
 8001772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff5f 	bl	800163c <__NVIC_SetPriority>
}
 800177e:	bf00      	nop
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff ffb2 	bl	80016f8 <SysTick_Config>
 8001794:	4603      	mov	r3, r0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
	...

080017a0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ae:	e14c      	b.n	8001a4a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2101      	movs	r1, #1
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	4013      	ands	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 813e 	beq.w	8001a44 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d005      	beq.n	80017e0 <HAL_GPIO_Init+0x40>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 0303 	and.w	r3, r3, #3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d130      	bne.n	8001842 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	2203      	movs	r2, #3
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4013      	ands	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4313      	orrs	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001816:	2201      	movs	r2, #1
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43db      	mvns	r3, r3
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	4013      	ands	r3, r2
 8001824:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	091b      	lsrs	r3, r3, #4
 800182c:	f003 0201 	and.w	r2, r3, #1
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	4313      	orrs	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	2b03      	cmp	r3, #3
 800184c:	d017      	beq.n	800187e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	2b02      	cmp	r3, #2
 8001888:	d123      	bne.n	80018d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	08da      	lsrs	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3208      	adds	r2, #8
 8001892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	220f      	movs	r2, #15
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	4013      	ands	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	691a      	ldr	r2, [r3, #16]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	08da      	lsrs	r2, r3, #3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3208      	adds	r2, #8
 80018cc:	6939      	ldr	r1, [r7, #16]
 80018ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	2203      	movs	r2, #3
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 0203 	and.w	r2, r3, #3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8098 	beq.w	8001a44 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001914:	4a54      	ldr	r2, [pc, #336]	; (8001a68 <HAL_GPIO_Init+0x2c8>)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	3302      	adds	r3, #2
 800191c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001920:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	220f      	movs	r2, #15
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	43db      	mvns	r3, r3
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4013      	ands	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800193e:	d019      	beq.n	8001974 <HAL_GPIO_Init+0x1d4>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a4a      	ldr	r2, [pc, #296]	; (8001a6c <HAL_GPIO_Init+0x2cc>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d013      	beq.n	8001970 <HAL_GPIO_Init+0x1d0>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a49      	ldr	r2, [pc, #292]	; (8001a70 <HAL_GPIO_Init+0x2d0>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d00d      	beq.n	800196c <HAL_GPIO_Init+0x1cc>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a48      	ldr	r2, [pc, #288]	; (8001a74 <HAL_GPIO_Init+0x2d4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d007      	beq.n	8001968 <HAL_GPIO_Init+0x1c8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a47      	ldr	r2, [pc, #284]	; (8001a78 <HAL_GPIO_Init+0x2d8>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d101      	bne.n	8001964 <HAL_GPIO_Init+0x1c4>
 8001960:	2304      	movs	r3, #4
 8001962:	e008      	b.n	8001976 <HAL_GPIO_Init+0x1d6>
 8001964:	2307      	movs	r3, #7
 8001966:	e006      	b.n	8001976 <HAL_GPIO_Init+0x1d6>
 8001968:	2303      	movs	r3, #3
 800196a:	e004      	b.n	8001976 <HAL_GPIO_Init+0x1d6>
 800196c:	2302      	movs	r3, #2
 800196e:	e002      	b.n	8001976 <HAL_GPIO_Init+0x1d6>
 8001970:	2301      	movs	r3, #1
 8001972:	e000      	b.n	8001976 <HAL_GPIO_Init+0x1d6>
 8001974:	2300      	movs	r3, #0
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	f002 0203 	and.w	r2, r2, #3
 800197c:	0092      	lsls	r2, r2, #2
 800197e:	4093      	lsls	r3, r2
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4313      	orrs	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001986:	4938      	ldr	r1, [pc, #224]	; (8001a68 <HAL_GPIO_Init+0x2c8>)
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	089b      	lsrs	r3, r3, #2
 800198c:	3302      	adds	r3, #2
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001994:	4b39      	ldr	r3, [pc, #228]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	43db      	mvns	r3, r3
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4013      	ands	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019b8:	4a30      	ldr	r2, [pc, #192]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80019be:	4b2f      	ldr	r3, [pc, #188]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	43db      	mvns	r3, r3
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	4013      	ands	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4313      	orrs	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019e2:	4a26      	ldr	r2, [pc, #152]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019e8:	4b24      	ldr	r3, [pc, #144]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 80019ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	43db      	mvns	r3, r3
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4013      	ands	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a0e:	4a1b      	ldr	r2, [pc, #108]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8001a16:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 8001a18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a3c:	4a0f      	ldr	r2, [pc, #60]	; (8001a7c <HAL_GPIO_Init+0x2dc>)
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	3301      	adds	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	fa22 f303 	lsr.w	r3, r2, r3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f47f aeab 	bne.w	80017b0 <HAL_GPIO_Init+0x10>
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	bf00      	nop
 8001a5e:	371c      	adds	r7, #28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	48000400 	.word	0x48000400
 8001a70:	48000800 	.word	0x48000800
 8001a74:	48000c00 	.word	0x48000c00
 8001a78:	48001000 	.word	0x48001000
 8001a7c:	58000800 	.word	0x58000800

08001a80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	807b      	strh	r3, [r7, #2]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a90:	787b      	ldrb	r3, [r7, #1]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d003      	beq.n	8001a9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a96:	887a      	ldrh	r2, [r7, #2]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a9c:	e002      	b.n	8001aa4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	695b      	ldr	r3, [r3, #20]
 8001ac0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ac2:	887a      	ldrh	r2, [r7, #2]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	041a      	lsls	r2, r3, #16
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	43d9      	mvns	r1, r3
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	400b      	ands	r3, r1
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	619a      	str	r2, [r3, #24]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ae6:	b08b      	sub	sp, #44	; 0x2c
 8001ae8:	af06      	add	r7, sp, #24
 8001aea:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e0cb      	b.n	8001c8e <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff fb0a 	bl	8001124 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2203      	movs	r2, #3
 8001b14:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 fbef 	bl	8005300 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	73fb      	strb	r3, [r7, #15]
 8001b26:	e040      	b.n	8001baa <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	1c5a      	adds	r2, r3, #1
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	440b      	add	r3, r1
 8001b38:	3301      	adds	r3, #1
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	4613      	mov	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	4413      	add	r3, r2
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	440b      	add	r3, r1
 8001b4e:	7bfa      	ldrb	r2, [r7, #15]
 8001b50:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	6879      	ldr	r1, [r7, #4]
 8001b56:	1c5a      	adds	r2, r3, #1
 8001b58:	4613      	mov	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	440b      	add	r3, r1
 8001b62:	3303      	adds	r3, #3
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b68:	7bfa      	ldrb	r2, [r7, #15]
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	440b      	add	r3, r1
 8001b76:	3338      	adds	r3, #56	; 0x38
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b7c:	7bfa      	ldrb	r2, [r7, #15]
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	440b      	add	r3, r1
 8001b8a:	333c      	adds	r3, #60	; 0x3c
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	440b      	add	r3, r1
 8001b9e:	3340      	adds	r3, #64	; 0x40
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	73fb      	strb	r3, [r7, #15]
 8001baa:	7bfa      	ldrb	r2, [r7, #15]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d3b9      	bcc.n	8001b28 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	73fb      	strb	r3, [r7, #15]
 8001bb8:	e044      	b.n	8001c44 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001bba:	7bfa      	ldrb	r2, [r7, #15]
 8001bbc:	6879      	ldr	r1, [r7, #4]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	440b      	add	r3, r1
 8001bc8:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001bcc:	2200      	movs	r2, #0
 8001bce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001bd0:	7bfa      	ldrb	r2, [r7, #15]
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	440b      	add	r3, r1
 8001bde:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001be2:	7bfa      	ldrb	r2, [r7, #15]
 8001be4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001be6:	7bfa      	ldrb	r2, [r7, #15]
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	4613      	mov	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	00db      	lsls	r3, r3, #3
 8001bf2:	440b      	add	r3, r1
 8001bf4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001bfc:	7bfa      	ldrb	r2, [r7, #15]
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	4613      	mov	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	440b      	add	r3, r1
 8001c0a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c12:	7bfa      	ldrb	r2, [r7, #15]
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	4613      	mov	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	440b      	add	r3, r1
 8001c20:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c28:	7bfa      	ldrb	r2, [r7, #15]
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4413      	add	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	440b      	add	r3, r1
 8001c36:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	3301      	adds	r3, #1
 8001c42:	73fb      	strb	r3, [r7, #15]
 8001c44:	7bfa      	ldrb	r2, [r7, #15]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d3b5      	bcc.n	8001bba <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	687e      	ldr	r6, [r7, #4]
 8001c56:	466d      	mov	r5, sp
 8001c58:	f106 0410 	add.w	r4, r6, #16
 8001c5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	602b      	str	r3, [r5, #0]
 8001c64:	1d33      	adds	r3, r6, #4
 8001c66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c68:	6838      	ldr	r0, [r7, #0]
 8001c6a:	f003 fb64 	bl	8005336 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d102      	bne.n	8001c8c <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f805 	bl	8001c96 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c96 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b085      	sub	sp, #20
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
	...

08001cec <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cf0:	4b05      	ldr	r3, [pc, #20]	; (8001d08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a04      	ldr	r2, [pc, #16]	; (8001d08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cfa:	6013      	str	r3, [r2, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	58000400 	.word	0x58000400

08001d0c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001d10:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	58000400 	.word	0x58000400

08001d28 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d3a:	d101      	bne.n	8001d40 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e000      	b.n	8001d42 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <LL_RCC_HSE_Enable>:
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d5e:	6013      	str	r3, [r2, #0]
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <LL_RCC_HSE_Disable>:
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001d6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d7c:	6013      	str	r3, [r2, #0]
}
 8001d7e:	bf00      	nop
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <LL_RCC_HSE_IsReady>:
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d9a:	d101      	bne.n	8001da0 <LL_RCC_HSE_IsReady+0x18>
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e000      	b.n	8001da2 <LL_RCC_HSE_IsReady+0x1a>
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_RCC_HSI_Enable>:
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <LL_RCC_HSI_Disable>:
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001dce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ddc:	6013      	str	r3, [r2, #0]
}
 8001dde:	bf00      	nop
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_RCC_HSI_IsReady>:
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dfa:	d101      	bne.n	8001e00 <LL_RCC_HSI_IsReady+0x18>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <LL_RCC_HSI_IsReady+0x1a>
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <LL_RCC_HSI_SetCalibTrimming>:
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	061b      	lsls	r3, r3, #24
 8001e22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e26:	4313      	orrs	r3, r2
 8001e28:	604b      	str	r3, [r1, #4]
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <LL_RCC_HSI48_Enable>:
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001e3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001e4e:	bf00      	nop
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <LL_RCC_HSI48_Disable>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <LL_RCC_HSI48_IsReady>:
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001e7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d101      	bne.n	8001e92 <LL_RCC_HSI48_IsReady+0x18>
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e000      	b.n	8001e94 <LL_RCC_HSI48_IsReady+0x1a>
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_RCC_LSE_Enable>:
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ea2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eaa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001eae:	f043 0301 	orr.w	r3, r3, #1
 8001eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <LL_RCC_LSE_Disable>:
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ec4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ecc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ed0:	f023 0301 	bic.w	r3, r3, #1
 8001ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <LL_RCC_LSE_EnableBypass>:
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ef2:	f043 0304 	orr.w	r3, r3, #4
 8001ef6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_RCC_LSE_DisableBypass>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001f26:	b480      	push	{r7}
 8001f28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001f2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d101      	bne.n	8001f3e <LL_RCC_LSE_IsReady+0x18>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <LL_RCC_LSE_IsReady+0x1a>
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001f4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f7c:	f023 0301 	bic.w	r3, r3, #1
 8001f80:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d101      	bne.n	8001fa6 <LL_RCC_LSI1_IsReady+0x18>
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e000      	b.n	8001fa8 <LL_RCC_LSI1_IsReady+0x1a>
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001fb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fbe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fe0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fe4:	f023 0304 	bic.w	r3, r3, #4
 8001fe8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001ffa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ffe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b08      	cmp	r3, #8
 8002008:	d101      	bne.n	800200e <LL_RCC_LSI2_IsReady+0x18>
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <LL_RCC_LSI2_IsReady+0x1a>
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800202a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	021b      	lsls	r3, r3, #8
 8002032:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002036:	4313      	orrs	r3, r2
 8002038:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800204c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6013      	str	r3, [r2, #0]
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800206a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002074:	f023 0301 	bic.w	r3, r3, #1
 8002078:	6013      	str	r3, [r2, #0]
}
 800207a:	bf00      	nop
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b02      	cmp	r3, #2
 8002094:	d101      	bne.n	800209a <LL_RCC_MSI_IsReady+0x16>
 8002096:	2301      	movs	r3, #1
 8002098:	e000      	b.n	800209c <LL_RCC_MSI_IsReady+0x18>
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80020ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4313      	orrs	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80020d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020de:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2bb0      	cmp	r3, #176	; 0xb0
 80020e4:	d901      	bls.n	80020ea <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 80020e6:	23b0      	movs	r3, #176	; 0xb0
 80020e8:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 80020ea:	687b      	ldr	r3, [r7, #4]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	021b      	lsls	r3, r3, #8
 800210e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002112:	4313      	orrs	r3, r2
 8002114:	604b      	str	r3, [r1, #4]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800212a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f023 0203 	bic.w	r2, r3, #3
 8002134:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4313      	orrs	r3, r2
 800213c:	608b      	str	r3, [r1, #8]
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800214e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 030c 	and.w	r3, r3, #12
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800216a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002174:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4313      	orrs	r3, r2
 800217c:	608b      	str	r3, [r1, #8]
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002192:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002196:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800219a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800219e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80021be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80021c6:	f023 020f 	bic.w	r2, r3, #15
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021d2:	4313      	orrs	r3, r2
 80021d4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80021ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	608b      	str	r3, [r1, #8]
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002214:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800221e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4313      	orrs	r3, r2
 8002226:	608b      	str	r3, [r1, #8]
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002238:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002242:	4618      	mov	r0, r3
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002254:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002258:	011b      	lsls	r3, r3, #4
 800225a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800225e:	4618      	mov	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800226c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800228e:	4618      	mov	r0, r3
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800229c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022aa:	6013      	str	r3, [r2, #0]
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80022ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022c8:	6013      	str	r3, [r2, #0]
}
 80022ca:	bf00      	nop
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80022d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022e6:	d101      	bne.n	80022ec <LL_RCC_PLL_IsReady+0x18>
 80022e8:	2301      	movs	r3, #1
 80022ea:	e000      	b.n	80022ee <LL_RCC_PLL_IsReady+0x1a>
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80022fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	0a1b      	lsrs	r3, r3, #8
 8002304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002308:	4618      	mov	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002312:	b480      	push	{r7}
 8002314:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002320:	4618      	mov	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800232e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002338:	4618      	mov	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	f003 0303 	and.w	r3, r3, #3
}
 8002350:	4618      	mov	r0, r3
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800235e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800236c:	d101      	bne.n	8002372 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800237e:	b480      	push	{r7}
 8002380:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002382:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002386:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800238a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002392:	d101      	bne.n	8002398 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002394:	2301      	movs	r3, #1
 8002396:	e000      	b.n	800239a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80023a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023ac:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80023b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b8:	d101      	bne.n	80023be <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80023ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80023dc:	d101      	bne.n	80023e2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80023de:	2301      	movs	r3, #1
 80023e0:	e000      	b.n	80023e4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80023f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002400:	d101      	bne.n	8002406 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002402:	2301      	movs	r3, #1
 8002404:	e000      	b.n	8002408 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
	...

08002414 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002414:	b590      	push	{r4, r7, lr}
 8002416:	b08d      	sub	sp, #52	; 0x34
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e363      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0320 	and.w	r3, r3, #32
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 808d 	beq.w	800254e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002434:	f7ff fe89 	bl	800214a <LL_RCC_GetSysClkSource>
 8002438:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800243a:	f7ff ff82 	bl	8002342 <LL_RCC_PLL_GetMainSource>
 800243e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002442:	2b00      	cmp	r3, #0
 8002444:	d005      	beq.n	8002452 <HAL_RCC_OscConfig+0x3e>
 8002446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002448:	2b0c      	cmp	r3, #12
 800244a:	d147      	bne.n	80024dc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800244c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244e:	2b01      	cmp	r3, #1
 8002450:	d144      	bne.n	80024dc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e347      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8002462:	f7ff fe34 	bl	80020ce <LL_RCC_MSI_GetRange>
 8002466:	4603      	mov	r3, r0
 8002468:	429c      	cmp	r4, r3
 800246a:	d914      	bls.n	8002496 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002470:	4618      	mov	r0, r3
 8002472:	f000 fd2f 	bl	8002ed4 <RCC_SetFlashLatencyFromMSIRange>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e336      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff fe0e 	bl	80020a6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fe32 	bl	80020f8 <LL_RCC_MSI_SetCalibTrimming>
 8002494:	e013      	b.n	80024be <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fe03 	bl	80020a6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fe27 	bl	80020f8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 fd10 	bl	8002ed4 <RCC_SetFlashLatencyFromMSIRange>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e317      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80024be:	f000 fcc9 	bl	8002e54 <HAL_RCC_GetHCLKFreq>
 80024c2:	4603      	mov	r3, r0
 80024c4:	4aa4      	ldr	r2, [pc, #656]	; (8002758 <HAL_RCC_OscConfig+0x344>)
 80024c6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024c8:	4ba4      	ldr	r3, [pc, #656]	; (800275c <HAL_RCC_OscConfig+0x348>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe fff9 	bl	80014c4 <HAL_InitTick>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d039      	beq.n	800254c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e308      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69db      	ldr	r3, [r3, #28]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d01e      	beq.n	8002522 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024e4:	f7ff fdb0 	bl	8002048 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024e8:	f7ff f83a 	bl	8001560 <HAL_GetTick>
 80024ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024f0:	f7ff f836 	bl	8001560 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e2f5      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002502:	f7ff fdbf 	bl	8002084 <LL_RCC_MSI_IsReady>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f1      	beq.n	80024f0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fdc8 	bl	80020a6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fdec 	bl	80020f8 <LL_RCC_MSI_SetCalibTrimming>
 8002520:	e015      	b.n	800254e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002522:	f7ff fda0 	bl	8002066 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002526:	f7ff f81b 	bl	8001560 <HAL_GetTick>
 800252a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800252e:	f7ff f817 	bl	8001560 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e2d6      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002540:	f7ff fda0 	bl	8002084 <LL_RCC_MSI_IsReady>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f1      	bne.n	800252e <HAL_RCC_OscConfig+0x11a>
 800254a:	e000      	b.n	800254e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800254c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d047      	beq.n	80025ea <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800255a:	f7ff fdf6 	bl	800214a <LL_RCC_GetSysClkSource>
 800255e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002560:	f7ff feef 	bl	8002342 <LL_RCC_PLL_GetMainSource>
 8002564:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002566:	6a3b      	ldr	r3, [r7, #32]
 8002568:	2b08      	cmp	r3, #8
 800256a:	d005      	beq.n	8002578 <HAL_RCC_OscConfig+0x164>
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	2b0c      	cmp	r3, #12
 8002570:	d108      	bne.n	8002584 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	2b03      	cmp	r3, #3
 8002576:	d105      	bne.n	8002584 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d134      	bne.n	80025ea <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e2b4      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800258c:	d102      	bne.n	8002594 <HAL_RCC_OscConfig+0x180>
 800258e:	f7ff fbdd 	bl	8001d4c <LL_RCC_HSE_Enable>
 8002592:	e001      	b.n	8002598 <HAL_RCC_OscConfig+0x184>
 8002594:	f7ff fbe9 	bl	8001d6a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d012      	beq.n	80025c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a0:	f7fe ffde 	bl	8001560 <HAL_GetTick>
 80025a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7fe ffda 	bl	8001560 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	; 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e299      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80025ba:	f7ff fbe5 	bl	8001d88 <LL_RCC_HSE_IsReady>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d0f1      	beq.n	80025a8 <HAL_RCC_OscConfig+0x194>
 80025c4:	e011      	b.n	80025ea <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c6:	f7fe ffcb 	bl	8001560 <HAL_GetTick>
 80025ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80025cc:	e008      	b.n	80025e0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025ce:	f7fe ffc7 	bl	8001560 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b64      	cmp	r3, #100	; 0x64
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e286      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80025e0:	f7ff fbd2 	bl	8001d88 <LL_RCC_HSE_IsReady>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f1      	bne.n	80025ce <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d04c      	beq.n	8002690 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025f6:	f7ff fda8 	bl	800214a <LL_RCC_GetSysClkSource>
 80025fa:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025fc:	f7ff fea1 	bl	8002342 <LL_RCC_PLL_GetMainSource>
 8002600:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	2b04      	cmp	r3, #4
 8002606:	d005      	beq.n	8002614 <HAL_RCC_OscConfig+0x200>
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	2b0c      	cmp	r3, #12
 800260c:	d10e      	bne.n	800262c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	2b02      	cmp	r3, #2
 8002612:	d10b      	bne.n	800262c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e266      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff fbf1 	bl	8001e0c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800262a:	e031      	b.n	8002690 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d019      	beq.n	8002668 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002634:	f7ff fbba 	bl	8001dac <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002638:	f7fe ff92 	bl	8001560 <HAL_GetTick>
 800263c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002640:	f7fe ff8e 	bl	8001560 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e24d      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002652:	f7ff fbc9 	bl	8001de8 <LL_RCC_HSI_IsReady>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f1      	beq.n	8002640 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff fbd3 	bl	8001e0c <LL_RCC_HSI_SetCalibTrimming>
 8002666:	e013      	b.n	8002690 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002668:	f7ff fbaf 	bl	8001dca <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7fe ff78 	bl	8001560 <HAL_GetTick>
 8002670:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002674:	f7fe ff74 	bl	8001560 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e233      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002686:	f7ff fbaf 	bl	8001de8 <LL_RCC_HSI_IsReady>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f1      	bne.n	8002674 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b00      	cmp	r3, #0
 800269a:	d106      	bne.n	80026aa <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 80a3 	beq.w	80027f0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d076      	beq.n	80027a0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0310 	and.w	r3, r3, #16
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d046      	beq.n	800274c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80026be:	f7ff fc66 	bl	8001f8e <LL_RCC_LSI1_IsReady>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d113      	bne.n	80026f0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80026c8:	f7ff fc3f 	bl	8001f4a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026cc:	f7fe ff48 	bl	8001560 <HAL_GetTick>
 80026d0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80026d4:	f7fe ff44 	bl	8001560 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e203      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80026e6:	f7ff fc52 	bl	8001f8e <LL_RCC_LSI1_IsReady>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f1      	beq.n	80026d4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80026f0:	f7ff fc5f 	bl	8001fb2 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f4:	f7fe ff34 	bl	8001560 <HAL_GetTick>
 80026f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80026fc:	f7fe ff30 	bl	8001560 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b03      	cmp	r3, #3
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e1ef      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800270e:	f7ff fc72 	bl	8001ff6 <LL_RCC_LSI2_IsReady>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0f1      	beq.n	80026fc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fc7c 	bl	800201a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002722:	f7ff fc23 	bl	8001f6c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002726:	f7fe ff1b 	bl	8001560 <HAL_GetTick>
 800272a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800272e:	f7fe ff17 	bl	8001560 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e1d6      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002740:	f7ff fc25 	bl	8001f8e <LL_RCC_LSI1_IsReady>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f1      	bne.n	800272e <HAL_RCC_OscConfig+0x31a>
 800274a:	e051      	b.n	80027f0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800274c:	f7ff fbfd 	bl	8001f4a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002750:	f7fe ff06 	bl	8001560 <HAL_GetTick>
 8002754:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002756:	e00c      	b.n	8002772 <HAL_RCC_OscConfig+0x35e>
 8002758:	20000008 	.word	0x20000008
 800275c:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002760:	f7fe fefe 	bl	8001560 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e1bd      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002772:	f7ff fc0c 	bl	8001f8e <LL_RCC_LSI1_IsReady>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0f1      	beq.n	8002760 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800277c:	f7ff fc2a 	bl	8001fd4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002782:	f7fe feed 	bl	8001560 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b03      	cmp	r3, #3
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e1ac      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002794:	f7ff fc2f 	bl	8001ff6 <LL_RCC_LSI2_IsReady>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f1      	bne.n	8002782 <HAL_RCC_OscConfig+0x36e>
 800279e:	e027      	b.n	80027f0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80027a0:	f7ff fc18 	bl	8001fd4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a4:	f7fe fedc 	bl	8001560 <HAL_GetTick>
 80027a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80027ac:	f7fe fed8 	bl	8001560 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e197      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80027be:	f7ff fc1a 	bl	8001ff6 <LL_RCC_LSI2_IsReady>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1f1      	bne.n	80027ac <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80027c8:	f7ff fbd0 	bl	8001f6c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7fe fec8 	bl	8001560 <HAL_GetTick>
 80027d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80027d4:	f7fe fec4 	bl	8001560 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e183      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80027e6:	f7ff fbd2 	bl	8001f8e <LL_RCC_LSI1_IsReady>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1f1      	bne.n	80027d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d05b      	beq.n	80028b4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027fc:	4ba7      	ldr	r3, [pc, #668]	; (8002a9c <HAL_RCC_OscConfig+0x688>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002804:	2b00      	cmp	r3, #0
 8002806:	d114      	bne.n	8002832 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002808:	f7ff fa70 	bl	8001cec <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800280c:	f7fe fea8 	bl	8001560 <HAL_GetTick>
 8002810:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002814:	f7fe fea4 	bl	8001560 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e163      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002826:	4b9d      	ldr	r3, [pc, #628]	; (8002a9c <HAL_RCC_OscConfig+0x688>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f0      	beq.n	8002814 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d102      	bne.n	8002840 <HAL_RCC_OscConfig+0x42c>
 800283a:	f7ff fb30 	bl	8001e9e <LL_RCC_LSE_Enable>
 800283e:	e00c      	b.n	800285a <HAL_RCC_OscConfig+0x446>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	2b05      	cmp	r3, #5
 8002846:	d104      	bne.n	8002852 <HAL_RCC_OscConfig+0x43e>
 8002848:	f7ff fb4b 	bl	8001ee2 <LL_RCC_LSE_EnableBypass>
 800284c:	f7ff fb27 	bl	8001e9e <LL_RCC_LSE_Enable>
 8002850:	e003      	b.n	800285a <HAL_RCC_OscConfig+0x446>
 8002852:	f7ff fb35 	bl	8001ec0 <LL_RCC_LSE_Disable>
 8002856:	f7ff fb55 	bl	8001f04 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d014      	beq.n	800288c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002862:	f7fe fe7d 	bl	8001560 <HAL_GetTick>
 8002866:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002868:	e00a      	b.n	8002880 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286a:	f7fe fe79 	bl	8001560 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	f241 3288 	movw	r2, #5000	; 0x1388
 8002878:	4293      	cmp	r3, r2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e136      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002880:	f7ff fb51 	bl	8001f26 <LL_RCC_LSE_IsReady>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0ef      	beq.n	800286a <HAL_RCC_OscConfig+0x456>
 800288a:	e013      	b.n	80028b4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800288c:	f7fe fe68 	bl	8001560 <HAL_GetTick>
 8002890:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002892:	e00a      	b.n	80028aa <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002894:	f7fe fe64 	bl	8001560 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e121      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80028aa:	f7ff fb3c 	bl	8001f26 <LL_RCC_LSE_IsReady>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1ef      	bne.n	8002894 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d02c      	beq.n	800291a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d014      	beq.n	80028f2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028c8:	f7ff fab5 	bl	8001e36 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028cc:	f7fe fe48 	bl	8001560 <HAL_GetTick>
 80028d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028d4:	f7fe fe44 	bl	8001560 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e103      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80028e6:	f7ff fac8 	bl	8001e7a <LL_RCC_HSI48_IsReady>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0f1      	beq.n	80028d4 <HAL_RCC_OscConfig+0x4c0>
 80028f0:	e013      	b.n	800291a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028f2:	f7ff fab1 	bl	8001e58 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f6:	f7fe fe33 	bl	8001560 <HAL_GetTick>
 80028fa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80028fc:	e008      	b.n	8002910 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028fe:	f7fe fe2f 	bl	8001560 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e0ee      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002910:	f7ff fab3 	bl	8001e7a <LL_RCC_HSI48_IsReady>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f1      	bne.n	80028fe <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 80e4 	beq.w	8002aec <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002924:	f7ff fc11 	bl	800214a <LL_RCC_GetSysClkSource>
 8002928:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800292a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002936:	2b02      	cmp	r3, #2
 8002938:	f040 80b4 	bne.w	8002aa4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0203 	and.w	r2, r3, #3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	429a      	cmp	r2, r3
 8002948:	d123      	bne.n	8002992 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002954:	429a      	cmp	r2, r3
 8002956:	d11c      	bne.n	8002992 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	0a1b      	lsrs	r3, r3, #8
 800295c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002964:	429a      	cmp	r2, r3
 8002966:	d114      	bne.n	8002992 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002972:	429a      	cmp	r2, r3
 8002974:	d10d      	bne.n	8002992 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002980:	429a      	cmp	r2, r3
 8002982:	d106      	bne.n	8002992 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800298e:	429a      	cmp	r2, r3
 8002990:	d05d      	beq.n	8002a4e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b0c      	cmp	r3, #12
 8002996:	d058      	beq.n	8002a4a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002998:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e0a1      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029aa:	f7ff fc84 	bl	80022b6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029ae:	f7fe fdd7 	bl	8001560 <HAL_GetTick>
 80029b2:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b6:	f7fe fdd3 	bl	8001560 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e092      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1ef      	bne.n	80029b6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	4b30      	ldr	r3, [pc, #192]	; (8002aa0 <HAL_RCC_OscConfig+0x68c>)
 80029de:	4013      	ands	r3, r2
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029e8:	4311      	orrs	r1, r2
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029ee:	0212      	lsls	r2, r2, #8
 80029f0:	4311      	orrs	r1, r2
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80029f6:	4311      	orrs	r1, r2
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029fc:	4311      	orrs	r1, r2
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a02:	430a      	orrs	r2, r1
 8002a04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a0c:	f7ff fc44 	bl	8002298 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a20:	f7fe fd9e 	bl	8001560 <HAL_GetTick>
 8002a24:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a28:	f7fe fd9a 	bl	8001560 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e059      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0ef      	beq.n	8002a28 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a48:	e050      	b.n	8002aec <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e04f      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d147      	bne.n	8002aec <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a5c:	f7ff fc1c 	bl	8002298 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a70:	f7fe fd76 	bl	8001560 <HAL_GetTick>
 8002a74:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a78:	f7fe fd72 	bl	8001560 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e031      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0ef      	beq.n	8002a78 <HAL_RCC_OscConfig+0x664>
 8002a98:	e028      	b.n	8002aec <HAL_RCC_OscConfig+0x6d8>
 8002a9a:	bf00      	nop
 8002a9c:	58000400 	.word	0x58000400
 8002aa0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	2b0c      	cmp	r3, #12
 8002aa8:	d01e      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aaa:	f7ff fc04 	bl	80022b6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aae:	f7fe fd57 	bl	8001560 <HAL_GetTick>
 8002ab2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab6:	f7fe fd53 	bl	8001560 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e012      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1ef      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002ad6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ae0:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <HAL_RCC_OscConfig+0x6e4>)
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	60cb      	str	r3, [r1, #12]
 8002ae6:	e001      	b.n	8002aec <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3734      	adds	r7, #52	; 0x34
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd90      	pop	{r4, r7, pc}
 8002af6:	bf00      	nop
 8002af8:	eefefffc 	.word	0xeefefffc

08002afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e12d      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b10:	4b98      	ldr	r3, [pc, #608]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d91b      	bls.n	8002b56 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1e:	4b95      	ldr	r3, [pc, #596]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f023 0207 	bic.w	r2, r3, #7
 8002b26:	4993      	ldr	r1, [pc, #588]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b2e:	f7fe fd17 	bl	8001560 <HAL_GetTick>
 8002b32:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002b36:	f7fe fd13 	bl	8001560 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e111      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b48:	4b8a      	ldr	r3, [pc, #552]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d1ef      	bne.n	8002b36 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d016      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fafb 	bl	8002162 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b6c:	f7fe fcf8 	bl	8001560 <HAL_GetTick>
 8002b70:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b74:	f7fe fcf4 	bl	8001560 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e0f2      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002b86:	f7ff fbe8 	bl	800235a <LL_RCC_IsActiveFlag_HPRE>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0f1      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0320 	and.w	r3, r3, #32
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d016      	beq.n	8002bca <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff faf2 	bl	800218a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002ba6:	f7fe fcdb 	bl	8001560 <HAL_GetTick>
 8002baa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002bae:	f7fe fcd7 	bl	8001560 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e0d5      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002bc0:	f7ff fbdd 	bl	800237e <LL_RCC_IsActiveFlag_C2HPRE>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d0f1      	beq.n	8002bae <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d016      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff faeb 	bl	80021b6 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002be0:	f7fe fcbe 	bl	8001560 <HAL_GetTick>
 8002be4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002be8:	f7fe fcba 	bl	8001560 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e0b8      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002bfa:	f7ff fbd3 	bl	80023a4 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d0f1      	beq.n	8002be8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d016      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff fae5 	bl	80021e4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c1a:	f7fe fca1 	bl	8001560 <HAL_GetTick>
 8002c1e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c22:	f7fe fc9d 	bl	8001560 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e09b      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002c34:	f7ff fbc9 	bl	80023ca <LL_RCC_IsActiveFlag_PPRE1>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f1      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0308 	and.w	r3, r3, #8
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d017      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fadb 	bl	800220c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c56:	f7fe fc83 	bl	8001560 <HAL_GetTick>
 8002c5a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c5e:	f7fe fc7f 	bl	8001560 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e07d      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002c70:	f7ff fbbd 	bl	80023ee <LL_RCC_IsActiveFlag_PPRE2>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0f1      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d043      	beq.n	8002d0e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d106      	bne.n	8002c9c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002c8e:	f7ff f87b 	bl	8001d88 <LL_RCC_HSE_IsReady>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d11e      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e067      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b03      	cmp	r3, #3
 8002ca2:	d106      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002ca4:	f7ff fb16 	bl	80022d4 <LL_RCC_PLL_IsReady>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d113      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e05c      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d106      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002cba:	f7ff f9e3 	bl	8002084 <LL_RCC_MSI_IsReady>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d108      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e051      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002cc8:	f7ff f88e 	bl	8001de8 <LL_RCC_HSI_IsReady>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e04a      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff fa21 	bl	8002122 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ce0:	f7fe fc3e 	bl	8001560 <HAL_GetTick>
 8002ce4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce6:	e00a      	b.n	8002cfe <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce8:	f7fe fc3a 	bl	8001560 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e036      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	f7ff fa24 	bl	800214a <LL_RCC_GetSysClkSource>
 8002d02:	4602      	mov	r2, r0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d1ec      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d0e:	4b19      	ldr	r3, [pc, #100]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d21b      	bcs.n	8002d54 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1c:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f023 0207 	bic.w	r2, r3, #7
 8002d24:	4913      	ldr	r1, [pc, #76]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d2c:	f7fe fc18 	bl	8001560 <HAL_GetTick>
 8002d30:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002d34:	f7fe fc14 	bl	8001560 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e012      	b.n	8002d6c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d46:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_RCC_ClockConfig+0x278>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d1ef      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002d54:	f000 f87e 	bl	8002e54 <HAL_RCC_GetHCLKFreq>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	4a07      	ldr	r2, [pc, #28]	; (8002d78 <HAL_RCC_ClockConfig+0x27c>)
 8002d5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002d5e:	f7fe fc0b 	bl	8001578 <HAL_GetTickPrio>
 8002d62:	4603      	mov	r3, r0
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7fe fbad 	bl	80014c4 <HAL_InitTick>
 8002d6a:	4603      	mov	r3, r0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	58004000 	.word	0x58004000
 8002d78:	20000008 	.word	0x20000008

08002d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d7c:	b590      	push	{r4, r7, lr}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d82:	f7ff f9e2 	bl	800214a <LL_RCC_GetSysClkSource>
 8002d86:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002d8e:	f7ff f99e 	bl	80020ce <LL_RCC_MSI_GetRange>
 8002d92:	4603      	mov	r3, r0
 8002d94:	091b      	lsrs	r3, r3, #4
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	4a2b      	ldr	r2, [pc, #172]	; (8002e48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	e04b      	b.n	8002e3c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d102      	bne.n	8002db0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002daa:	4b28      	ldr	r3, [pc, #160]	; (8002e4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	e045      	b.n	8002e3c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d10a      	bne.n	8002dcc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002db6:	f7fe ffb7 	bl	8001d28 <LL_RCC_HSE_IsEnabledDiv2>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d102      	bne.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002dc0:	4b22      	ldr	r3, [pc, #136]	; (8002e4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	e03a      	b.n	8002e3c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002dc6:	4b22      	ldr	r3, [pc, #136]	; (8002e50 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	e037      	b.n	8002e3c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002dcc:	f7ff fab9 	bl	8002342 <LL_RCC_PLL_GetMainSource>
 8002dd0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d003      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x64>
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d003      	beq.n	8002de6 <HAL_RCC_GetSysClockFreq+0x6a>
 8002dde:	e00d      	b.n	8002dfc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002de0:	4b1a      	ldr	r3, [pc, #104]	; (8002e4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002de2:	60bb      	str	r3, [r7, #8]
        break;
 8002de4:	e015      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002de6:	f7fe ff9f 	bl	8001d28 <LL_RCC_HSE_IsEnabledDiv2>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d102      	bne.n	8002df6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002df0:	4b16      	ldr	r3, [pc, #88]	; (8002e4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002df2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002df4:	e00d      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002df8:	60bb      	str	r3, [r7, #8]
        break;
 8002dfa:	e00a      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002dfc:	f7ff f967 	bl	80020ce <LL_RCC_MSI_GetRange>
 8002e00:	4603      	mov	r3, r0
 8002e02:	091b      	lsrs	r3, r3, #4
 8002e04:	f003 030f 	and.w	r3, r3, #15
 8002e08:	4a0f      	ldr	r2, [pc, #60]	; (8002e48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0e:	60bb      	str	r3, [r7, #8]
        break;
 8002e10:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002e12:	f7ff fa71 	bl	80022f8 <LL_RCC_PLL_GetN>
 8002e16:	4602      	mov	r2, r0
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	fb03 f402 	mul.w	r4, r3, r2
 8002e1e:	f7ff fa84 	bl	800232a <LL_RCC_PLL_GetDivider>
 8002e22:	4603      	mov	r3, r0
 8002e24:	091b      	lsrs	r3, r3, #4
 8002e26:	3301      	adds	r3, #1
 8002e28:	fbb4 f4f3 	udiv	r4, r4, r3
 8002e2c:	f7ff fa71 	bl	8002312 <LL_RCC_PLL_GetR>
 8002e30:	4603      	mov	r3, r0
 8002e32:	0f5b      	lsrs	r3, r3, #29
 8002e34:	3301      	adds	r3, #1
 8002e36:	fbb4 f3f3 	udiv	r3, r4, r3
 8002e3a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd90      	pop	{r4, r7, pc}
 8002e46:	bf00      	nop
 8002e48:	080063a8 	.word	0x080063a8
 8002e4c:	00f42400 	.word	0x00f42400
 8002e50:	01e84800 	.word	0x01e84800

08002e54 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e54:	b598      	push	{r3, r4, r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002e58:	f7ff ff90 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8002e5c:	4604      	mov	r4, r0
 8002e5e:	f7ff f9e9 	bl	8002234 <LL_RCC_GetAHBPrescaler>
 8002e62:	4603      	mov	r3, r0
 8002e64:	091b      	lsrs	r3, r3, #4
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	4a03      	ldr	r2, [pc, #12]	; (8002e78 <HAL_RCC_GetHCLKFreq+0x24>)
 8002e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e70:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	bd98      	pop	{r3, r4, r7, pc}
 8002e78:	08006348 	.word	0x08006348

08002e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e7c:	b598      	push	{r3, r4, r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002e80:	f7ff ffe8 	bl	8002e54 <HAL_RCC_GetHCLKFreq>
 8002e84:	4604      	mov	r4, r0
 8002e86:	f7ff f9ef 	bl	8002268 <LL_RCC_GetAPB1Prescaler>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	0a1b      	lsrs	r3, r3, #8
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	4a04      	ldr	r2, [pc, #16]	; (8002ea4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e98:	f003 031f 	and.w	r3, r3, #31
 8002e9c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	bd98      	pop	{r3, r4, r7, pc}
 8002ea4:	08006388 	.word	0x08006388

08002ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ea8:	b598      	push	{r3, r4, r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002eac:	f7ff ffd2 	bl	8002e54 <HAL_RCC_GetHCLKFreq>
 8002eb0:	4604      	mov	r4, r0
 8002eb2:	f7ff f9e5 	bl	8002280 <LL_RCC_GetAPB2Prescaler>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	0adb      	lsrs	r3, r3, #11
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	bd98      	pop	{r3, r4, r7, pc}
 8002ed0:	08006388 	.word	0x08006388

08002ed4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2bb0      	cmp	r3, #176	; 0xb0
 8002ee0:	d903      	bls.n	8002eea <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002ee2:	4b15      	ldr	r3, [pc, #84]	; (8002f38 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	e007      	b.n	8002efa <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	4a11      	ldr	r2, [pc, #68]	; (8002f38 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002efa:	f7ff f9a7 	bl	800224c <LL_RCC_GetAHB4Prescaler>
 8002efe:	4603      	mov	r3, r0
 8002f00:	091b      	lsrs	r3, r3, #4
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	4a0d      	ldr	r2, [pc, #52]	; (8002f3c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f12:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4a0a      	ldr	r2, [pc, #40]	; (8002f40 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002f18:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1c:	0c9c      	lsrs	r4, r3, #18
 8002f1e:	f7fe fef5 	bl	8001d0c <HAL_PWREx_GetVoltageRange>
 8002f22:	4603      	mov	r3, r0
 8002f24:	4619      	mov	r1, r3
 8002f26:	4620      	mov	r0, r4
 8002f28:	f000 f80c 	bl	8002f44 <RCC_SetFlashLatency>
 8002f2c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd90      	pop	{r4, r7, pc}
 8002f36:	bf00      	nop
 8002f38:	080063a8 	.word	0x080063a8
 8002f3c:	08006348 	.word	0x08006348
 8002f40:	431bde83 	.word	0x431bde83

08002f44 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002f44:	b590      	push	{r4, r7, lr}
 8002f46:	b093      	sub	sp, #76	; 0x4c
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002f4e:	4b37      	ldr	r3, [pc, #220]	; (800302c <RCC_SetFlashLatency+0xe8>)
 8002f50:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002f54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002f5a:	4a35      	ldr	r2, [pc, #212]	; (8003030 <RCC_SetFlashLatency+0xec>)
 8002f5c:	f107 031c 	add.w	r3, r7, #28
 8002f60:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002f66:	4b33      	ldr	r3, [pc, #204]	; (8003034 <RCC_SetFlashLatency+0xf0>)
 8002f68:	f107 040c 	add.w	r4, r7, #12
 8002f6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002f72:	2300      	movs	r3, #0
 8002f74:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f7c:	d11a      	bne.n	8002fb4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002f7e:	2300      	movs	r3, #0
 8002f80:	643b      	str	r3, [r7, #64]	; 0x40
 8002f82:	e013      	b.n	8002fac <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002f84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	3348      	adds	r3, #72	; 0x48
 8002f8a:	443b      	add	r3, r7
 8002f8c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d807      	bhi.n	8002fa6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	3348      	adds	r3, #72	; 0x48
 8002f9c:	443b      	add	r3, r7
 8002f9e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002fa2:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002fa4:	e020      	b.n	8002fe8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002fa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fa8:	3301      	adds	r3, #1
 8002faa:	643b      	str	r3, [r7, #64]	; 0x40
 8002fac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d9e8      	bls.n	8002f84 <RCC_SetFlashLatency+0x40>
 8002fb2:	e019      	b.n	8002fe8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fb8:	e013      	b.n	8002fe2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	3348      	adds	r3, #72	; 0x48
 8002fc0:	443b      	add	r3, r7
 8002fc2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d807      	bhi.n	8002fdc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	3348      	adds	r3, #72	; 0x48
 8002fd2:	443b      	add	r3, r7
 8002fd4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002fd8:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002fda:	e005      	b.n	8002fe8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fde:	3301      	adds	r3, #1
 8002fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d9e8      	bls.n	8002fba <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002fe8:	4b13      	ldr	r3, [pc, #76]	; (8003038 <RCC_SetFlashLatency+0xf4>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f023 0207 	bic.w	r2, r3, #7
 8002ff0:	4911      	ldr	r1, [pc, #68]	; (8003038 <RCC_SetFlashLatency+0xf4>)
 8002ff2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ff8:	f7fe fab2 	bl	8001560 <HAL_GetTick>
 8002ffc:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002ffe:	e008      	b.n	8003012 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003000:	f7fe faae 	bl	8001560 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e007      	b.n	8003022 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003012:	4b09      	ldr	r3, [pc, #36]	; (8003038 <RCC_SetFlashLatency+0xf4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800301c:	429a      	cmp	r2, r3
 800301e:	d1ef      	bne.n	8003000 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	374c      	adds	r7, #76	; 0x4c
 8003026:	46bd      	mov	sp, r7
 8003028:	bd90      	pop	{r4, r7, pc}
 800302a:	bf00      	nop
 800302c:	0800631c 	.word	0x0800631c
 8003030:	0800632c 	.word	0x0800632c
 8003034:	08006338 	.word	0x08006338
 8003038:	58004000 	.word	0x58004000

0800303c <LL_RCC_LSE_IsEnabled>:
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <LL_RCC_LSE_IsEnabled+0x18>
 8003050:	2301      	movs	r3, #1
 8003052:	e000      	b.n	8003056 <LL_RCC_LSE_IsEnabled+0x1a>
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <LL_RCC_LSE_IsReady>:
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b02      	cmp	r3, #2
 8003072:	d101      	bne.n	8003078 <LL_RCC_LSE_IsReady+0x18>
 8003074:	2301      	movs	r3, #1
 8003076:	e000      	b.n	800307a <LL_RCC_LSE_IsReady+0x1a>
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_RCC_MSI_EnablePLLMode>:
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8003088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003092:	f043 0304 	orr.w	r3, r3, #4
 8003096:	6013      	str	r3, [r2, #0]
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <LL_RCC_SetRFWKPClockSource>:
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80030aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4313      	orrs	r3, r2
 80030be:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <LL_RCC_SetSMPSClockSource>:
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80030d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030dc:	f023 0203 	bic.w	r2, r3, #3
 80030e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <LL_RCC_SetSMPSPrescaler>:
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80030fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003108:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4313      	orrs	r3, r2
 8003110:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <LL_RCC_SetUSARTClockSource>:
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800312a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312e:	f023 0203 	bic.w	r2, r3, #3
 8003132:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <LL_RCC_SetLPUARTClockSource>:
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003152:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800315e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <LL_RCC_SetI2CClockSource>:
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800317e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003182:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	091b      	lsrs	r3, r3, #4
 800318a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800318e:	43db      	mvns	r3, r3
 8003190:	401a      	ands	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800319a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800319e:	4313      	orrs	r3, r2
 80031a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <LL_RCC_SetLPTIMClockSource>:
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80031b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	0c1b      	lsrs	r3, r3, #16
 80031c4:	041b      	lsls	r3, r3, #16
 80031c6:	43db      	mvns	r3, r3
 80031c8:	401a      	ands	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	041b      	lsls	r3, r3, #16
 80031ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <LL_RCC_SetSAIClockSource>:
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80031ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <LL_RCC_SetRNGClockSource>:
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800321c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003220:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003224:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_RCC_SetCLK48ClockSource>:
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003244:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003248:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003250:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_RCC_SetUSBClockSource>:
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f7ff ffe3 	bl	800323c <LL_RCC_SetCLK48ClockSource>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <LL_RCC_SetADCClockSource>:
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003286:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003292:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4313      	orrs	r3, r2
 800329a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <LL_RCC_SetRTCClockSource>:
{
 80032aa:	b480      	push	{r7}
 80032ac:	b083      	sub	sp, #12
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80032b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80032ca:	bf00      	nop
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_RCC_GetRTCClockSource>:
{
 80032d6:	b480      	push	{r7}
 80032d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80032da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <LL_RCC_ForceBackupDomainReset>:
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80032f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003304:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003308:	bf00      	nop
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr

08003312 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003312:	b480      	push	{r7}
 8003314:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003326:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800332a:	bf00      	nop
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <LL_RCC_PLLSAI1_Enable>:
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003338:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003342:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003346:	6013      	str	r3, [r2, #0]
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <LL_RCC_PLLSAI1_Disable>:
{
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003360:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003364:	6013      	str	r3, [r2, #0]
}
 8003366:	bf00      	nop
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <LL_RCC_PLLSAI1_IsReady>:
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003374:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800337e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003382:	d101      	bne.n	8003388 <LL_RCC_PLLSAI1_IsReady+0x18>
 8003384:	2301      	movs	r3, #1
 8003386:	e000      	b.n	800338a <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800339c:	2300      	movs	r3, #0
 800339e:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80033a0:	2300      	movs	r3, #0
 80033a2:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d034      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033b8:	d021      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80033ba:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033be:	d81b      	bhi.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033c4:	d01d      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80033c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033ca:	d815      	bhi.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00b      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80033d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d4:	d110      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80033d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e4:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80033e6:	e00d      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3304      	adds	r3, #4
 80033ec:	4618      	mov	r0, r3
 80033ee:	f000 f94d 	bl	800368c <RCCEx_PLLSAI1_ConfigNP>
 80033f2:	4603      	mov	r3, r0
 80033f4:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80033f6:	e005      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	77fb      	strb	r3, [r7, #31]
        break;
 80033fc:	e002      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80033fe:	bf00      	nop
 8003400:	e000      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003402:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003404:	7ffb      	ldrb	r3, [r7, #31]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d105      	bne.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	4618      	mov	r0, r3
 8003410:	f7ff fee8 	bl	80031e4 <LL_RCC_SetSAIClockSource>
 8003414:	e001      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003416:	7ffb      	ldrb	r3, [r7, #31]
 8003418:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003422:	2b00      	cmp	r3, #0
 8003424:	d046      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003426:	f7ff ff56 	bl	80032d6 <LL_RCC_GetRTCClockSource>
 800342a:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	429a      	cmp	r2, r3
 8003434:	d03c      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003436:	f7fe fc59 	bl	8001cec <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d105      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff ff30 	bl	80032aa <LL_RCC_SetRTCClockSource>
 800344a:	e02e      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800344c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003454:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003456:	f7ff ff4b 	bl	80032f0 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800345a:	f7ff ff5a 	bl	8003312 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	4313      	orrs	r3, r2
 800346a:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800346c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003476:	f7ff fde1 	bl	800303c <LL_RCC_LSE_IsEnabled>
 800347a:	4603      	mov	r3, r0
 800347c:	2b01      	cmp	r3, #1
 800347e:	d114      	bne.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003480:	f7fe f86e 	bl	8001560 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003486:	e00b      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003488:	f7fe f86a 	bl	8001560 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	f241 3288 	movw	r2, #5000	; 0x1388
 8003496:	4293      	cmp	r3, r2
 8003498:	d902      	bls.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	77fb      	strb	r3, [r7, #31]
              break;
 800349e:	e004      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80034a0:	f7ff fdde 	bl	8003060 <LL_RCC_LSE_IsReady>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d1ee      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80034aa:	7ffb      	ldrb	r3, [r7, #31]
 80034ac:	77bb      	strb	r3, [r7, #30]
 80034ae:	e001      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b0:	7ffb      	ldrb	r3, [r7, #31]
 80034b2:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d004      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff fe2a 	bl	800311e <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff fe35 	bl	800314a <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0310 	and.w	r3, r3, #16
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d004      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff fe5d 	bl	80031b0 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0320 	and.w	r3, r3, #32
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d004      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fe52 	bl	80031b0 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b00      	cmp	r3, #0
 8003516:	d004      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fe2a 	bl	8003176 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0308 	and.w	r3, r3, #8
 800352a:	2b00      	cmp	r3, #0
 800352c:	d004      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fe1f 	bl	8003176 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d022      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff fe8d 	bl	8003268 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003552:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003556:	d107      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003562:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003566:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800356c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003570:	d10b      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	3304      	adds	r3, #4
 8003576:	4618      	mov	r0, r3
 8003578:	f000 f8e3 	bl	8003742 <RCCEx_PLLSAI1_ConfigNQ>
 800357c:	4603      	mov	r3, r0
 800357e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003580:	7ffb      	ldrb	r3, [r7, #31]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003586:	7ffb      	ldrb	r3, [r7, #31]
 8003588:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003592:	2b00      	cmp	r3, #0
 8003594:	d02b      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800359e:	d008      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035a8:	d003      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d105      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fe2a 	bl	8003210 <LL_RCC_SetRNGClockSource>
 80035bc:	e00a      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	2000      	movs	r0, #0
 80035ca:	f7ff fe21 	bl	8003210 <LL_RCC_SetRNGClockSource>
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f7ff fe34 	bl	800323c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80035dc:	d107      	bne.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80035de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ec:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d022      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff fe3d 	bl	800327e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003608:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800360c:	d107      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800360e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800361c:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003622:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003626:	d10b      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3304      	adds	r3, #4
 800362c:	4618      	mov	r0, r3
 800362e:	f000 f8e3 	bl	80037f8 <RCCEx_PLLSAI1_ConfigNR>
 8003632:	4603      	mov	r3, r0
 8003634:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003636:	7ffb      	ldrb	r3, [r7, #31]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800363c:	7ffb      	ldrb	r3, [r7, #31]
 800363e:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d004      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff fd26 	bl	80030a2 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d009      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff fd45 	bl	80030f6 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff fd2c 	bl	80030ce <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003676:	7fbb      	ldrb	r3, [r7, #30]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3720      	adds	r7, #32
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003684:	f7ff fcfe 	bl	8003084 <LL_RCC_MSI_EnablePLLMode>
}
 8003688:	bf00      	nop
 800368a:	bd80      	pop	{r7, pc}

0800368c <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003698:	f7ff fe5b 	bl	8003352 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800369c:	f7fd ff60 	bl	8001560 <HAL_GetTick>
 80036a0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036a2:	e009      	b.n	80036b8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036a4:	f7fd ff5c 	bl	8001560 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d902      	bls.n	80036b8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	73fb      	strb	r3, [r7, #15]
      break;
 80036b6:	e004      	b.n	80036c2 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036b8:	f7ff fe5a 	bl	8003370 <LL_RCC_PLLSAI1_IsReady>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d137      	bne.n	8003738 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80036c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036dc:	4313      	orrs	r3, r2
 80036de:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80036e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036f2:	4313      	orrs	r3, r2
 80036f4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80036f6:	f7ff fe1d 	bl	8003334 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036fa:	f7fd ff31 	bl	8001560 <HAL_GetTick>
 80036fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003700:	e009      	b.n	8003716 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003702:	f7fd ff2d 	bl	8001560 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d902      	bls.n	8003716 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	73fb      	strb	r3, [r7, #15]
        break;
 8003714:	e004      	b.n	8003720 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003716:	f7ff fe2b 	bl	8003370 <LL_RCC_PLLSAI1_IsReady>
 800371a:	4603      	mov	r3, r0
 800371c:	2b01      	cmp	r3, #1
 800371e:	d1f0      	bne.n	8003702 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d108      	bne.n	8003738 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003734:	4313      	orrs	r3, r2
 8003736:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003738:	7bfb      	ldrb	r3, [r7, #15]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800374a:	2300      	movs	r3, #0
 800374c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800374e:	f7ff fe00 	bl	8003352 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003752:	f7fd ff05 	bl	8001560 <HAL_GetTick>
 8003756:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003758:	e009      	b.n	800376e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800375a:	f7fd ff01 	bl	8001560 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d902      	bls.n	800376e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	73fb      	strb	r3, [r7, #15]
      break;
 800376c:	e004      	b.n	8003778 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800376e:	f7ff fdff 	bl	8003370 <LL_RCC_PLLSAI1_IsReady>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f0      	bne.n	800375a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d137      	bne.n	80037ee <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800377e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003792:	4313      	orrs	r3, r2
 8003794:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003796:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037a8:	4313      	orrs	r3, r2
 80037aa:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80037ac:	f7ff fdc2 	bl	8003334 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037b0:	f7fd fed6 	bl	8001560 <HAL_GetTick>
 80037b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037b6:	e009      	b.n	80037cc <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037b8:	f7fd fed2 	bl	8001560 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d902      	bls.n	80037cc <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	73fb      	strb	r3, [r7, #15]
        break;
 80037ca:	e004      	b.n	80037d6 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037cc:	f7ff fdd0 	bl	8003370 <LL_RCC_PLLSAI1_IsReady>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d1f0      	bne.n	80037b8 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d108      	bne.n	80037ee <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80037dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037ea:	4313      	orrs	r3, r2
 80037ec:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003804:	f7ff fda5 	bl	8003352 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003808:	f7fd feaa 	bl	8001560 <HAL_GetTick>
 800380c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800380e:	e009      	b.n	8003824 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003810:	f7fd fea6 	bl	8001560 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d902      	bls.n	8003824 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	73fb      	strb	r3, [r7, #15]
      break;
 8003822:	e004      	b.n	800382e <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003824:	f7ff fda4 	bl	8003370 <LL_RCC_PLLSAI1_IsReady>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f0      	bne.n	8003810 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d137      	bne.n	80038a4 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003848:	4313      	orrs	r3, r2
 800384a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800385e:	4313      	orrs	r3, r2
 8003860:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003862:	f7ff fd67 	bl	8003334 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003866:	f7fd fe7b 	bl	8001560 <HAL_GetTick>
 800386a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800386c:	e009      	b.n	8003882 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800386e:	f7fd fe77 	bl	8001560 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d902      	bls.n	8003882 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	73fb      	strb	r3, [r7, #15]
        break;
 8003880:	e004      	b.n	800388c <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003882:	f7ff fd75 	bl	8003370 <LL_RCC_PLLSAI1_IsReady>
 8003886:	4603      	mov	r3, r0
 8003888:	2b01      	cmp	r3, #1
 800388a:	d1f0      	bne.n	800386e <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d108      	bne.n	80038a4 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003892:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003896:	691a      	ldr	r2, [r3, #16]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038a0:	4313      	orrs	r3, r2
 80038a2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80038a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b082      	sub	sp, #8
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e049      	b.n	8003954 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f7fd fba6 	bl	8001026 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2202      	movs	r2, #2
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	3304      	adds	r3, #4
 80038ea:	4619      	mov	r1, r3
 80038ec:	4610      	mov	r0, r2
 80038ee:	f000 fb4f 	bl	8003f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3708      	adds	r7, #8
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e049      	b.n	8003a02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d106      	bne.n	8003988 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f841 	bl	8003a0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3304      	adds	r3, #4
 8003998:	4619      	mov	r1, r3
 800399a:	4610      	mov	r0, r2
 800399c:	f000 faf8 	bl	8003f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d109      	bne.n	8003a44 <HAL_TIM_PWM_Start+0x24>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	bf14      	ite	ne
 8003a3c:	2301      	movne	r3, #1
 8003a3e:	2300      	moveq	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	e03c      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d109      	bne.n	8003a5e <HAL_TIM_PWM_Start+0x3e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	bf14      	ite	ne
 8003a56:	2301      	movne	r3, #1
 8003a58:	2300      	moveq	r3, #0
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	e02f      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b08      	cmp	r3, #8
 8003a62:	d109      	bne.n	8003a78 <HAL_TIM_PWM_Start+0x58>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	bf14      	ite	ne
 8003a70:	2301      	movne	r3, #1
 8003a72:	2300      	moveq	r3, #0
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	e022      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	2b0c      	cmp	r3, #12
 8003a7c:	d109      	bne.n	8003a92 <HAL_TIM_PWM_Start+0x72>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	bf14      	ite	ne
 8003a8a:	2301      	movne	r3, #1
 8003a8c:	2300      	moveq	r3, #0
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	e015      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	2b10      	cmp	r3, #16
 8003a96:	d109      	bne.n	8003aac <HAL_TIM_PWM_Start+0x8c>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e008      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	bf14      	ite	ne
 8003ab8:	2301      	movne	r3, #1
 8003aba:	2300      	moveq	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e079      	b.n	8003bba <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d104      	bne.n	8003ad6 <HAL_TIM_PWM_Start+0xb6>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ad4:	e023      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d104      	bne.n	8003ae6 <HAL_TIM_PWM_Start+0xc6>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ae4:	e01b      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	d104      	bne.n	8003af6 <HAL_TIM_PWM_Start+0xd6>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003af4:	e013      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2b0c      	cmp	r3, #12
 8003afa:	d104      	bne.n	8003b06 <HAL_TIM_PWM_Start+0xe6>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b04:	e00b      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b10      	cmp	r3, #16
 8003b0a:	d104      	bne.n	8003b16 <HAL_TIM_PWM_Start+0xf6>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b14:	e003      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2202      	movs	r2, #2
 8003b1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2201      	movs	r2, #1
 8003b24:	6839      	ldr	r1, [r7, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 fdb0 	bl	800468c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a24      	ldr	r2, [pc, #144]	; (8003bc4 <HAL_TIM_PWM_Start+0x1a4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d009      	beq.n	8003b4a <HAL_TIM_PWM_Start+0x12a>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a23      	ldr	r2, [pc, #140]	; (8003bc8 <HAL_TIM_PWM_Start+0x1a8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d004      	beq.n	8003b4a <HAL_TIM_PWM_Start+0x12a>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a21      	ldr	r2, [pc, #132]	; (8003bcc <HAL_TIM_PWM_Start+0x1ac>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d101      	bne.n	8003b4e <HAL_TIM_PWM_Start+0x12e>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <HAL_TIM_PWM_Start+0x130>
 8003b4e:	2300      	movs	r3, #0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d007      	beq.n	8003b64 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b62:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a16      	ldr	r2, [pc, #88]	; (8003bc4 <HAL_TIM_PWM_Start+0x1a4>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d004      	beq.n	8003b78 <HAL_TIM_PWM_Start+0x158>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b76:	d115      	bne.n	8003ba4 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	4b14      	ldr	r3, [pc, #80]	; (8003bd0 <HAL_TIM_PWM_Start+0x1b0>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2b06      	cmp	r3, #6
 8003b88:	d015      	beq.n	8003bb6 <HAL_TIM_PWM_Start+0x196>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b90:	d011      	beq.n	8003bb6 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 0201 	orr.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba2:	e008      	b.n	8003bb6 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	e000      	b.n	8003bb8 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40012c00 	.word	0x40012c00
 8003bc8:	40014400 	.word	0x40014400
 8003bcc:	40014800 	.word	0x40014800
 8003bd0:	00010007 	.word	0x00010007

08003bd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d101      	bne.n	8003bf2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e0ff      	b.n	8003df2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b14      	cmp	r3, #20
 8003bfe:	f200 80f0 	bhi.w	8003de2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003c02:	a201      	add	r2, pc, #4	; (adr r2, 8003c08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c08:	08003c5d 	.word	0x08003c5d
 8003c0c:	08003de3 	.word	0x08003de3
 8003c10:	08003de3 	.word	0x08003de3
 8003c14:	08003de3 	.word	0x08003de3
 8003c18:	08003c9d 	.word	0x08003c9d
 8003c1c:	08003de3 	.word	0x08003de3
 8003c20:	08003de3 	.word	0x08003de3
 8003c24:	08003de3 	.word	0x08003de3
 8003c28:	08003cdf 	.word	0x08003cdf
 8003c2c:	08003de3 	.word	0x08003de3
 8003c30:	08003de3 	.word	0x08003de3
 8003c34:	08003de3 	.word	0x08003de3
 8003c38:	08003d1f 	.word	0x08003d1f
 8003c3c:	08003de3 	.word	0x08003de3
 8003c40:	08003de3 	.word	0x08003de3
 8003c44:	08003de3 	.word	0x08003de3
 8003c48:	08003d61 	.word	0x08003d61
 8003c4c:	08003de3 	.word	0x08003de3
 8003c50:	08003de3 	.word	0x08003de3
 8003c54:	08003de3 	.word	0x08003de3
 8003c58:	08003da1 	.word	0x08003da1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68b9      	ldr	r1, [r7, #8]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 f9f8 	bl	8004058 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699a      	ldr	r2, [r3, #24]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0208 	orr.w	r2, r2, #8
 8003c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699a      	ldr	r2, [r3, #24]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0204 	bic.w	r2, r2, #4
 8003c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6999      	ldr	r1, [r3, #24]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	691a      	ldr	r2, [r3, #16]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	619a      	str	r2, [r3, #24]
      break;
 8003c9a:	e0a5      	b.n	8003de8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68b9      	ldr	r1, [r7, #8]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 fa54 	bl	8004150 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6999      	ldr	r1, [r3, #24]
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	021a      	lsls	r2, r3, #8
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	619a      	str	r2, [r3, #24]
      break;
 8003cdc:	e084      	b.n	8003de8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68b9      	ldr	r1, [r7, #8]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f000 faad 	bl	8004244 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69da      	ldr	r2, [r3, #28]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f042 0208 	orr.w	r2, r2, #8
 8003cf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0204 	bic.w	r2, r2, #4
 8003d08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69d9      	ldr	r1, [r3, #28]
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	61da      	str	r2, [r3, #28]
      break;
 8003d1c:	e064      	b.n	8003de8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68b9      	ldr	r1, [r7, #8]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 fb05 	bl	8004334 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	69da      	ldr	r2, [r3, #28]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69da      	ldr	r2, [r3, #28]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	69d9      	ldr	r1, [r3, #28]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	021a      	lsls	r2, r3, #8
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	61da      	str	r2, [r3, #28]
      break;
 8003d5e:	e043      	b.n	8003de8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 fb42 	bl	80043f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0208 	orr.w	r2, r2, #8
 8003d7a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0204 	bic.w	r2, r2, #4
 8003d8a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003d9e:	e023      	b.n	8003de8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68b9      	ldr	r1, [r7, #8]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fb7a 	bl	80044a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	021a      	lsls	r2, r3, #8
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003de0:	e002      	b.n	8003de8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	75fb      	strb	r3, [r7, #23]
      break;
 8003de6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003df0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop

08003dfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e06:	2300      	movs	r3, #0
 8003e08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_TIM_ConfigClockSource+0x1c>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e0b6      	b.n	8003f86 <HAL_TIM_ConfigClockSource+0x18a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003e36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e54:	d03e      	beq.n	8003ed4 <HAL_TIM_ConfigClockSource+0xd8>
 8003e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e5a:	f200 8087 	bhi.w	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e62:	f000 8086 	beq.w	8003f72 <HAL_TIM_ConfigClockSource+0x176>
 8003e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e6a:	d87f      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e6c:	2b70      	cmp	r3, #112	; 0x70
 8003e6e:	d01a      	beq.n	8003ea6 <HAL_TIM_ConfigClockSource+0xaa>
 8003e70:	2b70      	cmp	r3, #112	; 0x70
 8003e72:	d87b      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e74:	2b60      	cmp	r3, #96	; 0x60
 8003e76:	d050      	beq.n	8003f1a <HAL_TIM_ConfigClockSource+0x11e>
 8003e78:	2b60      	cmp	r3, #96	; 0x60
 8003e7a:	d877      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e7c:	2b50      	cmp	r3, #80	; 0x50
 8003e7e:	d03c      	beq.n	8003efa <HAL_TIM_ConfigClockSource+0xfe>
 8003e80:	2b50      	cmp	r3, #80	; 0x50
 8003e82:	d873      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e84:	2b40      	cmp	r3, #64	; 0x40
 8003e86:	d058      	beq.n	8003f3a <HAL_TIM_ConfigClockSource+0x13e>
 8003e88:	2b40      	cmp	r3, #64	; 0x40
 8003e8a:	d86f      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e8c:	2b30      	cmp	r3, #48	; 0x30
 8003e8e:	d064      	beq.n	8003f5a <HAL_TIM_ConfigClockSource+0x15e>
 8003e90:	2b30      	cmp	r3, #48	; 0x30
 8003e92:	d86b      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e94:	2b20      	cmp	r3, #32
 8003e96:	d060      	beq.n	8003f5a <HAL_TIM_ConfigClockSource+0x15e>
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	d867      	bhi.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d05c      	beq.n	8003f5a <HAL_TIM_ConfigClockSource+0x15e>
 8003ea0:	2b10      	cmp	r3, #16
 8003ea2:	d05a      	beq.n	8003f5a <HAL_TIM_ConfigClockSource+0x15e>
 8003ea4:	e062      	b.n	8003f6c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6818      	ldr	r0, [r3, #0]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	6899      	ldr	r1, [r3, #8]
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f000 fbc9 	bl	800464c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ec8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	609a      	str	r2, [r3, #8]
      break;
 8003ed2:	e04f      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6818      	ldr	r0, [r3, #0]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	6899      	ldr	r1, [r3, #8]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f000 fbb2 	bl	800464c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689a      	ldr	r2, [r3, #8]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ef6:	609a      	str	r2, [r3, #8]
      break;
 8003ef8:	e03c      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6818      	ldr	r0, [r3, #0]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	6859      	ldr	r1, [r3, #4]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	461a      	mov	r2, r3
 8003f08:	f000 fb24 	bl	8004554 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2150      	movs	r1, #80	; 0x50
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 fb7d 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 8003f18:	e02c      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6818      	ldr	r0, [r3, #0]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	6859      	ldr	r1, [r3, #4]
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	461a      	mov	r2, r3
 8003f28:	f000 fb43 	bl	80045b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2160      	movs	r1, #96	; 0x60
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 fb6d 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 8003f38:	e01c      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6818      	ldr	r0, [r3, #0]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	6859      	ldr	r1, [r3, #4]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	461a      	mov	r2, r3
 8003f48:	f000 fb04 	bl	8004554 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2140      	movs	r1, #64	; 0x40
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fb5d 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 8003f58:	e00c      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4619      	mov	r1, r3
 8003f64:	4610      	mov	r0, r2
 8003f66:	f000 fb54 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 8003f6a:	e003      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f70:	e000      	b.n	8003f74 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003f72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a2a      	ldr	r2, [pc, #168]	; (800404c <TIM_Base_SetConfig+0xbc>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d003      	beq.n	8003fb0 <TIM_Base_SetConfig+0x20>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fae:	d108      	bne.n	8003fc2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a21      	ldr	r2, [pc, #132]	; (800404c <TIM_Base_SetConfig+0xbc>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d00b      	beq.n	8003fe2 <TIM_Base_SetConfig+0x52>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd0:	d007      	beq.n	8003fe2 <TIM_Base_SetConfig+0x52>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a1e      	ldr	r2, [pc, #120]	; (8004050 <TIM_Base_SetConfig+0xc0>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d003      	beq.n	8003fe2 <TIM_Base_SetConfig+0x52>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a1d      	ldr	r2, [pc, #116]	; (8004054 <TIM_Base_SetConfig+0xc4>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d108      	bne.n	8003ff4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a0c      	ldr	r2, [pc, #48]	; (800404c <TIM_Base_SetConfig+0xbc>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d007      	beq.n	8004030 <TIM_Base_SetConfig+0xa0>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a0b      	ldr	r2, [pc, #44]	; (8004050 <TIM_Base_SetConfig+0xc0>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d003      	beq.n	8004030 <TIM_Base_SetConfig+0xa0>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a0a      	ldr	r2, [pc, #40]	; (8004054 <TIM_Base_SetConfig+0xc4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d103      	bne.n	8004038 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	691a      	ldr	r2, [r3, #16]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	615a      	str	r2, [r3, #20]
}
 800403e:	bf00      	nop
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40012c00 	.word	0x40012c00
 8004050:	40014400 	.word	0x40014400
 8004054:	40014800 	.word	0x40014800

08004058 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004058:	b480      	push	{r7}
 800405a:	b087      	sub	sp, #28
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	f023 0201 	bic.w	r2, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800408a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f023 0303 	bic.w	r3, r3, #3
 8004092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	4313      	orrs	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f023 0302 	bic.w	r3, r3, #2
 80040a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a24      	ldr	r2, [pc, #144]	; (8004144 <TIM_OC1_SetConfig+0xec>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d007      	beq.n	80040c8 <TIM_OC1_SetConfig+0x70>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a23      	ldr	r2, [pc, #140]	; (8004148 <TIM_OC1_SetConfig+0xf0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d003      	beq.n	80040c8 <TIM_OC1_SetConfig+0x70>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a22      	ldr	r2, [pc, #136]	; (800414c <TIM_OC1_SetConfig+0xf4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d10c      	bne.n	80040e2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f023 0308 	bic.w	r3, r3, #8
 80040ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f023 0304 	bic.w	r3, r3, #4
 80040e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a17      	ldr	r2, [pc, #92]	; (8004144 <TIM_OC1_SetConfig+0xec>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d007      	beq.n	80040fa <TIM_OC1_SetConfig+0xa2>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a17      	ldr	r2, [pc, #92]	; (800414c <TIM_OC1_SetConfig+0xf4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d003      	beq.n	80040fa <TIM_OC1_SetConfig+0xa2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a14      	ldr	r2, [pc, #80]	; (8004148 <TIM_OC1_SetConfig+0xf0>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d111      	bne.n	800411e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004100:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004108:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	621a      	str	r2, [r3, #32]
}
 8004138:	bf00      	nop
 800413a:	371c      	adds	r7, #28
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	40012c00 	.word	0x40012c00
 8004148:	40014800 	.word	0x40014800
 800414c:	40014400 	.word	0x40014400

08004150 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004150:	b480      	push	{r7}
 8004152:	b087      	sub	sp, #28
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	f023 0210 	bic.w	r2, r3, #16
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800417e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800418a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	021b      	lsls	r3, r3, #8
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f023 0320 	bic.w	r3, r3, #32
 800419e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a22      	ldr	r2, [pc, #136]	; (8004238 <TIM_OC2_SetConfig+0xe8>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d10d      	bne.n	80041d0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a19      	ldr	r2, [pc, #100]	; (8004238 <TIM_OC2_SetConfig+0xe8>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d007      	beq.n	80041e8 <TIM_OC2_SetConfig+0x98>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a18      	ldr	r2, [pc, #96]	; (800423c <TIM_OC2_SetConfig+0xec>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d003      	beq.n	80041e8 <TIM_OC2_SetConfig+0x98>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a17      	ldr	r2, [pc, #92]	; (8004240 <TIM_OC2_SetConfig+0xf0>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d113      	bne.n	8004210 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	4313      	orrs	r3, r2
 8004202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	621a      	str	r2, [r3, #32]
}
 800422a:	bf00      	nop
 800422c:	371c      	adds	r7, #28
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	40012c00 	.word	0x40012c00
 800423c:	40014400 	.word	0x40014400
 8004240:	40014800 	.word	0x40014800

08004244 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 0303 	bic.w	r3, r3, #3
 800427e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	4313      	orrs	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	021b      	lsls	r3, r3, #8
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a21      	ldr	r2, [pc, #132]	; (8004328 <TIM_OC3_SetConfig+0xe4>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d10d      	bne.n	80042c2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a18      	ldr	r2, [pc, #96]	; (8004328 <TIM_OC3_SetConfig+0xe4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d007      	beq.n	80042da <TIM_OC3_SetConfig+0x96>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a17      	ldr	r2, [pc, #92]	; (800432c <TIM_OC3_SetConfig+0xe8>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d003      	beq.n	80042da <TIM_OC3_SetConfig+0x96>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a16      	ldr	r2, [pc, #88]	; (8004330 <TIM_OC3_SetConfig+0xec>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d113      	bne.n	8004302 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	4313      	orrs	r3, r2
 8004300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	621a      	str	r2, [r3, #32]
}
 800431c:	bf00      	nop
 800431e:	371c      	adds	r7, #28
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	40012c00 	.word	0x40012c00
 800432c:	40014400 	.word	0x40014400
 8004330:	40014800 	.word	0x40014800

08004334 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004334:	b480      	push	{r7}
 8004336:	b087      	sub	sp, #28
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004362:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800436e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	021b      	lsls	r3, r3, #8
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4313      	orrs	r3, r2
 800437a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004382:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	031b      	lsls	r3, r3, #12
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a14      	ldr	r2, [pc, #80]	; (80043e4 <TIM_OC4_SetConfig+0xb0>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d007      	beq.n	80043a8 <TIM_OC4_SetConfig+0x74>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a13      	ldr	r2, [pc, #76]	; (80043e8 <TIM_OC4_SetConfig+0xb4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d003      	beq.n	80043a8 <TIM_OC4_SetConfig+0x74>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a12      	ldr	r2, [pc, #72]	; (80043ec <TIM_OC4_SetConfig+0xb8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d109      	bne.n	80043bc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	019b      	lsls	r3, r3, #6
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	40012c00 	.word	0x40012c00
 80043e8:	40014400 	.word	0x40014400
 80043ec:	40014800 	.word	0x40014800

080043f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800441e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004422:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4313      	orrs	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004434:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	041b      	lsls	r3, r3, #16
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a13      	ldr	r2, [pc, #76]	; (8004494 <TIM_OC5_SetConfig+0xa4>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d007      	beq.n	800445a <TIM_OC5_SetConfig+0x6a>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a12      	ldr	r2, [pc, #72]	; (8004498 <TIM_OC5_SetConfig+0xa8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d003      	beq.n	800445a <TIM_OC5_SetConfig+0x6a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a11      	ldr	r2, [pc, #68]	; (800449c <TIM_OC5_SetConfig+0xac>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d109      	bne.n	800446e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004460:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	021b      	lsls	r3, r3, #8
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	621a      	str	r2, [r3, #32]
}
 8004488:	bf00      	nop
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	40012c00 	.word	0x40012c00
 8004498:	40014400 	.word	0x40014400
 800449c:	40014800 	.word	0x40014800

080044a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80044e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	051b      	lsls	r3, r3, #20
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a14      	ldr	r2, [pc, #80]	; (8004548 <TIM_OC6_SetConfig+0xa8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d007      	beq.n	800450c <TIM_OC6_SetConfig+0x6c>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a13      	ldr	r2, [pc, #76]	; (800454c <TIM_OC6_SetConfig+0xac>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d003      	beq.n	800450c <TIM_OC6_SetConfig+0x6c>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a12      	ldr	r2, [pc, #72]	; (8004550 <TIM_OC6_SetConfig+0xb0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d109      	bne.n	8004520 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004512:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	029b      	lsls	r3, r3, #10
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	621a      	str	r2, [r3, #32]
}
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40012c00 	.word	0x40012c00
 800454c:	40014400 	.word	0x40014400
 8004550:	40014800 	.word	0x40014800

08004554 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f023 0201 	bic.w	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f023 030a 	bic.w	r3, r3, #10
 8004590:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	621a      	str	r2, [r3, #32]
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b087      	sub	sp, #28
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	f023 0210 	bic.w	r2, r3, #16
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	031b      	lsls	r3, r3, #12
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	621a      	str	r2, [r3, #32]
}
 8004606:	bf00      	nop
 8004608:	371c      	adds	r7, #28
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004628:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800462c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4313      	orrs	r3, r2
 8004634:	f043 0307 	orr.w	r3, r3, #7
 8004638:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	609a      	str	r2, [r3, #8]
}
 8004640:	bf00      	nop
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800464c:	b480      	push	{r7}
 800464e:	b087      	sub	sp, #28
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
 8004658:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004666:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	021a      	lsls	r2, r3, #8
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	431a      	orrs	r2, r3
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	4313      	orrs	r3, r2
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	4313      	orrs	r3, r2
 8004678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	609a      	str	r2, [r3, #8]
}
 8004680:	bf00      	nop
 8004682:	371c      	adds	r7, #28
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	f003 031f 	and.w	r3, r3, #31
 800469e:	2201      	movs	r2, #1
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a1a      	ldr	r2, [r3, #32]
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	43db      	mvns	r3, r3
 80046ae:	401a      	ands	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a1a      	ldr	r2, [r3, #32]
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f003 031f 	and.w	r3, r3, #31
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	fa01 f303 	lsl.w	r3, r1, r3
 80046c4:	431a      	orrs	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	621a      	str	r2, [r3, #32]
}
 80046ca:	bf00      	nop
 80046cc:	371c      	adds	r7, #28
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
	...

080046d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d101      	bne.n	80046f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046ec:	2302      	movs	r3, #2
 80046ee:	e04a      	b.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1f      	ldr	r2, [pc, #124]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d108      	bne.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004720:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	4313      	orrs	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a12      	ldr	r2, [pc, #72]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d004      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004758:	d10c      	bne.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004760:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	4313      	orrs	r3, r2
 800476a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40012c00 	.word	0x40012c00

08004798 <LL_RCC_GetUSARTClockSource>:
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80047a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047a4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4013      	ands	r3, r2
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <LL_RCC_GetLPUARTClockSource>:
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80047c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4013      	ands	r3, r2
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e042      	b.n	8004870 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d106      	bne.n	8004802 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f7fc fc4b 	bl	8001098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2224      	movs	r2, #36	; 0x24
 8004806:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0201 	bic.w	r2, r2, #1
 8004818:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f82c 	bl	8004878 <UART_SetConfig>
 8004820:	4603      	mov	r3, r0
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e022      	b.n	8004870 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482e:	2b00      	cmp	r3, #0
 8004830:	d002      	beq.n	8004838 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fa48 	bl	8004cc8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004846:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004856:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0201 	orr.w	r2, r2, #1
 8004866:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 facf 	bl	8004e0c <UART_CheckIdleState>
 800486e:	4603      	mov	r3, r0
}
 8004870:	4618      	mov	r0, r3
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800487c:	b08c      	sub	sp, #48	; 0x30
 800487e:	af00      	add	r7, sp, #0
 8004880:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	431a      	orrs	r2, r3
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	431a      	orrs	r2, r3
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	69db      	ldr	r3, [r3, #28]
 800489c:	4313      	orrs	r3, r2
 800489e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	4baf      	ldr	r3, [pc, #700]	; (8004b64 <UART_SetConfig+0x2ec>)
 80048a8:	4013      	ands	r3, r2
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	6812      	ldr	r2, [r2, #0]
 80048ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048b0:	430b      	orrs	r3, r1
 80048b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4aa4      	ldr	r2, [pc, #656]	; (8004b68 <UART_SetConfig+0x2f0>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d004      	beq.n	80048e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048e0:	4313      	orrs	r3, r2
 80048e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80048ee:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	6812      	ldr	r2, [r2, #0]
 80048f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048f8:	430b      	orrs	r3, r1
 80048fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	f023 010f 	bic.w	r1, r3, #15
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a95      	ldr	r2, [pc, #596]	; (8004b6c <UART_SetConfig+0x2f4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d125      	bne.n	8004968 <UART_SetConfig+0xf0>
 800491c:	2003      	movs	r0, #3
 800491e:	f7ff ff3b 	bl	8004798 <LL_RCC_GetUSARTClockSource>
 8004922:	4603      	mov	r3, r0
 8004924:	2b03      	cmp	r3, #3
 8004926:	d81b      	bhi.n	8004960 <UART_SetConfig+0xe8>
 8004928:	a201      	add	r2, pc, #4	; (adr r2, 8004930 <UART_SetConfig+0xb8>)
 800492a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492e:	bf00      	nop
 8004930:	08004941 	.word	0x08004941
 8004934:	08004951 	.word	0x08004951
 8004938:	08004949 	.word	0x08004949
 800493c:	08004959 	.word	0x08004959
 8004940:	2301      	movs	r3, #1
 8004942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004946:	e042      	b.n	80049ce <UART_SetConfig+0x156>
 8004948:	2302      	movs	r3, #2
 800494a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800494e:	e03e      	b.n	80049ce <UART_SetConfig+0x156>
 8004950:	2304      	movs	r3, #4
 8004952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004956:	e03a      	b.n	80049ce <UART_SetConfig+0x156>
 8004958:	2308      	movs	r3, #8
 800495a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800495e:	e036      	b.n	80049ce <UART_SetConfig+0x156>
 8004960:	2310      	movs	r3, #16
 8004962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004966:	e032      	b.n	80049ce <UART_SetConfig+0x156>
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a7e      	ldr	r2, [pc, #504]	; (8004b68 <UART_SetConfig+0x2f0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d12a      	bne.n	80049c8 <UART_SetConfig+0x150>
 8004972:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004976:	f7ff ff1f 	bl	80047b8 <LL_RCC_GetLPUARTClockSource>
 800497a:	4603      	mov	r3, r0
 800497c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004980:	d01a      	beq.n	80049b8 <UART_SetConfig+0x140>
 8004982:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004986:	d81b      	bhi.n	80049c0 <UART_SetConfig+0x148>
 8004988:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800498c:	d00c      	beq.n	80049a8 <UART_SetConfig+0x130>
 800498e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004992:	d815      	bhi.n	80049c0 <UART_SetConfig+0x148>
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <UART_SetConfig+0x128>
 8004998:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800499c:	d008      	beq.n	80049b0 <UART_SetConfig+0x138>
 800499e:	e00f      	b.n	80049c0 <UART_SetConfig+0x148>
 80049a0:	2300      	movs	r3, #0
 80049a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049a6:	e012      	b.n	80049ce <UART_SetConfig+0x156>
 80049a8:	2302      	movs	r3, #2
 80049aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049ae:	e00e      	b.n	80049ce <UART_SetConfig+0x156>
 80049b0:	2304      	movs	r3, #4
 80049b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049b6:	e00a      	b.n	80049ce <UART_SetConfig+0x156>
 80049b8:	2308      	movs	r3, #8
 80049ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049be:	e006      	b.n	80049ce <UART_SetConfig+0x156>
 80049c0:	2310      	movs	r3, #16
 80049c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049c6:	e002      	b.n	80049ce <UART_SetConfig+0x156>
 80049c8:	2310      	movs	r3, #16
 80049ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a65      	ldr	r2, [pc, #404]	; (8004b68 <UART_SetConfig+0x2f0>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	f040 8097 	bne.w	8004b08 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d823      	bhi.n	8004a2a <UART_SetConfig+0x1b2>
 80049e2:	a201      	add	r2, pc, #4	; (adr r2, 80049e8 <UART_SetConfig+0x170>)
 80049e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e8:	08004a0d 	.word	0x08004a0d
 80049ec:	08004a2b 	.word	0x08004a2b
 80049f0:	08004a15 	.word	0x08004a15
 80049f4:	08004a2b 	.word	0x08004a2b
 80049f8:	08004a1b 	.word	0x08004a1b
 80049fc:	08004a2b 	.word	0x08004a2b
 8004a00:	08004a2b 	.word	0x08004a2b
 8004a04:	08004a2b 	.word	0x08004a2b
 8004a08:	08004a23 	.word	0x08004a23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a0c:	f7fe fa36 	bl	8002e7c <HAL_RCC_GetPCLK1Freq>
 8004a10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a12:	e010      	b.n	8004a36 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a14:	4b56      	ldr	r3, [pc, #344]	; (8004b70 <UART_SetConfig+0x2f8>)
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a18:	e00d      	b.n	8004a36 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a1a:	f7fe f9af 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8004a1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a20:	e009      	b.n	8004a36 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a28:	e005      	b.n	8004a36 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 812b 	beq.w	8004c94 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	4a4c      	ldr	r2, [pc, #304]	; (8004b74 <UART_SetConfig+0x2fc>)
 8004a44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a48:	461a      	mov	r2, r3
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	4613      	mov	r3, r2
 8004a58:	005b      	lsls	r3, r3, #1
 8004a5a:	4413      	add	r3, r2
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d305      	bcc.n	8004a6e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d903      	bls.n	8004a76 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a74:	e10e      	b.n	8004c94 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	2200      	movs	r2, #0
 8004a7a:	60bb      	str	r3, [r7, #8]
 8004a7c:	60fa      	str	r2, [r7, #12]
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a82:	4a3c      	ldr	r2, [pc, #240]	; (8004b74 <UART_SetConfig+0x2fc>)
 8004a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	603b      	str	r3, [r7, #0]
 8004a8e:	607a      	str	r2, [r7, #4]
 8004a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a94:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a98:	f7fb fbc2 	bl	8000220 <__aeabi_uldivmod>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4610      	mov	r0, r2
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	020b      	lsls	r3, r1, #8
 8004aae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ab2:	0202      	lsls	r2, r0, #8
 8004ab4:	6979      	ldr	r1, [r7, #20]
 8004ab6:	6849      	ldr	r1, [r1, #4]
 8004ab8:	0849      	lsrs	r1, r1, #1
 8004aba:	2000      	movs	r0, #0
 8004abc:	460c      	mov	r4, r1
 8004abe:	4605      	mov	r5, r0
 8004ac0:	eb12 0804 	adds.w	r8, r2, r4
 8004ac4:	eb43 0905 	adc.w	r9, r3, r5
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	469a      	mov	sl, r3
 8004ad0:	4693      	mov	fp, r2
 8004ad2:	4652      	mov	r2, sl
 8004ad4:	465b      	mov	r3, fp
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	4649      	mov	r1, r9
 8004ada:	f7fb fba1 	bl	8000220 <__aeabi_uldivmod>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aec:	d308      	bcc.n	8004b00 <UART_SetConfig+0x288>
 8004aee:	6a3b      	ldr	r3, [r7, #32]
 8004af0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af4:	d204      	bcs.n	8004b00 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	6a3a      	ldr	r2, [r7, #32]
 8004afc:	60da      	str	r2, [r3, #12]
 8004afe:	e0c9      	b.n	8004c94 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b06:	e0c5      	b.n	8004c94 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b10:	d16d      	bne.n	8004bee <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8004b12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b16:	3b01      	subs	r3, #1
 8004b18:	2b07      	cmp	r3, #7
 8004b1a:	d82d      	bhi.n	8004b78 <UART_SetConfig+0x300>
 8004b1c:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <UART_SetConfig+0x2ac>)
 8004b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b22:	bf00      	nop
 8004b24:	08004b45 	.word	0x08004b45
 8004b28:	08004b4d 	.word	0x08004b4d
 8004b2c:	08004b79 	.word	0x08004b79
 8004b30:	08004b53 	.word	0x08004b53
 8004b34:	08004b79 	.word	0x08004b79
 8004b38:	08004b79 	.word	0x08004b79
 8004b3c:	08004b79 	.word	0x08004b79
 8004b40:	08004b5b 	.word	0x08004b5b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b44:	f7fe f9b0 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8004b48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b4a:	e01b      	b.n	8004b84 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b4c:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <UART_SetConfig+0x2f8>)
 8004b4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b50:	e018      	b.n	8004b84 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b52:	f7fe f913 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8004b56:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b58:	e014      	b.n	8004b84 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b60:	e010      	b.n	8004b84 <UART_SetConfig+0x30c>
 8004b62:	bf00      	nop
 8004b64:	cfff69f3 	.word	0xcfff69f3
 8004b68:	40008000 	.word	0x40008000
 8004b6c:	40013800 	.word	0x40013800
 8004b70:	00f42400 	.word	0x00f42400
 8004b74:	080063e8 	.word	0x080063e8
      default:
        pclk = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 8084 	beq.w	8004c94 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b90:	4a4b      	ldr	r2, [pc, #300]	; (8004cc0 <UART_SetConfig+0x448>)
 8004b92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b96:	461a      	mov	r2, r3
 8004b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b9e:	005a      	lsls	r2, r3, #1
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	085b      	lsrs	r3, r3, #1
 8004ba6:	441a      	add	r2, r3
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	2b0f      	cmp	r3, #15
 8004bb6:	d916      	bls.n	8004be6 <UART_SetConfig+0x36e>
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bbe:	d212      	bcs.n	8004be6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f023 030f 	bic.w	r3, r3, #15
 8004bc8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bca:	6a3b      	ldr	r3, [r7, #32]
 8004bcc:	085b      	lsrs	r3, r3, #1
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	f003 0307 	and.w	r3, r3, #7
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	8bfb      	ldrh	r3, [r7, #30]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	8bfa      	ldrh	r2, [r7, #30]
 8004be2:	60da      	str	r2, [r3, #12]
 8004be4:	e056      	b.n	8004c94 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004bec:	e052      	b.n	8004c94 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	2b07      	cmp	r3, #7
 8004bf6:	d822      	bhi.n	8004c3e <UART_SetConfig+0x3c6>
 8004bf8:	a201      	add	r2, pc, #4	; (adr r2, 8004c00 <UART_SetConfig+0x388>)
 8004bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfe:	bf00      	nop
 8004c00:	08004c21 	.word	0x08004c21
 8004c04:	08004c29 	.word	0x08004c29
 8004c08:	08004c3f 	.word	0x08004c3f
 8004c0c:	08004c2f 	.word	0x08004c2f
 8004c10:	08004c3f 	.word	0x08004c3f
 8004c14:	08004c3f 	.word	0x08004c3f
 8004c18:	08004c3f 	.word	0x08004c3f
 8004c1c:	08004c37 	.word	0x08004c37
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c20:	f7fe f942 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8004c24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c26:	e010      	b.n	8004c4a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c28:	4b26      	ldr	r3, [pc, #152]	; (8004cc4 <UART_SetConfig+0x44c>)
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c2c:	e00d      	b.n	8004c4a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c2e:	f7fe f8a5 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8004c32:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c34:	e009      	b.n	8004c4a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c3c:	e005      	b.n	8004c4a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004c48:	bf00      	nop
    }

    if (pclk != 0U)
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d021      	beq.n	8004c94 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c54:	4a1a      	ldr	r2, [pc, #104]	; (8004cc0 <UART_SetConfig+0x448>)
 8004c56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	085b      	lsrs	r3, r3, #1
 8004c68:	441a      	add	r2, r3
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c74:	6a3b      	ldr	r3, [r7, #32]
 8004c76:	2b0f      	cmp	r3, #15
 8004c78:	d909      	bls.n	8004c8e <UART_SetConfig+0x416>
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c80:	d205      	bcs.n	8004c8e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	60da      	str	r2, [r3, #12]
 8004c8c:	e002      	b.n	8004c94 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2200      	movs	r2, #0
 8004cae:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004cb0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3730      	adds	r7, #48	; 0x30
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cbe:	bf00      	nop
 8004cc0:	080063e8 	.word	0x080063e8
 8004cc4:	00f42400 	.word	0x00f42400

08004cc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00a      	beq.n	8004d14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d18:	f003 0304 	and.w	r3, r3, #4
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00a      	beq.n	8004d36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00a      	beq.n	8004d58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5c:	f003 0310 	and.w	r3, r3, #16
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00a      	beq.n	8004d7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	430a      	orrs	r2, r1
 8004d78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7e:	f003 0320 	and.w	r3, r3, #32
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00a      	beq.n	8004d9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d01a      	beq.n	8004dde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dc6:	d10a      	bne.n	8004dde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00a      	beq.n	8004e00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	605a      	str	r2, [r3, #4]
  }
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b098      	sub	sp, #96	; 0x60
 8004e10:	af02      	add	r7, sp, #8
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e1c:	f7fc fba0 	bl	8001560 <HAL_GetTick>
 8004e20:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d12f      	bne.n	8004e90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e34:	9300      	str	r3, [sp, #0]
 8004e36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 f88e 	bl	8004f60 <UART_WaitOnFlagUntilTimeout>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d022      	beq.n	8004e90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e52:	e853 3f00 	ldrex	r3, [r3]
 8004e56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e5e:	653b      	str	r3, [r7, #80]	; 0x50
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	461a      	mov	r2, r3
 8004e66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e68:	647b      	str	r3, [r7, #68]	; 0x44
 8004e6a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e70:	e841 2300 	strex	r3, r2, [r1]
 8004e74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1e6      	bne.n	8004e4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e063      	b.n	8004f58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0304 	and.w	r3, r3, #4
 8004e9a:	2b04      	cmp	r3, #4
 8004e9c:	d149      	bne.n	8004f32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ea2:	9300      	str	r3, [sp, #0]
 8004ea4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 f857 	bl	8004f60 <UART_WaitOnFlagUntilTimeout>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d03c      	beq.n	8004f32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed6:	633b      	str	r3, [r7, #48]	; 0x30
 8004ed8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ede:	e841 2300 	strex	r3, r2, [r1]
 8004ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1e6      	bne.n	8004eb8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3308      	adds	r3, #8
 8004ef0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	e853 3f00 	ldrex	r3, [r3]
 8004ef8:	60fb      	str	r3, [r7, #12]
   return(result);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f023 0301 	bic.w	r3, r3, #1
 8004f00:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3308      	adds	r3, #8
 8004f08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f0a:	61fa      	str	r2, [r7, #28]
 8004f0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	69b9      	ldr	r1, [r7, #24]
 8004f10:	69fa      	ldr	r2, [r7, #28]
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	617b      	str	r3, [r7, #20]
   return(result);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e5      	bne.n	8004eea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e012      	b.n	8004f58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3758      	adds	r7, #88	; 0x58
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f70:	e049      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f78:	d045      	beq.n	8005006 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7a:	f7fc faf1 	bl	8001560 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d302      	bcc.n	8004f90 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e048      	b.n	8005026 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0304 	and.w	r3, r3, #4
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d031      	beq.n	8005006 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	69db      	ldr	r3, [r3, #28]
 8004fa8:	f003 0308 	and.w	r3, r3, #8
 8004fac:	2b08      	cmp	r3, #8
 8004fae:	d110      	bne.n	8004fd2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2208      	movs	r2, #8
 8004fb6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f838 	bl	800502e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2208      	movs	r2, #8
 8004fc2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e029      	b.n	8005026 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe0:	d111      	bne.n	8005006 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 f81e 	bl	800502e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e00f      	b.n	8005026 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69da      	ldr	r2, [r3, #28]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	4013      	ands	r3, r2
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	bf0c      	ite	eq
 8005016:	2301      	moveq	r3, #1
 8005018:	2300      	movne	r3, #0
 800501a:	b2db      	uxtb	r3, r3
 800501c:	461a      	mov	r2, r3
 800501e:	79fb      	ldrb	r3, [r7, #7]
 8005020:	429a      	cmp	r2, r3
 8005022:	d0a6      	beq.n	8004f72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800502e:	b480      	push	{r7}
 8005030:	b095      	sub	sp, #84	; 0x54
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800503e:	e853 3f00 	ldrex	r3, [r3]
 8005042:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005046:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800504a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	461a      	mov	r2, r3
 8005052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005054:	643b      	str	r3, [r7, #64]	; 0x40
 8005056:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005058:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800505a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800505c:	e841 2300 	strex	r3, r2, [r1]
 8005060:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1e6      	bne.n	8005036 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3308      	adds	r3, #8
 800506e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	6a3b      	ldr	r3, [r7, #32]
 8005072:	e853 3f00 	ldrex	r3, [r3]
 8005076:	61fb      	str	r3, [r7, #28]
   return(result);
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800507e:	f023 0301 	bic.w	r3, r3, #1
 8005082:	64bb      	str	r3, [r7, #72]	; 0x48
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3308      	adds	r3, #8
 800508a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800508c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800508e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005090:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005092:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005094:	e841 2300 	strex	r3, r2, [r1]
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1e3      	bne.n	8005068 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d118      	bne.n	80050da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	e853 3f00 	ldrex	r3, [r3]
 80050b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f023 0310 	bic.w	r3, r3, #16
 80050bc:	647b      	str	r3, [r7, #68]	; 0x44
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	461a      	mov	r2, r3
 80050c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050c6:	61bb      	str	r3, [r7, #24]
 80050c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ca:	6979      	ldr	r1, [r7, #20]
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	613b      	str	r3, [r7, #16]
   return(result);
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e6      	bne.n	80050a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2220      	movs	r2, #32
 80050de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	675a      	str	r2, [r3, #116]	; 0x74
}
 80050ee:	bf00      	nop
 80050f0:	3754      	adds	r7, #84	; 0x54
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr

080050fa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b085      	sub	sp, #20
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_UARTEx_DisableFifoMode+0x16>
 800510c:	2302      	movs	r3, #2
 800510e:	e027      	b.n	8005160 <HAL_UARTEx_DisableFifoMode+0x66>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2224      	movs	r2, #36	; 0x24
 800511c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0201 	bic.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800513e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2220      	movs	r2, #32
 8005152:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800517c:	2b01      	cmp	r3, #1
 800517e:	d101      	bne.n	8005184 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005180:	2302      	movs	r3, #2
 8005182:	e02d      	b.n	80051e0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2224      	movs	r2, #36	; 0x24
 8005190:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0201 	bic.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	430a      	orrs	r2, r1
 80051be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 f84f 	bl	8005264 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e02d      	b.n	800525c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2224      	movs	r2, #36	; 0x24
 800520c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0201 	bic.w	r2, r2, #1
 8005226:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 f811 	bl	8005264 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005270:	2b00      	cmp	r3, #0
 8005272:	d108      	bne.n	8005286 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005284:	e031      	b.n	80052ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005286:	2308      	movs	r3, #8
 8005288:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800528a:	2308      	movs	r3, #8
 800528c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	0e5b      	lsrs	r3, r3, #25
 8005296:	b2db      	uxtb	r3, r3
 8005298:	f003 0307 	and.w	r3, r3, #7
 800529c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	0f5b      	lsrs	r3, r3, #29
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	f003 0307 	and.w	r3, r3, #7
 80052ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052ae:	7bbb      	ldrb	r3, [r7, #14]
 80052b0:	7b3a      	ldrb	r2, [r7, #12]
 80052b2:	4911      	ldr	r1, [pc, #68]	; (80052f8 <UARTEx_SetNbDataToProcess+0x94>)
 80052b4:	5c8a      	ldrb	r2, [r1, r2]
 80052b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80052ba:	7b3a      	ldrb	r2, [r7, #12]
 80052bc:	490f      	ldr	r1, [pc, #60]	; (80052fc <UARTEx_SetNbDataToProcess+0x98>)
 80052be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052cc:	7bfb      	ldrb	r3, [r7, #15]
 80052ce:	7b7a      	ldrb	r2, [r7, #13]
 80052d0:	4909      	ldr	r1, [pc, #36]	; (80052f8 <UARTEx_SetNbDataToProcess+0x94>)
 80052d2:	5c8a      	ldrb	r2, [r1, r2]
 80052d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80052d8:	7b7a      	ldrb	r2, [r7, #13]
 80052da:	4908      	ldr	r1, [pc, #32]	; (80052fc <UARTEx_SetNbDataToProcess+0x98>)
 80052dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052de:	fb93 f3f2 	sdiv	r3, r3, r2
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80052ea:	bf00      	nop
 80052ec:	3714      	adds	r7, #20
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	08006400 	.word	0x08006400
 80052fc:	08006408 	.word	0x08006408

08005300 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005308:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800530c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	b29b      	uxth	r3, r3
 800531a:	43db      	mvns	r3, r3
 800531c:	b29b      	uxth	r3, r3
 800531e:	4013      	ands	r3, r2
 8005320:	b29a      	uxth	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005336:	b084      	sub	sp, #16
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	f107 0014 	add.w	r0, r7, #20
 8005344:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	b004      	add	sp, #16
 8005376:	4770      	bx	lr

08005378 <__errno>:
 8005378:	4b01      	ldr	r3, [pc, #4]	; (8005380 <__errno+0x8>)
 800537a:	6818      	ldr	r0, [r3, #0]
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	20000014 	.word	0x20000014

08005384 <__libc_init_array>:
 8005384:	b570      	push	{r4, r5, r6, lr}
 8005386:	4d0d      	ldr	r5, [pc, #52]	; (80053bc <__libc_init_array+0x38>)
 8005388:	4c0d      	ldr	r4, [pc, #52]	; (80053c0 <__libc_init_array+0x3c>)
 800538a:	1b64      	subs	r4, r4, r5
 800538c:	10a4      	asrs	r4, r4, #2
 800538e:	2600      	movs	r6, #0
 8005390:	42a6      	cmp	r6, r4
 8005392:	d109      	bne.n	80053a8 <__libc_init_array+0x24>
 8005394:	4d0b      	ldr	r5, [pc, #44]	; (80053c4 <__libc_init_array+0x40>)
 8005396:	4c0c      	ldr	r4, [pc, #48]	; (80053c8 <__libc_init_array+0x44>)
 8005398:	f000 ffae 	bl	80062f8 <_init>
 800539c:	1b64      	subs	r4, r4, r5
 800539e:	10a4      	asrs	r4, r4, #2
 80053a0:	2600      	movs	r6, #0
 80053a2:	42a6      	cmp	r6, r4
 80053a4:	d105      	bne.n	80053b2 <__libc_init_array+0x2e>
 80053a6:	bd70      	pop	{r4, r5, r6, pc}
 80053a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80053ac:	4798      	blx	r3
 80053ae:	3601      	adds	r6, #1
 80053b0:	e7ee      	b.n	8005390 <__libc_init_array+0xc>
 80053b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b6:	4798      	blx	r3
 80053b8:	3601      	adds	r6, #1
 80053ba:	e7f2      	b.n	80053a2 <__libc_init_array+0x1e>
 80053bc:	080064b0 	.word	0x080064b0
 80053c0:	080064b0 	.word	0x080064b0
 80053c4:	080064b0 	.word	0x080064b0
 80053c8:	080064b4 	.word	0x080064b4

080053cc <memset>:
 80053cc:	4402      	add	r2, r0
 80053ce:	4603      	mov	r3, r0
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d100      	bne.n	80053d6 <memset+0xa>
 80053d4:	4770      	bx	lr
 80053d6:	f803 1b01 	strb.w	r1, [r3], #1
 80053da:	e7f9      	b.n	80053d0 <memset+0x4>

080053dc <iprintf>:
 80053dc:	b40f      	push	{r0, r1, r2, r3}
 80053de:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <iprintf+0x2c>)
 80053e0:	b513      	push	{r0, r1, r4, lr}
 80053e2:	681c      	ldr	r4, [r3, #0]
 80053e4:	b124      	cbz	r4, 80053f0 <iprintf+0x14>
 80053e6:	69a3      	ldr	r3, [r4, #24]
 80053e8:	b913      	cbnz	r3, 80053f0 <iprintf+0x14>
 80053ea:	4620      	mov	r0, r4
 80053ec:	f000 f866 	bl	80054bc <__sinit>
 80053f0:	ab05      	add	r3, sp, #20
 80053f2:	9a04      	ldr	r2, [sp, #16]
 80053f4:	68a1      	ldr	r1, [r4, #8]
 80053f6:	9301      	str	r3, [sp, #4]
 80053f8:	4620      	mov	r0, r4
 80053fa:	f000 f9bd 	bl	8005778 <_vfiprintf_r>
 80053fe:	b002      	add	sp, #8
 8005400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005404:	b004      	add	sp, #16
 8005406:	4770      	bx	lr
 8005408:	20000014 	.word	0x20000014

0800540c <std>:
 800540c:	2300      	movs	r3, #0
 800540e:	b510      	push	{r4, lr}
 8005410:	4604      	mov	r4, r0
 8005412:	e9c0 3300 	strd	r3, r3, [r0]
 8005416:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800541a:	6083      	str	r3, [r0, #8]
 800541c:	8181      	strh	r1, [r0, #12]
 800541e:	6643      	str	r3, [r0, #100]	; 0x64
 8005420:	81c2      	strh	r2, [r0, #14]
 8005422:	6183      	str	r3, [r0, #24]
 8005424:	4619      	mov	r1, r3
 8005426:	2208      	movs	r2, #8
 8005428:	305c      	adds	r0, #92	; 0x5c
 800542a:	f7ff ffcf 	bl	80053cc <memset>
 800542e:	4b05      	ldr	r3, [pc, #20]	; (8005444 <std+0x38>)
 8005430:	6263      	str	r3, [r4, #36]	; 0x24
 8005432:	4b05      	ldr	r3, [pc, #20]	; (8005448 <std+0x3c>)
 8005434:	62a3      	str	r3, [r4, #40]	; 0x28
 8005436:	4b05      	ldr	r3, [pc, #20]	; (800544c <std+0x40>)
 8005438:	62e3      	str	r3, [r4, #44]	; 0x2c
 800543a:	4b05      	ldr	r3, [pc, #20]	; (8005450 <std+0x44>)
 800543c:	6224      	str	r4, [r4, #32]
 800543e:	6323      	str	r3, [r4, #48]	; 0x30
 8005440:	bd10      	pop	{r4, pc}
 8005442:	bf00      	nop
 8005444:	08005d21 	.word	0x08005d21
 8005448:	08005d43 	.word	0x08005d43
 800544c:	08005d7b 	.word	0x08005d7b
 8005450:	08005d9f 	.word	0x08005d9f

08005454 <_cleanup_r>:
 8005454:	4901      	ldr	r1, [pc, #4]	; (800545c <_cleanup_r+0x8>)
 8005456:	f000 b8af 	b.w	80055b8 <_fwalk_reent>
 800545a:	bf00      	nop
 800545c:	08006079 	.word	0x08006079

08005460 <__sfmoreglue>:
 8005460:	b570      	push	{r4, r5, r6, lr}
 8005462:	2268      	movs	r2, #104	; 0x68
 8005464:	1e4d      	subs	r5, r1, #1
 8005466:	4355      	muls	r5, r2
 8005468:	460e      	mov	r6, r1
 800546a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800546e:	f000 f8e5 	bl	800563c <_malloc_r>
 8005472:	4604      	mov	r4, r0
 8005474:	b140      	cbz	r0, 8005488 <__sfmoreglue+0x28>
 8005476:	2100      	movs	r1, #0
 8005478:	e9c0 1600 	strd	r1, r6, [r0]
 800547c:	300c      	adds	r0, #12
 800547e:	60a0      	str	r0, [r4, #8]
 8005480:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005484:	f7ff ffa2 	bl	80053cc <memset>
 8005488:	4620      	mov	r0, r4
 800548a:	bd70      	pop	{r4, r5, r6, pc}

0800548c <__sfp_lock_acquire>:
 800548c:	4801      	ldr	r0, [pc, #4]	; (8005494 <__sfp_lock_acquire+0x8>)
 800548e:	f000 b8b3 	b.w	80055f8 <__retarget_lock_acquire_recursive>
 8005492:	bf00      	nop
 8005494:	2000048d 	.word	0x2000048d

08005498 <__sfp_lock_release>:
 8005498:	4801      	ldr	r0, [pc, #4]	; (80054a0 <__sfp_lock_release+0x8>)
 800549a:	f000 b8ae 	b.w	80055fa <__retarget_lock_release_recursive>
 800549e:	bf00      	nop
 80054a0:	2000048d 	.word	0x2000048d

080054a4 <__sinit_lock_acquire>:
 80054a4:	4801      	ldr	r0, [pc, #4]	; (80054ac <__sinit_lock_acquire+0x8>)
 80054a6:	f000 b8a7 	b.w	80055f8 <__retarget_lock_acquire_recursive>
 80054aa:	bf00      	nop
 80054ac:	2000048e 	.word	0x2000048e

080054b0 <__sinit_lock_release>:
 80054b0:	4801      	ldr	r0, [pc, #4]	; (80054b8 <__sinit_lock_release+0x8>)
 80054b2:	f000 b8a2 	b.w	80055fa <__retarget_lock_release_recursive>
 80054b6:	bf00      	nop
 80054b8:	2000048e 	.word	0x2000048e

080054bc <__sinit>:
 80054bc:	b510      	push	{r4, lr}
 80054be:	4604      	mov	r4, r0
 80054c0:	f7ff fff0 	bl	80054a4 <__sinit_lock_acquire>
 80054c4:	69a3      	ldr	r3, [r4, #24]
 80054c6:	b11b      	cbz	r3, 80054d0 <__sinit+0x14>
 80054c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054cc:	f7ff bff0 	b.w	80054b0 <__sinit_lock_release>
 80054d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80054d4:	6523      	str	r3, [r4, #80]	; 0x50
 80054d6:	4b13      	ldr	r3, [pc, #76]	; (8005524 <__sinit+0x68>)
 80054d8:	4a13      	ldr	r2, [pc, #76]	; (8005528 <__sinit+0x6c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80054de:	42a3      	cmp	r3, r4
 80054e0:	bf04      	itt	eq
 80054e2:	2301      	moveq	r3, #1
 80054e4:	61a3      	streq	r3, [r4, #24]
 80054e6:	4620      	mov	r0, r4
 80054e8:	f000 f820 	bl	800552c <__sfp>
 80054ec:	6060      	str	r0, [r4, #4]
 80054ee:	4620      	mov	r0, r4
 80054f0:	f000 f81c 	bl	800552c <__sfp>
 80054f4:	60a0      	str	r0, [r4, #8]
 80054f6:	4620      	mov	r0, r4
 80054f8:	f000 f818 	bl	800552c <__sfp>
 80054fc:	2200      	movs	r2, #0
 80054fe:	60e0      	str	r0, [r4, #12]
 8005500:	2104      	movs	r1, #4
 8005502:	6860      	ldr	r0, [r4, #4]
 8005504:	f7ff ff82 	bl	800540c <std>
 8005508:	68a0      	ldr	r0, [r4, #8]
 800550a:	2201      	movs	r2, #1
 800550c:	2109      	movs	r1, #9
 800550e:	f7ff ff7d 	bl	800540c <std>
 8005512:	68e0      	ldr	r0, [r4, #12]
 8005514:	2202      	movs	r2, #2
 8005516:	2112      	movs	r1, #18
 8005518:	f7ff ff78 	bl	800540c <std>
 800551c:	2301      	movs	r3, #1
 800551e:	61a3      	str	r3, [r4, #24]
 8005520:	e7d2      	b.n	80054c8 <__sinit+0xc>
 8005522:	bf00      	nop
 8005524:	08006410 	.word	0x08006410
 8005528:	08005455 	.word	0x08005455

0800552c <__sfp>:
 800552c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552e:	4607      	mov	r7, r0
 8005530:	f7ff ffac 	bl	800548c <__sfp_lock_acquire>
 8005534:	4b1e      	ldr	r3, [pc, #120]	; (80055b0 <__sfp+0x84>)
 8005536:	681e      	ldr	r6, [r3, #0]
 8005538:	69b3      	ldr	r3, [r6, #24]
 800553a:	b913      	cbnz	r3, 8005542 <__sfp+0x16>
 800553c:	4630      	mov	r0, r6
 800553e:	f7ff ffbd 	bl	80054bc <__sinit>
 8005542:	3648      	adds	r6, #72	; 0x48
 8005544:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005548:	3b01      	subs	r3, #1
 800554a:	d503      	bpl.n	8005554 <__sfp+0x28>
 800554c:	6833      	ldr	r3, [r6, #0]
 800554e:	b30b      	cbz	r3, 8005594 <__sfp+0x68>
 8005550:	6836      	ldr	r6, [r6, #0]
 8005552:	e7f7      	b.n	8005544 <__sfp+0x18>
 8005554:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005558:	b9d5      	cbnz	r5, 8005590 <__sfp+0x64>
 800555a:	4b16      	ldr	r3, [pc, #88]	; (80055b4 <__sfp+0x88>)
 800555c:	60e3      	str	r3, [r4, #12]
 800555e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005562:	6665      	str	r5, [r4, #100]	; 0x64
 8005564:	f000 f847 	bl	80055f6 <__retarget_lock_init_recursive>
 8005568:	f7ff ff96 	bl	8005498 <__sfp_lock_release>
 800556c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005570:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005574:	6025      	str	r5, [r4, #0]
 8005576:	61a5      	str	r5, [r4, #24]
 8005578:	2208      	movs	r2, #8
 800557a:	4629      	mov	r1, r5
 800557c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005580:	f7ff ff24 	bl	80053cc <memset>
 8005584:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005588:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800558c:	4620      	mov	r0, r4
 800558e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005590:	3468      	adds	r4, #104	; 0x68
 8005592:	e7d9      	b.n	8005548 <__sfp+0x1c>
 8005594:	2104      	movs	r1, #4
 8005596:	4638      	mov	r0, r7
 8005598:	f7ff ff62 	bl	8005460 <__sfmoreglue>
 800559c:	4604      	mov	r4, r0
 800559e:	6030      	str	r0, [r6, #0]
 80055a0:	2800      	cmp	r0, #0
 80055a2:	d1d5      	bne.n	8005550 <__sfp+0x24>
 80055a4:	f7ff ff78 	bl	8005498 <__sfp_lock_release>
 80055a8:	230c      	movs	r3, #12
 80055aa:	603b      	str	r3, [r7, #0]
 80055ac:	e7ee      	b.n	800558c <__sfp+0x60>
 80055ae:	bf00      	nop
 80055b0:	08006410 	.word	0x08006410
 80055b4:	ffff0001 	.word	0xffff0001

080055b8 <_fwalk_reent>:
 80055b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055bc:	4606      	mov	r6, r0
 80055be:	4688      	mov	r8, r1
 80055c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80055c4:	2700      	movs	r7, #0
 80055c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055ca:	f1b9 0901 	subs.w	r9, r9, #1
 80055ce:	d505      	bpl.n	80055dc <_fwalk_reent+0x24>
 80055d0:	6824      	ldr	r4, [r4, #0]
 80055d2:	2c00      	cmp	r4, #0
 80055d4:	d1f7      	bne.n	80055c6 <_fwalk_reent+0xe>
 80055d6:	4638      	mov	r0, r7
 80055d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055dc:	89ab      	ldrh	r3, [r5, #12]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d907      	bls.n	80055f2 <_fwalk_reent+0x3a>
 80055e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055e6:	3301      	adds	r3, #1
 80055e8:	d003      	beq.n	80055f2 <_fwalk_reent+0x3a>
 80055ea:	4629      	mov	r1, r5
 80055ec:	4630      	mov	r0, r6
 80055ee:	47c0      	blx	r8
 80055f0:	4307      	orrs	r7, r0
 80055f2:	3568      	adds	r5, #104	; 0x68
 80055f4:	e7e9      	b.n	80055ca <_fwalk_reent+0x12>

080055f6 <__retarget_lock_init_recursive>:
 80055f6:	4770      	bx	lr

080055f8 <__retarget_lock_acquire_recursive>:
 80055f8:	4770      	bx	lr

080055fa <__retarget_lock_release_recursive>:
 80055fa:	4770      	bx	lr

080055fc <sbrk_aligned>:
 80055fc:	b570      	push	{r4, r5, r6, lr}
 80055fe:	4e0e      	ldr	r6, [pc, #56]	; (8005638 <sbrk_aligned+0x3c>)
 8005600:	460c      	mov	r4, r1
 8005602:	6831      	ldr	r1, [r6, #0]
 8005604:	4605      	mov	r5, r0
 8005606:	b911      	cbnz	r1, 800560e <sbrk_aligned+0x12>
 8005608:	f000 fb7a 	bl	8005d00 <_sbrk_r>
 800560c:	6030      	str	r0, [r6, #0]
 800560e:	4621      	mov	r1, r4
 8005610:	4628      	mov	r0, r5
 8005612:	f000 fb75 	bl	8005d00 <_sbrk_r>
 8005616:	1c43      	adds	r3, r0, #1
 8005618:	d00a      	beq.n	8005630 <sbrk_aligned+0x34>
 800561a:	1cc4      	adds	r4, r0, #3
 800561c:	f024 0403 	bic.w	r4, r4, #3
 8005620:	42a0      	cmp	r0, r4
 8005622:	d007      	beq.n	8005634 <sbrk_aligned+0x38>
 8005624:	1a21      	subs	r1, r4, r0
 8005626:	4628      	mov	r0, r5
 8005628:	f000 fb6a 	bl	8005d00 <_sbrk_r>
 800562c:	3001      	adds	r0, #1
 800562e:	d101      	bne.n	8005634 <sbrk_aligned+0x38>
 8005630:	f04f 34ff 	mov.w	r4, #4294967295
 8005634:	4620      	mov	r0, r4
 8005636:	bd70      	pop	{r4, r5, r6, pc}
 8005638:	20000494 	.word	0x20000494

0800563c <_malloc_r>:
 800563c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005640:	1ccd      	adds	r5, r1, #3
 8005642:	f025 0503 	bic.w	r5, r5, #3
 8005646:	3508      	adds	r5, #8
 8005648:	2d0c      	cmp	r5, #12
 800564a:	bf38      	it	cc
 800564c:	250c      	movcc	r5, #12
 800564e:	2d00      	cmp	r5, #0
 8005650:	4607      	mov	r7, r0
 8005652:	db01      	blt.n	8005658 <_malloc_r+0x1c>
 8005654:	42a9      	cmp	r1, r5
 8005656:	d905      	bls.n	8005664 <_malloc_r+0x28>
 8005658:	230c      	movs	r3, #12
 800565a:	603b      	str	r3, [r7, #0]
 800565c:	2600      	movs	r6, #0
 800565e:	4630      	mov	r0, r6
 8005660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005664:	4e2e      	ldr	r6, [pc, #184]	; (8005720 <_malloc_r+0xe4>)
 8005666:	f000 fdbb 	bl	80061e0 <__malloc_lock>
 800566a:	6833      	ldr	r3, [r6, #0]
 800566c:	461c      	mov	r4, r3
 800566e:	bb34      	cbnz	r4, 80056be <_malloc_r+0x82>
 8005670:	4629      	mov	r1, r5
 8005672:	4638      	mov	r0, r7
 8005674:	f7ff ffc2 	bl	80055fc <sbrk_aligned>
 8005678:	1c43      	adds	r3, r0, #1
 800567a:	4604      	mov	r4, r0
 800567c:	d14d      	bne.n	800571a <_malloc_r+0xde>
 800567e:	6834      	ldr	r4, [r6, #0]
 8005680:	4626      	mov	r6, r4
 8005682:	2e00      	cmp	r6, #0
 8005684:	d140      	bne.n	8005708 <_malloc_r+0xcc>
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	4631      	mov	r1, r6
 800568a:	4638      	mov	r0, r7
 800568c:	eb04 0803 	add.w	r8, r4, r3
 8005690:	f000 fb36 	bl	8005d00 <_sbrk_r>
 8005694:	4580      	cmp	r8, r0
 8005696:	d13a      	bne.n	800570e <_malloc_r+0xd2>
 8005698:	6821      	ldr	r1, [r4, #0]
 800569a:	3503      	adds	r5, #3
 800569c:	1a6d      	subs	r5, r5, r1
 800569e:	f025 0503 	bic.w	r5, r5, #3
 80056a2:	3508      	adds	r5, #8
 80056a4:	2d0c      	cmp	r5, #12
 80056a6:	bf38      	it	cc
 80056a8:	250c      	movcc	r5, #12
 80056aa:	4629      	mov	r1, r5
 80056ac:	4638      	mov	r0, r7
 80056ae:	f7ff ffa5 	bl	80055fc <sbrk_aligned>
 80056b2:	3001      	adds	r0, #1
 80056b4:	d02b      	beq.n	800570e <_malloc_r+0xd2>
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	442b      	add	r3, r5
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	e00e      	b.n	80056dc <_malloc_r+0xa0>
 80056be:	6822      	ldr	r2, [r4, #0]
 80056c0:	1b52      	subs	r2, r2, r5
 80056c2:	d41e      	bmi.n	8005702 <_malloc_r+0xc6>
 80056c4:	2a0b      	cmp	r2, #11
 80056c6:	d916      	bls.n	80056f6 <_malloc_r+0xba>
 80056c8:	1961      	adds	r1, r4, r5
 80056ca:	42a3      	cmp	r3, r4
 80056cc:	6025      	str	r5, [r4, #0]
 80056ce:	bf18      	it	ne
 80056d0:	6059      	strne	r1, [r3, #4]
 80056d2:	6863      	ldr	r3, [r4, #4]
 80056d4:	bf08      	it	eq
 80056d6:	6031      	streq	r1, [r6, #0]
 80056d8:	5162      	str	r2, [r4, r5]
 80056da:	604b      	str	r3, [r1, #4]
 80056dc:	4638      	mov	r0, r7
 80056de:	f104 060b 	add.w	r6, r4, #11
 80056e2:	f000 fd83 	bl	80061ec <__malloc_unlock>
 80056e6:	f026 0607 	bic.w	r6, r6, #7
 80056ea:	1d23      	adds	r3, r4, #4
 80056ec:	1af2      	subs	r2, r6, r3
 80056ee:	d0b6      	beq.n	800565e <_malloc_r+0x22>
 80056f0:	1b9b      	subs	r3, r3, r6
 80056f2:	50a3      	str	r3, [r4, r2]
 80056f4:	e7b3      	b.n	800565e <_malloc_r+0x22>
 80056f6:	6862      	ldr	r2, [r4, #4]
 80056f8:	42a3      	cmp	r3, r4
 80056fa:	bf0c      	ite	eq
 80056fc:	6032      	streq	r2, [r6, #0]
 80056fe:	605a      	strne	r2, [r3, #4]
 8005700:	e7ec      	b.n	80056dc <_malloc_r+0xa0>
 8005702:	4623      	mov	r3, r4
 8005704:	6864      	ldr	r4, [r4, #4]
 8005706:	e7b2      	b.n	800566e <_malloc_r+0x32>
 8005708:	4634      	mov	r4, r6
 800570a:	6876      	ldr	r6, [r6, #4]
 800570c:	e7b9      	b.n	8005682 <_malloc_r+0x46>
 800570e:	230c      	movs	r3, #12
 8005710:	603b      	str	r3, [r7, #0]
 8005712:	4638      	mov	r0, r7
 8005714:	f000 fd6a 	bl	80061ec <__malloc_unlock>
 8005718:	e7a1      	b.n	800565e <_malloc_r+0x22>
 800571a:	6025      	str	r5, [r4, #0]
 800571c:	e7de      	b.n	80056dc <_malloc_r+0xa0>
 800571e:	bf00      	nop
 8005720:	20000490 	.word	0x20000490

08005724 <__sfputc_r>:
 8005724:	6893      	ldr	r3, [r2, #8]
 8005726:	3b01      	subs	r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	b410      	push	{r4}
 800572c:	6093      	str	r3, [r2, #8]
 800572e:	da08      	bge.n	8005742 <__sfputc_r+0x1e>
 8005730:	6994      	ldr	r4, [r2, #24]
 8005732:	42a3      	cmp	r3, r4
 8005734:	db01      	blt.n	800573a <__sfputc_r+0x16>
 8005736:	290a      	cmp	r1, #10
 8005738:	d103      	bne.n	8005742 <__sfputc_r+0x1e>
 800573a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800573e:	f000 bb33 	b.w	8005da8 <__swbuf_r>
 8005742:	6813      	ldr	r3, [r2, #0]
 8005744:	1c58      	adds	r0, r3, #1
 8005746:	6010      	str	r0, [r2, #0]
 8005748:	7019      	strb	r1, [r3, #0]
 800574a:	4608      	mov	r0, r1
 800574c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005750:	4770      	bx	lr

08005752 <__sfputs_r>:
 8005752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005754:	4606      	mov	r6, r0
 8005756:	460f      	mov	r7, r1
 8005758:	4614      	mov	r4, r2
 800575a:	18d5      	adds	r5, r2, r3
 800575c:	42ac      	cmp	r4, r5
 800575e:	d101      	bne.n	8005764 <__sfputs_r+0x12>
 8005760:	2000      	movs	r0, #0
 8005762:	e007      	b.n	8005774 <__sfputs_r+0x22>
 8005764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005768:	463a      	mov	r2, r7
 800576a:	4630      	mov	r0, r6
 800576c:	f7ff ffda 	bl	8005724 <__sfputc_r>
 8005770:	1c43      	adds	r3, r0, #1
 8005772:	d1f3      	bne.n	800575c <__sfputs_r+0xa>
 8005774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005778 <_vfiprintf_r>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	460d      	mov	r5, r1
 800577e:	b09d      	sub	sp, #116	; 0x74
 8005780:	4614      	mov	r4, r2
 8005782:	4698      	mov	r8, r3
 8005784:	4606      	mov	r6, r0
 8005786:	b118      	cbz	r0, 8005790 <_vfiprintf_r+0x18>
 8005788:	6983      	ldr	r3, [r0, #24]
 800578a:	b90b      	cbnz	r3, 8005790 <_vfiprintf_r+0x18>
 800578c:	f7ff fe96 	bl	80054bc <__sinit>
 8005790:	4b89      	ldr	r3, [pc, #548]	; (80059b8 <_vfiprintf_r+0x240>)
 8005792:	429d      	cmp	r5, r3
 8005794:	d11b      	bne.n	80057ce <_vfiprintf_r+0x56>
 8005796:	6875      	ldr	r5, [r6, #4]
 8005798:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800579a:	07d9      	lsls	r1, r3, #31
 800579c:	d405      	bmi.n	80057aa <_vfiprintf_r+0x32>
 800579e:	89ab      	ldrh	r3, [r5, #12]
 80057a0:	059a      	lsls	r2, r3, #22
 80057a2:	d402      	bmi.n	80057aa <_vfiprintf_r+0x32>
 80057a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057a6:	f7ff ff27 	bl	80055f8 <__retarget_lock_acquire_recursive>
 80057aa:	89ab      	ldrh	r3, [r5, #12]
 80057ac:	071b      	lsls	r3, r3, #28
 80057ae:	d501      	bpl.n	80057b4 <_vfiprintf_r+0x3c>
 80057b0:	692b      	ldr	r3, [r5, #16]
 80057b2:	b9eb      	cbnz	r3, 80057f0 <_vfiprintf_r+0x78>
 80057b4:	4629      	mov	r1, r5
 80057b6:	4630      	mov	r0, r6
 80057b8:	f000 fb5a 	bl	8005e70 <__swsetup_r>
 80057bc:	b1c0      	cbz	r0, 80057f0 <_vfiprintf_r+0x78>
 80057be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057c0:	07dc      	lsls	r4, r3, #31
 80057c2:	d50e      	bpl.n	80057e2 <_vfiprintf_r+0x6a>
 80057c4:	f04f 30ff 	mov.w	r0, #4294967295
 80057c8:	b01d      	add	sp, #116	; 0x74
 80057ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ce:	4b7b      	ldr	r3, [pc, #492]	; (80059bc <_vfiprintf_r+0x244>)
 80057d0:	429d      	cmp	r5, r3
 80057d2:	d101      	bne.n	80057d8 <_vfiprintf_r+0x60>
 80057d4:	68b5      	ldr	r5, [r6, #8]
 80057d6:	e7df      	b.n	8005798 <_vfiprintf_r+0x20>
 80057d8:	4b79      	ldr	r3, [pc, #484]	; (80059c0 <_vfiprintf_r+0x248>)
 80057da:	429d      	cmp	r5, r3
 80057dc:	bf08      	it	eq
 80057de:	68f5      	ldreq	r5, [r6, #12]
 80057e0:	e7da      	b.n	8005798 <_vfiprintf_r+0x20>
 80057e2:	89ab      	ldrh	r3, [r5, #12]
 80057e4:	0598      	lsls	r0, r3, #22
 80057e6:	d4ed      	bmi.n	80057c4 <_vfiprintf_r+0x4c>
 80057e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ea:	f7ff ff06 	bl	80055fa <__retarget_lock_release_recursive>
 80057ee:	e7e9      	b.n	80057c4 <_vfiprintf_r+0x4c>
 80057f0:	2300      	movs	r3, #0
 80057f2:	9309      	str	r3, [sp, #36]	; 0x24
 80057f4:	2320      	movs	r3, #32
 80057f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80057fe:	2330      	movs	r3, #48	; 0x30
 8005800:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80059c4 <_vfiprintf_r+0x24c>
 8005804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005808:	f04f 0901 	mov.w	r9, #1
 800580c:	4623      	mov	r3, r4
 800580e:	469a      	mov	sl, r3
 8005810:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005814:	b10a      	cbz	r2, 800581a <_vfiprintf_r+0xa2>
 8005816:	2a25      	cmp	r2, #37	; 0x25
 8005818:	d1f9      	bne.n	800580e <_vfiprintf_r+0x96>
 800581a:	ebba 0b04 	subs.w	fp, sl, r4
 800581e:	d00b      	beq.n	8005838 <_vfiprintf_r+0xc0>
 8005820:	465b      	mov	r3, fp
 8005822:	4622      	mov	r2, r4
 8005824:	4629      	mov	r1, r5
 8005826:	4630      	mov	r0, r6
 8005828:	f7ff ff93 	bl	8005752 <__sfputs_r>
 800582c:	3001      	adds	r0, #1
 800582e:	f000 80aa 	beq.w	8005986 <_vfiprintf_r+0x20e>
 8005832:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005834:	445a      	add	r2, fp
 8005836:	9209      	str	r2, [sp, #36]	; 0x24
 8005838:	f89a 3000 	ldrb.w	r3, [sl]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 80a2 	beq.w	8005986 <_vfiprintf_r+0x20e>
 8005842:	2300      	movs	r3, #0
 8005844:	f04f 32ff 	mov.w	r2, #4294967295
 8005848:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800584c:	f10a 0a01 	add.w	sl, sl, #1
 8005850:	9304      	str	r3, [sp, #16]
 8005852:	9307      	str	r3, [sp, #28]
 8005854:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005858:	931a      	str	r3, [sp, #104]	; 0x68
 800585a:	4654      	mov	r4, sl
 800585c:	2205      	movs	r2, #5
 800585e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005862:	4858      	ldr	r0, [pc, #352]	; (80059c4 <_vfiprintf_r+0x24c>)
 8005864:	f7fa fc8c 	bl	8000180 <memchr>
 8005868:	9a04      	ldr	r2, [sp, #16]
 800586a:	b9d8      	cbnz	r0, 80058a4 <_vfiprintf_r+0x12c>
 800586c:	06d1      	lsls	r1, r2, #27
 800586e:	bf44      	itt	mi
 8005870:	2320      	movmi	r3, #32
 8005872:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005876:	0713      	lsls	r3, r2, #28
 8005878:	bf44      	itt	mi
 800587a:	232b      	movmi	r3, #43	; 0x2b
 800587c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005880:	f89a 3000 	ldrb.w	r3, [sl]
 8005884:	2b2a      	cmp	r3, #42	; 0x2a
 8005886:	d015      	beq.n	80058b4 <_vfiprintf_r+0x13c>
 8005888:	9a07      	ldr	r2, [sp, #28]
 800588a:	4654      	mov	r4, sl
 800588c:	2000      	movs	r0, #0
 800588e:	f04f 0c0a 	mov.w	ip, #10
 8005892:	4621      	mov	r1, r4
 8005894:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005898:	3b30      	subs	r3, #48	; 0x30
 800589a:	2b09      	cmp	r3, #9
 800589c:	d94e      	bls.n	800593c <_vfiprintf_r+0x1c4>
 800589e:	b1b0      	cbz	r0, 80058ce <_vfiprintf_r+0x156>
 80058a0:	9207      	str	r2, [sp, #28]
 80058a2:	e014      	b.n	80058ce <_vfiprintf_r+0x156>
 80058a4:	eba0 0308 	sub.w	r3, r0, r8
 80058a8:	fa09 f303 	lsl.w	r3, r9, r3
 80058ac:	4313      	orrs	r3, r2
 80058ae:	9304      	str	r3, [sp, #16]
 80058b0:	46a2      	mov	sl, r4
 80058b2:	e7d2      	b.n	800585a <_vfiprintf_r+0xe2>
 80058b4:	9b03      	ldr	r3, [sp, #12]
 80058b6:	1d19      	adds	r1, r3, #4
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	9103      	str	r1, [sp, #12]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bfbb      	ittet	lt
 80058c0:	425b      	neglt	r3, r3
 80058c2:	f042 0202 	orrlt.w	r2, r2, #2
 80058c6:	9307      	strge	r3, [sp, #28]
 80058c8:	9307      	strlt	r3, [sp, #28]
 80058ca:	bfb8      	it	lt
 80058cc:	9204      	strlt	r2, [sp, #16]
 80058ce:	7823      	ldrb	r3, [r4, #0]
 80058d0:	2b2e      	cmp	r3, #46	; 0x2e
 80058d2:	d10c      	bne.n	80058ee <_vfiprintf_r+0x176>
 80058d4:	7863      	ldrb	r3, [r4, #1]
 80058d6:	2b2a      	cmp	r3, #42	; 0x2a
 80058d8:	d135      	bne.n	8005946 <_vfiprintf_r+0x1ce>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	1d1a      	adds	r2, r3, #4
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	9203      	str	r2, [sp, #12]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	bfb8      	it	lt
 80058e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80058ea:	3402      	adds	r4, #2
 80058ec:	9305      	str	r3, [sp, #20]
 80058ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80059d4 <_vfiprintf_r+0x25c>
 80058f2:	7821      	ldrb	r1, [r4, #0]
 80058f4:	2203      	movs	r2, #3
 80058f6:	4650      	mov	r0, sl
 80058f8:	f7fa fc42 	bl	8000180 <memchr>
 80058fc:	b140      	cbz	r0, 8005910 <_vfiprintf_r+0x198>
 80058fe:	2340      	movs	r3, #64	; 0x40
 8005900:	eba0 000a 	sub.w	r0, r0, sl
 8005904:	fa03 f000 	lsl.w	r0, r3, r0
 8005908:	9b04      	ldr	r3, [sp, #16]
 800590a:	4303      	orrs	r3, r0
 800590c:	3401      	adds	r4, #1
 800590e:	9304      	str	r3, [sp, #16]
 8005910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005914:	482c      	ldr	r0, [pc, #176]	; (80059c8 <_vfiprintf_r+0x250>)
 8005916:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800591a:	2206      	movs	r2, #6
 800591c:	f7fa fc30 	bl	8000180 <memchr>
 8005920:	2800      	cmp	r0, #0
 8005922:	d03f      	beq.n	80059a4 <_vfiprintf_r+0x22c>
 8005924:	4b29      	ldr	r3, [pc, #164]	; (80059cc <_vfiprintf_r+0x254>)
 8005926:	bb1b      	cbnz	r3, 8005970 <_vfiprintf_r+0x1f8>
 8005928:	9b03      	ldr	r3, [sp, #12]
 800592a:	3307      	adds	r3, #7
 800592c:	f023 0307 	bic.w	r3, r3, #7
 8005930:	3308      	adds	r3, #8
 8005932:	9303      	str	r3, [sp, #12]
 8005934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005936:	443b      	add	r3, r7
 8005938:	9309      	str	r3, [sp, #36]	; 0x24
 800593a:	e767      	b.n	800580c <_vfiprintf_r+0x94>
 800593c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005940:	460c      	mov	r4, r1
 8005942:	2001      	movs	r0, #1
 8005944:	e7a5      	b.n	8005892 <_vfiprintf_r+0x11a>
 8005946:	2300      	movs	r3, #0
 8005948:	3401      	adds	r4, #1
 800594a:	9305      	str	r3, [sp, #20]
 800594c:	4619      	mov	r1, r3
 800594e:	f04f 0c0a 	mov.w	ip, #10
 8005952:	4620      	mov	r0, r4
 8005954:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005958:	3a30      	subs	r2, #48	; 0x30
 800595a:	2a09      	cmp	r2, #9
 800595c:	d903      	bls.n	8005966 <_vfiprintf_r+0x1ee>
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0c5      	beq.n	80058ee <_vfiprintf_r+0x176>
 8005962:	9105      	str	r1, [sp, #20]
 8005964:	e7c3      	b.n	80058ee <_vfiprintf_r+0x176>
 8005966:	fb0c 2101 	mla	r1, ip, r1, r2
 800596a:	4604      	mov	r4, r0
 800596c:	2301      	movs	r3, #1
 800596e:	e7f0      	b.n	8005952 <_vfiprintf_r+0x1da>
 8005970:	ab03      	add	r3, sp, #12
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	462a      	mov	r2, r5
 8005976:	4b16      	ldr	r3, [pc, #88]	; (80059d0 <_vfiprintf_r+0x258>)
 8005978:	a904      	add	r1, sp, #16
 800597a:	4630      	mov	r0, r6
 800597c:	f3af 8000 	nop.w
 8005980:	4607      	mov	r7, r0
 8005982:	1c78      	adds	r0, r7, #1
 8005984:	d1d6      	bne.n	8005934 <_vfiprintf_r+0x1bc>
 8005986:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005988:	07d9      	lsls	r1, r3, #31
 800598a:	d405      	bmi.n	8005998 <_vfiprintf_r+0x220>
 800598c:	89ab      	ldrh	r3, [r5, #12]
 800598e:	059a      	lsls	r2, r3, #22
 8005990:	d402      	bmi.n	8005998 <_vfiprintf_r+0x220>
 8005992:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005994:	f7ff fe31 	bl	80055fa <__retarget_lock_release_recursive>
 8005998:	89ab      	ldrh	r3, [r5, #12]
 800599a:	065b      	lsls	r3, r3, #25
 800599c:	f53f af12 	bmi.w	80057c4 <_vfiprintf_r+0x4c>
 80059a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059a2:	e711      	b.n	80057c8 <_vfiprintf_r+0x50>
 80059a4:	ab03      	add	r3, sp, #12
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	462a      	mov	r2, r5
 80059aa:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <_vfiprintf_r+0x258>)
 80059ac:	a904      	add	r1, sp, #16
 80059ae:	4630      	mov	r0, r6
 80059b0:	f000 f880 	bl	8005ab4 <_printf_i>
 80059b4:	e7e4      	b.n	8005980 <_vfiprintf_r+0x208>
 80059b6:	bf00      	nop
 80059b8:	08006434 	.word	0x08006434
 80059bc:	08006454 	.word	0x08006454
 80059c0:	08006414 	.word	0x08006414
 80059c4:	08006474 	.word	0x08006474
 80059c8:	0800647e 	.word	0x0800647e
 80059cc:	00000000 	.word	0x00000000
 80059d0:	08005753 	.word	0x08005753
 80059d4:	0800647a 	.word	0x0800647a

080059d8 <_printf_common>:
 80059d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059dc:	4616      	mov	r6, r2
 80059de:	4699      	mov	r9, r3
 80059e0:	688a      	ldr	r2, [r1, #8]
 80059e2:	690b      	ldr	r3, [r1, #16]
 80059e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059e8:	4293      	cmp	r3, r2
 80059ea:	bfb8      	it	lt
 80059ec:	4613      	movlt	r3, r2
 80059ee:	6033      	str	r3, [r6, #0]
 80059f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059f4:	4607      	mov	r7, r0
 80059f6:	460c      	mov	r4, r1
 80059f8:	b10a      	cbz	r2, 80059fe <_printf_common+0x26>
 80059fa:	3301      	adds	r3, #1
 80059fc:	6033      	str	r3, [r6, #0]
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	0699      	lsls	r1, r3, #26
 8005a02:	bf42      	ittt	mi
 8005a04:	6833      	ldrmi	r3, [r6, #0]
 8005a06:	3302      	addmi	r3, #2
 8005a08:	6033      	strmi	r3, [r6, #0]
 8005a0a:	6825      	ldr	r5, [r4, #0]
 8005a0c:	f015 0506 	ands.w	r5, r5, #6
 8005a10:	d106      	bne.n	8005a20 <_printf_common+0x48>
 8005a12:	f104 0a19 	add.w	sl, r4, #25
 8005a16:	68e3      	ldr	r3, [r4, #12]
 8005a18:	6832      	ldr	r2, [r6, #0]
 8005a1a:	1a9b      	subs	r3, r3, r2
 8005a1c:	42ab      	cmp	r3, r5
 8005a1e:	dc26      	bgt.n	8005a6e <_printf_common+0x96>
 8005a20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a24:	1e13      	subs	r3, r2, #0
 8005a26:	6822      	ldr	r2, [r4, #0]
 8005a28:	bf18      	it	ne
 8005a2a:	2301      	movne	r3, #1
 8005a2c:	0692      	lsls	r2, r2, #26
 8005a2e:	d42b      	bmi.n	8005a88 <_printf_common+0xb0>
 8005a30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a34:	4649      	mov	r1, r9
 8005a36:	4638      	mov	r0, r7
 8005a38:	47c0      	blx	r8
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d01e      	beq.n	8005a7c <_printf_common+0xa4>
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	68e5      	ldr	r5, [r4, #12]
 8005a42:	6832      	ldr	r2, [r6, #0]
 8005a44:	f003 0306 	and.w	r3, r3, #6
 8005a48:	2b04      	cmp	r3, #4
 8005a4a:	bf08      	it	eq
 8005a4c:	1aad      	subeq	r5, r5, r2
 8005a4e:	68a3      	ldr	r3, [r4, #8]
 8005a50:	6922      	ldr	r2, [r4, #16]
 8005a52:	bf0c      	ite	eq
 8005a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a58:	2500      	movne	r5, #0
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	bfc4      	itt	gt
 8005a5e:	1a9b      	subgt	r3, r3, r2
 8005a60:	18ed      	addgt	r5, r5, r3
 8005a62:	2600      	movs	r6, #0
 8005a64:	341a      	adds	r4, #26
 8005a66:	42b5      	cmp	r5, r6
 8005a68:	d11a      	bne.n	8005aa0 <_printf_common+0xc8>
 8005a6a:	2000      	movs	r0, #0
 8005a6c:	e008      	b.n	8005a80 <_printf_common+0xa8>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	4652      	mov	r2, sl
 8005a72:	4649      	mov	r1, r9
 8005a74:	4638      	mov	r0, r7
 8005a76:	47c0      	blx	r8
 8005a78:	3001      	adds	r0, #1
 8005a7a:	d103      	bne.n	8005a84 <_printf_common+0xac>
 8005a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a84:	3501      	adds	r5, #1
 8005a86:	e7c6      	b.n	8005a16 <_printf_common+0x3e>
 8005a88:	18e1      	adds	r1, r4, r3
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	2030      	movs	r0, #48	; 0x30
 8005a8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a92:	4422      	add	r2, r4
 8005a94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a9c:	3302      	adds	r3, #2
 8005a9e:	e7c7      	b.n	8005a30 <_printf_common+0x58>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	4622      	mov	r2, r4
 8005aa4:	4649      	mov	r1, r9
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	47c0      	blx	r8
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d0e6      	beq.n	8005a7c <_printf_common+0xa4>
 8005aae:	3601      	adds	r6, #1
 8005ab0:	e7d9      	b.n	8005a66 <_printf_common+0x8e>
	...

08005ab4 <_printf_i>:
 8005ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab8:	7e0f      	ldrb	r7, [r1, #24]
 8005aba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005abc:	2f78      	cmp	r7, #120	; 0x78
 8005abe:	4691      	mov	r9, r2
 8005ac0:	4680      	mov	r8, r0
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	469a      	mov	sl, r3
 8005ac6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005aca:	d807      	bhi.n	8005adc <_printf_i+0x28>
 8005acc:	2f62      	cmp	r7, #98	; 0x62
 8005ace:	d80a      	bhi.n	8005ae6 <_printf_i+0x32>
 8005ad0:	2f00      	cmp	r7, #0
 8005ad2:	f000 80d8 	beq.w	8005c86 <_printf_i+0x1d2>
 8005ad6:	2f58      	cmp	r7, #88	; 0x58
 8005ad8:	f000 80a3 	beq.w	8005c22 <_printf_i+0x16e>
 8005adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ae0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ae4:	e03a      	b.n	8005b5c <_printf_i+0xa8>
 8005ae6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005aea:	2b15      	cmp	r3, #21
 8005aec:	d8f6      	bhi.n	8005adc <_printf_i+0x28>
 8005aee:	a101      	add	r1, pc, #4	; (adr r1, 8005af4 <_printf_i+0x40>)
 8005af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005af4:	08005b4d 	.word	0x08005b4d
 8005af8:	08005b61 	.word	0x08005b61
 8005afc:	08005add 	.word	0x08005add
 8005b00:	08005add 	.word	0x08005add
 8005b04:	08005add 	.word	0x08005add
 8005b08:	08005add 	.word	0x08005add
 8005b0c:	08005b61 	.word	0x08005b61
 8005b10:	08005add 	.word	0x08005add
 8005b14:	08005add 	.word	0x08005add
 8005b18:	08005add 	.word	0x08005add
 8005b1c:	08005add 	.word	0x08005add
 8005b20:	08005c6d 	.word	0x08005c6d
 8005b24:	08005b91 	.word	0x08005b91
 8005b28:	08005c4f 	.word	0x08005c4f
 8005b2c:	08005add 	.word	0x08005add
 8005b30:	08005add 	.word	0x08005add
 8005b34:	08005c8f 	.word	0x08005c8f
 8005b38:	08005add 	.word	0x08005add
 8005b3c:	08005b91 	.word	0x08005b91
 8005b40:	08005add 	.word	0x08005add
 8005b44:	08005add 	.word	0x08005add
 8005b48:	08005c57 	.word	0x08005c57
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	1d1a      	adds	r2, r3, #4
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	602a      	str	r2, [r5, #0]
 8005b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e0a3      	b.n	8005ca8 <_printf_i+0x1f4>
 8005b60:	6820      	ldr	r0, [r4, #0]
 8005b62:	6829      	ldr	r1, [r5, #0]
 8005b64:	0606      	lsls	r6, r0, #24
 8005b66:	f101 0304 	add.w	r3, r1, #4
 8005b6a:	d50a      	bpl.n	8005b82 <_printf_i+0xce>
 8005b6c:	680e      	ldr	r6, [r1, #0]
 8005b6e:	602b      	str	r3, [r5, #0]
 8005b70:	2e00      	cmp	r6, #0
 8005b72:	da03      	bge.n	8005b7c <_printf_i+0xc8>
 8005b74:	232d      	movs	r3, #45	; 0x2d
 8005b76:	4276      	negs	r6, r6
 8005b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b7c:	485e      	ldr	r0, [pc, #376]	; (8005cf8 <_printf_i+0x244>)
 8005b7e:	230a      	movs	r3, #10
 8005b80:	e019      	b.n	8005bb6 <_printf_i+0x102>
 8005b82:	680e      	ldr	r6, [r1, #0]
 8005b84:	602b      	str	r3, [r5, #0]
 8005b86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b8a:	bf18      	it	ne
 8005b8c:	b236      	sxthne	r6, r6
 8005b8e:	e7ef      	b.n	8005b70 <_printf_i+0xbc>
 8005b90:	682b      	ldr	r3, [r5, #0]
 8005b92:	6820      	ldr	r0, [r4, #0]
 8005b94:	1d19      	adds	r1, r3, #4
 8005b96:	6029      	str	r1, [r5, #0]
 8005b98:	0601      	lsls	r1, r0, #24
 8005b9a:	d501      	bpl.n	8005ba0 <_printf_i+0xec>
 8005b9c:	681e      	ldr	r6, [r3, #0]
 8005b9e:	e002      	b.n	8005ba6 <_printf_i+0xf2>
 8005ba0:	0646      	lsls	r6, r0, #25
 8005ba2:	d5fb      	bpl.n	8005b9c <_printf_i+0xe8>
 8005ba4:	881e      	ldrh	r6, [r3, #0]
 8005ba6:	4854      	ldr	r0, [pc, #336]	; (8005cf8 <_printf_i+0x244>)
 8005ba8:	2f6f      	cmp	r7, #111	; 0x6f
 8005baa:	bf0c      	ite	eq
 8005bac:	2308      	moveq	r3, #8
 8005bae:	230a      	movne	r3, #10
 8005bb0:	2100      	movs	r1, #0
 8005bb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bb6:	6865      	ldr	r5, [r4, #4]
 8005bb8:	60a5      	str	r5, [r4, #8]
 8005bba:	2d00      	cmp	r5, #0
 8005bbc:	bfa2      	ittt	ge
 8005bbe:	6821      	ldrge	r1, [r4, #0]
 8005bc0:	f021 0104 	bicge.w	r1, r1, #4
 8005bc4:	6021      	strge	r1, [r4, #0]
 8005bc6:	b90e      	cbnz	r6, 8005bcc <_printf_i+0x118>
 8005bc8:	2d00      	cmp	r5, #0
 8005bca:	d04d      	beq.n	8005c68 <_printf_i+0x1b4>
 8005bcc:	4615      	mov	r5, r2
 8005bce:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bd2:	fb03 6711 	mls	r7, r3, r1, r6
 8005bd6:	5dc7      	ldrb	r7, [r0, r7]
 8005bd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bdc:	4637      	mov	r7, r6
 8005bde:	42bb      	cmp	r3, r7
 8005be0:	460e      	mov	r6, r1
 8005be2:	d9f4      	bls.n	8005bce <_printf_i+0x11a>
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d10b      	bne.n	8005c00 <_printf_i+0x14c>
 8005be8:	6823      	ldr	r3, [r4, #0]
 8005bea:	07de      	lsls	r6, r3, #31
 8005bec:	d508      	bpl.n	8005c00 <_printf_i+0x14c>
 8005bee:	6923      	ldr	r3, [r4, #16]
 8005bf0:	6861      	ldr	r1, [r4, #4]
 8005bf2:	4299      	cmp	r1, r3
 8005bf4:	bfde      	ittt	le
 8005bf6:	2330      	movle	r3, #48	; 0x30
 8005bf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c00:	1b52      	subs	r2, r2, r5
 8005c02:	6122      	str	r2, [r4, #16]
 8005c04:	f8cd a000 	str.w	sl, [sp]
 8005c08:	464b      	mov	r3, r9
 8005c0a:	aa03      	add	r2, sp, #12
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4640      	mov	r0, r8
 8005c10:	f7ff fee2 	bl	80059d8 <_printf_common>
 8005c14:	3001      	adds	r0, #1
 8005c16:	d14c      	bne.n	8005cb2 <_printf_i+0x1fe>
 8005c18:	f04f 30ff 	mov.w	r0, #4294967295
 8005c1c:	b004      	add	sp, #16
 8005c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c22:	4835      	ldr	r0, [pc, #212]	; (8005cf8 <_printf_i+0x244>)
 8005c24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c28:	6829      	ldr	r1, [r5, #0]
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c30:	6029      	str	r1, [r5, #0]
 8005c32:	061d      	lsls	r5, r3, #24
 8005c34:	d514      	bpl.n	8005c60 <_printf_i+0x1ac>
 8005c36:	07df      	lsls	r7, r3, #31
 8005c38:	bf44      	itt	mi
 8005c3a:	f043 0320 	orrmi.w	r3, r3, #32
 8005c3e:	6023      	strmi	r3, [r4, #0]
 8005c40:	b91e      	cbnz	r6, 8005c4a <_printf_i+0x196>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	f023 0320 	bic.w	r3, r3, #32
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	2310      	movs	r3, #16
 8005c4c:	e7b0      	b.n	8005bb0 <_printf_i+0xfc>
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	f043 0320 	orr.w	r3, r3, #32
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	2378      	movs	r3, #120	; 0x78
 8005c58:	4828      	ldr	r0, [pc, #160]	; (8005cfc <_printf_i+0x248>)
 8005c5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c5e:	e7e3      	b.n	8005c28 <_printf_i+0x174>
 8005c60:	0659      	lsls	r1, r3, #25
 8005c62:	bf48      	it	mi
 8005c64:	b2b6      	uxthmi	r6, r6
 8005c66:	e7e6      	b.n	8005c36 <_printf_i+0x182>
 8005c68:	4615      	mov	r5, r2
 8005c6a:	e7bb      	b.n	8005be4 <_printf_i+0x130>
 8005c6c:	682b      	ldr	r3, [r5, #0]
 8005c6e:	6826      	ldr	r6, [r4, #0]
 8005c70:	6961      	ldr	r1, [r4, #20]
 8005c72:	1d18      	adds	r0, r3, #4
 8005c74:	6028      	str	r0, [r5, #0]
 8005c76:	0635      	lsls	r5, r6, #24
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	d501      	bpl.n	8005c80 <_printf_i+0x1cc>
 8005c7c:	6019      	str	r1, [r3, #0]
 8005c7e:	e002      	b.n	8005c86 <_printf_i+0x1d2>
 8005c80:	0670      	lsls	r0, r6, #25
 8005c82:	d5fb      	bpl.n	8005c7c <_printf_i+0x1c8>
 8005c84:	8019      	strh	r1, [r3, #0]
 8005c86:	2300      	movs	r3, #0
 8005c88:	6123      	str	r3, [r4, #16]
 8005c8a:	4615      	mov	r5, r2
 8005c8c:	e7ba      	b.n	8005c04 <_printf_i+0x150>
 8005c8e:	682b      	ldr	r3, [r5, #0]
 8005c90:	1d1a      	adds	r2, r3, #4
 8005c92:	602a      	str	r2, [r5, #0]
 8005c94:	681d      	ldr	r5, [r3, #0]
 8005c96:	6862      	ldr	r2, [r4, #4]
 8005c98:	2100      	movs	r1, #0
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	f7fa fa70 	bl	8000180 <memchr>
 8005ca0:	b108      	cbz	r0, 8005ca6 <_printf_i+0x1f2>
 8005ca2:	1b40      	subs	r0, r0, r5
 8005ca4:	6060      	str	r0, [r4, #4]
 8005ca6:	6863      	ldr	r3, [r4, #4]
 8005ca8:	6123      	str	r3, [r4, #16]
 8005caa:	2300      	movs	r3, #0
 8005cac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cb0:	e7a8      	b.n	8005c04 <_printf_i+0x150>
 8005cb2:	6923      	ldr	r3, [r4, #16]
 8005cb4:	462a      	mov	r2, r5
 8005cb6:	4649      	mov	r1, r9
 8005cb8:	4640      	mov	r0, r8
 8005cba:	47d0      	blx	sl
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d0ab      	beq.n	8005c18 <_printf_i+0x164>
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	079b      	lsls	r3, r3, #30
 8005cc4:	d413      	bmi.n	8005cee <_printf_i+0x23a>
 8005cc6:	68e0      	ldr	r0, [r4, #12]
 8005cc8:	9b03      	ldr	r3, [sp, #12]
 8005cca:	4298      	cmp	r0, r3
 8005ccc:	bfb8      	it	lt
 8005cce:	4618      	movlt	r0, r3
 8005cd0:	e7a4      	b.n	8005c1c <_printf_i+0x168>
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	4632      	mov	r2, r6
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	4640      	mov	r0, r8
 8005cda:	47d0      	blx	sl
 8005cdc:	3001      	adds	r0, #1
 8005cde:	d09b      	beq.n	8005c18 <_printf_i+0x164>
 8005ce0:	3501      	adds	r5, #1
 8005ce2:	68e3      	ldr	r3, [r4, #12]
 8005ce4:	9903      	ldr	r1, [sp, #12]
 8005ce6:	1a5b      	subs	r3, r3, r1
 8005ce8:	42ab      	cmp	r3, r5
 8005cea:	dcf2      	bgt.n	8005cd2 <_printf_i+0x21e>
 8005cec:	e7eb      	b.n	8005cc6 <_printf_i+0x212>
 8005cee:	2500      	movs	r5, #0
 8005cf0:	f104 0619 	add.w	r6, r4, #25
 8005cf4:	e7f5      	b.n	8005ce2 <_printf_i+0x22e>
 8005cf6:	bf00      	nop
 8005cf8:	08006485 	.word	0x08006485
 8005cfc:	08006496 	.word	0x08006496

08005d00 <_sbrk_r>:
 8005d00:	b538      	push	{r3, r4, r5, lr}
 8005d02:	4d06      	ldr	r5, [pc, #24]	; (8005d1c <_sbrk_r+0x1c>)
 8005d04:	2300      	movs	r3, #0
 8005d06:	4604      	mov	r4, r0
 8005d08:	4608      	mov	r0, r1
 8005d0a:	602b      	str	r3, [r5, #0]
 8005d0c:	f7fb faf8 	bl	8001300 <_sbrk>
 8005d10:	1c43      	adds	r3, r0, #1
 8005d12:	d102      	bne.n	8005d1a <_sbrk_r+0x1a>
 8005d14:	682b      	ldr	r3, [r5, #0]
 8005d16:	b103      	cbz	r3, 8005d1a <_sbrk_r+0x1a>
 8005d18:	6023      	str	r3, [r4, #0]
 8005d1a:	bd38      	pop	{r3, r4, r5, pc}
 8005d1c:	20000498 	.word	0x20000498

08005d20 <__sread>:
 8005d20:	b510      	push	{r4, lr}
 8005d22:	460c      	mov	r4, r1
 8005d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d28:	f000 fab2 	bl	8006290 <_read_r>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	bfab      	itete	ge
 8005d30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d32:	89a3      	ldrhlt	r3, [r4, #12]
 8005d34:	181b      	addge	r3, r3, r0
 8005d36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d3a:	bfac      	ite	ge
 8005d3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d3e:	81a3      	strhlt	r3, [r4, #12]
 8005d40:	bd10      	pop	{r4, pc}

08005d42 <__swrite>:
 8005d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d46:	461f      	mov	r7, r3
 8005d48:	898b      	ldrh	r3, [r1, #12]
 8005d4a:	05db      	lsls	r3, r3, #23
 8005d4c:	4605      	mov	r5, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	4616      	mov	r6, r2
 8005d52:	d505      	bpl.n	8005d60 <__swrite+0x1e>
 8005d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d58:	2302      	movs	r3, #2
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f000 f9c8 	bl	80060f0 <_lseek_r>
 8005d60:	89a3      	ldrh	r3, [r4, #12]
 8005d62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d6a:	81a3      	strh	r3, [r4, #12]
 8005d6c:	4632      	mov	r2, r6
 8005d6e:	463b      	mov	r3, r7
 8005d70:	4628      	mov	r0, r5
 8005d72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d76:	f000 b869 	b.w	8005e4c <_write_r>

08005d7a <__sseek>:
 8005d7a:	b510      	push	{r4, lr}
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d82:	f000 f9b5 	bl	80060f0 <_lseek_r>
 8005d86:	1c43      	adds	r3, r0, #1
 8005d88:	89a3      	ldrh	r3, [r4, #12]
 8005d8a:	bf15      	itete	ne
 8005d8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d96:	81a3      	strheq	r3, [r4, #12]
 8005d98:	bf18      	it	ne
 8005d9a:	81a3      	strhne	r3, [r4, #12]
 8005d9c:	bd10      	pop	{r4, pc}

08005d9e <__sclose>:
 8005d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da2:	f000 b8d3 	b.w	8005f4c <_close_r>
	...

08005da8 <__swbuf_r>:
 8005da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005daa:	460e      	mov	r6, r1
 8005dac:	4614      	mov	r4, r2
 8005dae:	4605      	mov	r5, r0
 8005db0:	b118      	cbz	r0, 8005dba <__swbuf_r+0x12>
 8005db2:	6983      	ldr	r3, [r0, #24]
 8005db4:	b90b      	cbnz	r3, 8005dba <__swbuf_r+0x12>
 8005db6:	f7ff fb81 	bl	80054bc <__sinit>
 8005dba:	4b21      	ldr	r3, [pc, #132]	; (8005e40 <__swbuf_r+0x98>)
 8005dbc:	429c      	cmp	r4, r3
 8005dbe:	d12b      	bne.n	8005e18 <__swbuf_r+0x70>
 8005dc0:	686c      	ldr	r4, [r5, #4]
 8005dc2:	69a3      	ldr	r3, [r4, #24]
 8005dc4:	60a3      	str	r3, [r4, #8]
 8005dc6:	89a3      	ldrh	r3, [r4, #12]
 8005dc8:	071a      	lsls	r2, r3, #28
 8005dca:	d52f      	bpl.n	8005e2c <__swbuf_r+0x84>
 8005dcc:	6923      	ldr	r3, [r4, #16]
 8005dce:	b36b      	cbz	r3, 8005e2c <__swbuf_r+0x84>
 8005dd0:	6923      	ldr	r3, [r4, #16]
 8005dd2:	6820      	ldr	r0, [r4, #0]
 8005dd4:	1ac0      	subs	r0, r0, r3
 8005dd6:	6963      	ldr	r3, [r4, #20]
 8005dd8:	b2f6      	uxtb	r6, r6
 8005dda:	4283      	cmp	r3, r0
 8005ddc:	4637      	mov	r7, r6
 8005dde:	dc04      	bgt.n	8005dea <__swbuf_r+0x42>
 8005de0:	4621      	mov	r1, r4
 8005de2:	4628      	mov	r0, r5
 8005de4:	f000 f948 	bl	8006078 <_fflush_r>
 8005de8:	bb30      	cbnz	r0, 8005e38 <__swbuf_r+0x90>
 8005dea:	68a3      	ldr	r3, [r4, #8]
 8005dec:	3b01      	subs	r3, #1
 8005dee:	60a3      	str	r3, [r4, #8]
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	6022      	str	r2, [r4, #0]
 8005df6:	701e      	strb	r6, [r3, #0]
 8005df8:	6963      	ldr	r3, [r4, #20]
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	4283      	cmp	r3, r0
 8005dfe:	d004      	beq.n	8005e0a <__swbuf_r+0x62>
 8005e00:	89a3      	ldrh	r3, [r4, #12]
 8005e02:	07db      	lsls	r3, r3, #31
 8005e04:	d506      	bpl.n	8005e14 <__swbuf_r+0x6c>
 8005e06:	2e0a      	cmp	r6, #10
 8005e08:	d104      	bne.n	8005e14 <__swbuf_r+0x6c>
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	f000 f933 	bl	8006078 <_fflush_r>
 8005e12:	b988      	cbnz	r0, 8005e38 <__swbuf_r+0x90>
 8005e14:	4638      	mov	r0, r7
 8005e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e18:	4b0a      	ldr	r3, [pc, #40]	; (8005e44 <__swbuf_r+0x9c>)
 8005e1a:	429c      	cmp	r4, r3
 8005e1c:	d101      	bne.n	8005e22 <__swbuf_r+0x7a>
 8005e1e:	68ac      	ldr	r4, [r5, #8]
 8005e20:	e7cf      	b.n	8005dc2 <__swbuf_r+0x1a>
 8005e22:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <__swbuf_r+0xa0>)
 8005e24:	429c      	cmp	r4, r3
 8005e26:	bf08      	it	eq
 8005e28:	68ec      	ldreq	r4, [r5, #12]
 8005e2a:	e7ca      	b.n	8005dc2 <__swbuf_r+0x1a>
 8005e2c:	4621      	mov	r1, r4
 8005e2e:	4628      	mov	r0, r5
 8005e30:	f000 f81e 	bl	8005e70 <__swsetup_r>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d0cb      	beq.n	8005dd0 <__swbuf_r+0x28>
 8005e38:	f04f 37ff 	mov.w	r7, #4294967295
 8005e3c:	e7ea      	b.n	8005e14 <__swbuf_r+0x6c>
 8005e3e:	bf00      	nop
 8005e40:	08006434 	.word	0x08006434
 8005e44:	08006454 	.word	0x08006454
 8005e48:	08006414 	.word	0x08006414

08005e4c <_write_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4d07      	ldr	r5, [pc, #28]	; (8005e6c <_write_r+0x20>)
 8005e50:	4604      	mov	r4, r0
 8005e52:	4608      	mov	r0, r1
 8005e54:	4611      	mov	r1, r2
 8005e56:	2200      	movs	r2, #0
 8005e58:	602a      	str	r2, [r5, #0]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	f7fb f9ff 	bl	800125e <_write>
 8005e60:	1c43      	adds	r3, r0, #1
 8005e62:	d102      	bne.n	8005e6a <_write_r+0x1e>
 8005e64:	682b      	ldr	r3, [r5, #0]
 8005e66:	b103      	cbz	r3, 8005e6a <_write_r+0x1e>
 8005e68:	6023      	str	r3, [r4, #0]
 8005e6a:	bd38      	pop	{r3, r4, r5, pc}
 8005e6c:	20000498 	.word	0x20000498

08005e70 <__swsetup_r>:
 8005e70:	4b32      	ldr	r3, [pc, #200]	; (8005f3c <__swsetup_r+0xcc>)
 8005e72:	b570      	push	{r4, r5, r6, lr}
 8005e74:	681d      	ldr	r5, [r3, #0]
 8005e76:	4606      	mov	r6, r0
 8005e78:	460c      	mov	r4, r1
 8005e7a:	b125      	cbz	r5, 8005e86 <__swsetup_r+0x16>
 8005e7c:	69ab      	ldr	r3, [r5, #24]
 8005e7e:	b913      	cbnz	r3, 8005e86 <__swsetup_r+0x16>
 8005e80:	4628      	mov	r0, r5
 8005e82:	f7ff fb1b 	bl	80054bc <__sinit>
 8005e86:	4b2e      	ldr	r3, [pc, #184]	; (8005f40 <__swsetup_r+0xd0>)
 8005e88:	429c      	cmp	r4, r3
 8005e8a:	d10f      	bne.n	8005eac <__swsetup_r+0x3c>
 8005e8c:	686c      	ldr	r4, [r5, #4]
 8005e8e:	89a3      	ldrh	r3, [r4, #12]
 8005e90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e94:	0719      	lsls	r1, r3, #28
 8005e96:	d42c      	bmi.n	8005ef2 <__swsetup_r+0x82>
 8005e98:	06dd      	lsls	r5, r3, #27
 8005e9a:	d411      	bmi.n	8005ec0 <__swsetup_r+0x50>
 8005e9c:	2309      	movs	r3, #9
 8005e9e:	6033      	str	r3, [r6, #0]
 8005ea0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005ea4:	81a3      	strh	r3, [r4, #12]
 8005ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eaa:	e03e      	b.n	8005f2a <__swsetup_r+0xba>
 8005eac:	4b25      	ldr	r3, [pc, #148]	; (8005f44 <__swsetup_r+0xd4>)
 8005eae:	429c      	cmp	r4, r3
 8005eb0:	d101      	bne.n	8005eb6 <__swsetup_r+0x46>
 8005eb2:	68ac      	ldr	r4, [r5, #8]
 8005eb4:	e7eb      	b.n	8005e8e <__swsetup_r+0x1e>
 8005eb6:	4b24      	ldr	r3, [pc, #144]	; (8005f48 <__swsetup_r+0xd8>)
 8005eb8:	429c      	cmp	r4, r3
 8005eba:	bf08      	it	eq
 8005ebc:	68ec      	ldreq	r4, [r5, #12]
 8005ebe:	e7e6      	b.n	8005e8e <__swsetup_r+0x1e>
 8005ec0:	0758      	lsls	r0, r3, #29
 8005ec2:	d512      	bpl.n	8005eea <__swsetup_r+0x7a>
 8005ec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ec6:	b141      	cbz	r1, 8005eda <__swsetup_r+0x6a>
 8005ec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ecc:	4299      	cmp	r1, r3
 8005ece:	d002      	beq.n	8005ed6 <__swsetup_r+0x66>
 8005ed0:	4630      	mov	r0, r6
 8005ed2:	f000 f991 	bl	80061f8 <_free_r>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	6363      	str	r3, [r4, #52]	; 0x34
 8005eda:	89a3      	ldrh	r3, [r4, #12]
 8005edc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	6063      	str	r3, [r4, #4]
 8005ee6:	6923      	ldr	r3, [r4, #16]
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	89a3      	ldrh	r3, [r4, #12]
 8005eec:	f043 0308 	orr.w	r3, r3, #8
 8005ef0:	81a3      	strh	r3, [r4, #12]
 8005ef2:	6923      	ldr	r3, [r4, #16]
 8005ef4:	b94b      	cbnz	r3, 8005f0a <__swsetup_r+0x9a>
 8005ef6:	89a3      	ldrh	r3, [r4, #12]
 8005ef8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005efc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f00:	d003      	beq.n	8005f0a <__swsetup_r+0x9a>
 8005f02:	4621      	mov	r1, r4
 8005f04:	4630      	mov	r0, r6
 8005f06:	f000 f92b 	bl	8006160 <__smakebuf_r>
 8005f0a:	89a0      	ldrh	r0, [r4, #12]
 8005f0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f10:	f010 0301 	ands.w	r3, r0, #1
 8005f14:	d00a      	beq.n	8005f2c <__swsetup_r+0xbc>
 8005f16:	2300      	movs	r3, #0
 8005f18:	60a3      	str	r3, [r4, #8]
 8005f1a:	6963      	ldr	r3, [r4, #20]
 8005f1c:	425b      	negs	r3, r3
 8005f1e:	61a3      	str	r3, [r4, #24]
 8005f20:	6923      	ldr	r3, [r4, #16]
 8005f22:	b943      	cbnz	r3, 8005f36 <__swsetup_r+0xc6>
 8005f24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f28:	d1ba      	bne.n	8005ea0 <__swsetup_r+0x30>
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
 8005f2c:	0781      	lsls	r1, r0, #30
 8005f2e:	bf58      	it	pl
 8005f30:	6963      	ldrpl	r3, [r4, #20]
 8005f32:	60a3      	str	r3, [r4, #8]
 8005f34:	e7f4      	b.n	8005f20 <__swsetup_r+0xb0>
 8005f36:	2000      	movs	r0, #0
 8005f38:	e7f7      	b.n	8005f2a <__swsetup_r+0xba>
 8005f3a:	bf00      	nop
 8005f3c:	20000014 	.word	0x20000014
 8005f40:	08006434 	.word	0x08006434
 8005f44:	08006454 	.word	0x08006454
 8005f48:	08006414 	.word	0x08006414

08005f4c <_close_r>:
 8005f4c:	b538      	push	{r3, r4, r5, lr}
 8005f4e:	4d06      	ldr	r5, [pc, #24]	; (8005f68 <_close_r+0x1c>)
 8005f50:	2300      	movs	r3, #0
 8005f52:	4604      	mov	r4, r0
 8005f54:	4608      	mov	r0, r1
 8005f56:	602b      	str	r3, [r5, #0]
 8005f58:	f7fb f99d 	bl	8001296 <_close>
 8005f5c:	1c43      	adds	r3, r0, #1
 8005f5e:	d102      	bne.n	8005f66 <_close_r+0x1a>
 8005f60:	682b      	ldr	r3, [r5, #0]
 8005f62:	b103      	cbz	r3, 8005f66 <_close_r+0x1a>
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	20000498 	.word	0x20000498

08005f6c <__sflush_r>:
 8005f6c:	898a      	ldrh	r2, [r1, #12]
 8005f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f72:	4605      	mov	r5, r0
 8005f74:	0710      	lsls	r0, r2, #28
 8005f76:	460c      	mov	r4, r1
 8005f78:	d458      	bmi.n	800602c <__sflush_r+0xc0>
 8005f7a:	684b      	ldr	r3, [r1, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	dc05      	bgt.n	8005f8c <__sflush_r+0x20>
 8005f80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	dc02      	bgt.n	8005f8c <__sflush_r+0x20>
 8005f86:	2000      	movs	r0, #0
 8005f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f8e:	2e00      	cmp	r6, #0
 8005f90:	d0f9      	beq.n	8005f86 <__sflush_r+0x1a>
 8005f92:	2300      	movs	r3, #0
 8005f94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f98:	682f      	ldr	r7, [r5, #0]
 8005f9a:	602b      	str	r3, [r5, #0]
 8005f9c:	d032      	beq.n	8006004 <__sflush_r+0x98>
 8005f9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005fa0:	89a3      	ldrh	r3, [r4, #12]
 8005fa2:	075a      	lsls	r2, r3, #29
 8005fa4:	d505      	bpl.n	8005fb2 <__sflush_r+0x46>
 8005fa6:	6863      	ldr	r3, [r4, #4]
 8005fa8:	1ac0      	subs	r0, r0, r3
 8005faa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005fac:	b10b      	cbz	r3, 8005fb2 <__sflush_r+0x46>
 8005fae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fb0:	1ac0      	subs	r0, r0, r3
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fb8:	6a21      	ldr	r1, [r4, #32]
 8005fba:	4628      	mov	r0, r5
 8005fbc:	47b0      	blx	r6
 8005fbe:	1c43      	adds	r3, r0, #1
 8005fc0:	89a3      	ldrh	r3, [r4, #12]
 8005fc2:	d106      	bne.n	8005fd2 <__sflush_r+0x66>
 8005fc4:	6829      	ldr	r1, [r5, #0]
 8005fc6:	291d      	cmp	r1, #29
 8005fc8:	d82c      	bhi.n	8006024 <__sflush_r+0xb8>
 8005fca:	4a2a      	ldr	r2, [pc, #168]	; (8006074 <__sflush_r+0x108>)
 8005fcc:	40ca      	lsrs	r2, r1
 8005fce:	07d6      	lsls	r6, r2, #31
 8005fd0:	d528      	bpl.n	8006024 <__sflush_r+0xb8>
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	6062      	str	r2, [r4, #4]
 8005fd6:	04d9      	lsls	r1, r3, #19
 8005fd8:	6922      	ldr	r2, [r4, #16]
 8005fda:	6022      	str	r2, [r4, #0]
 8005fdc:	d504      	bpl.n	8005fe8 <__sflush_r+0x7c>
 8005fde:	1c42      	adds	r2, r0, #1
 8005fe0:	d101      	bne.n	8005fe6 <__sflush_r+0x7a>
 8005fe2:	682b      	ldr	r3, [r5, #0]
 8005fe4:	b903      	cbnz	r3, 8005fe8 <__sflush_r+0x7c>
 8005fe6:	6560      	str	r0, [r4, #84]	; 0x54
 8005fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fea:	602f      	str	r7, [r5, #0]
 8005fec:	2900      	cmp	r1, #0
 8005fee:	d0ca      	beq.n	8005f86 <__sflush_r+0x1a>
 8005ff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ff4:	4299      	cmp	r1, r3
 8005ff6:	d002      	beq.n	8005ffe <__sflush_r+0x92>
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	f000 f8fd 	bl	80061f8 <_free_r>
 8005ffe:	2000      	movs	r0, #0
 8006000:	6360      	str	r0, [r4, #52]	; 0x34
 8006002:	e7c1      	b.n	8005f88 <__sflush_r+0x1c>
 8006004:	6a21      	ldr	r1, [r4, #32]
 8006006:	2301      	movs	r3, #1
 8006008:	4628      	mov	r0, r5
 800600a:	47b0      	blx	r6
 800600c:	1c41      	adds	r1, r0, #1
 800600e:	d1c7      	bne.n	8005fa0 <__sflush_r+0x34>
 8006010:	682b      	ldr	r3, [r5, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0c4      	beq.n	8005fa0 <__sflush_r+0x34>
 8006016:	2b1d      	cmp	r3, #29
 8006018:	d001      	beq.n	800601e <__sflush_r+0xb2>
 800601a:	2b16      	cmp	r3, #22
 800601c:	d101      	bne.n	8006022 <__sflush_r+0xb6>
 800601e:	602f      	str	r7, [r5, #0]
 8006020:	e7b1      	b.n	8005f86 <__sflush_r+0x1a>
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006028:	81a3      	strh	r3, [r4, #12]
 800602a:	e7ad      	b.n	8005f88 <__sflush_r+0x1c>
 800602c:	690f      	ldr	r7, [r1, #16]
 800602e:	2f00      	cmp	r7, #0
 8006030:	d0a9      	beq.n	8005f86 <__sflush_r+0x1a>
 8006032:	0793      	lsls	r3, r2, #30
 8006034:	680e      	ldr	r6, [r1, #0]
 8006036:	bf08      	it	eq
 8006038:	694b      	ldreq	r3, [r1, #20]
 800603a:	600f      	str	r7, [r1, #0]
 800603c:	bf18      	it	ne
 800603e:	2300      	movne	r3, #0
 8006040:	eba6 0807 	sub.w	r8, r6, r7
 8006044:	608b      	str	r3, [r1, #8]
 8006046:	f1b8 0f00 	cmp.w	r8, #0
 800604a:	dd9c      	ble.n	8005f86 <__sflush_r+0x1a>
 800604c:	6a21      	ldr	r1, [r4, #32]
 800604e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006050:	4643      	mov	r3, r8
 8006052:	463a      	mov	r2, r7
 8006054:	4628      	mov	r0, r5
 8006056:	47b0      	blx	r6
 8006058:	2800      	cmp	r0, #0
 800605a:	dc06      	bgt.n	800606a <__sflush_r+0xfe>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006062:	81a3      	strh	r3, [r4, #12]
 8006064:	f04f 30ff 	mov.w	r0, #4294967295
 8006068:	e78e      	b.n	8005f88 <__sflush_r+0x1c>
 800606a:	4407      	add	r7, r0
 800606c:	eba8 0800 	sub.w	r8, r8, r0
 8006070:	e7e9      	b.n	8006046 <__sflush_r+0xda>
 8006072:	bf00      	nop
 8006074:	20400001 	.word	0x20400001

08006078 <_fflush_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	690b      	ldr	r3, [r1, #16]
 800607c:	4605      	mov	r5, r0
 800607e:	460c      	mov	r4, r1
 8006080:	b913      	cbnz	r3, 8006088 <_fflush_r+0x10>
 8006082:	2500      	movs	r5, #0
 8006084:	4628      	mov	r0, r5
 8006086:	bd38      	pop	{r3, r4, r5, pc}
 8006088:	b118      	cbz	r0, 8006092 <_fflush_r+0x1a>
 800608a:	6983      	ldr	r3, [r0, #24]
 800608c:	b90b      	cbnz	r3, 8006092 <_fflush_r+0x1a>
 800608e:	f7ff fa15 	bl	80054bc <__sinit>
 8006092:	4b14      	ldr	r3, [pc, #80]	; (80060e4 <_fflush_r+0x6c>)
 8006094:	429c      	cmp	r4, r3
 8006096:	d11b      	bne.n	80060d0 <_fflush_r+0x58>
 8006098:	686c      	ldr	r4, [r5, #4]
 800609a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d0ef      	beq.n	8006082 <_fflush_r+0xa>
 80060a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80060a4:	07d0      	lsls	r0, r2, #31
 80060a6:	d404      	bmi.n	80060b2 <_fflush_r+0x3a>
 80060a8:	0599      	lsls	r1, r3, #22
 80060aa:	d402      	bmi.n	80060b2 <_fflush_r+0x3a>
 80060ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060ae:	f7ff faa3 	bl	80055f8 <__retarget_lock_acquire_recursive>
 80060b2:	4628      	mov	r0, r5
 80060b4:	4621      	mov	r1, r4
 80060b6:	f7ff ff59 	bl	8005f6c <__sflush_r>
 80060ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060bc:	07da      	lsls	r2, r3, #31
 80060be:	4605      	mov	r5, r0
 80060c0:	d4e0      	bmi.n	8006084 <_fflush_r+0xc>
 80060c2:	89a3      	ldrh	r3, [r4, #12]
 80060c4:	059b      	lsls	r3, r3, #22
 80060c6:	d4dd      	bmi.n	8006084 <_fflush_r+0xc>
 80060c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060ca:	f7ff fa96 	bl	80055fa <__retarget_lock_release_recursive>
 80060ce:	e7d9      	b.n	8006084 <_fflush_r+0xc>
 80060d0:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <_fflush_r+0x70>)
 80060d2:	429c      	cmp	r4, r3
 80060d4:	d101      	bne.n	80060da <_fflush_r+0x62>
 80060d6:	68ac      	ldr	r4, [r5, #8]
 80060d8:	e7df      	b.n	800609a <_fflush_r+0x22>
 80060da:	4b04      	ldr	r3, [pc, #16]	; (80060ec <_fflush_r+0x74>)
 80060dc:	429c      	cmp	r4, r3
 80060de:	bf08      	it	eq
 80060e0:	68ec      	ldreq	r4, [r5, #12]
 80060e2:	e7da      	b.n	800609a <_fflush_r+0x22>
 80060e4:	08006434 	.word	0x08006434
 80060e8:	08006454 	.word	0x08006454
 80060ec:	08006414 	.word	0x08006414

080060f0 <_lseek_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	4d07      	ldr	r5, [pc, #28]	; (8006110 <_lseek_r+0x20>)
 80060f4:	4604      	mov	r4, r0
 80060f6:	4608      	mov	r0, r1
 80060f8:	4611      	mov	r1, r2
 80060fa:	2200      	movs	r2, #0
 80060fc:	602a      	str	r2, [r5, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	f7fb f8f0 	bl	80012e4 <_lseek>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d102      	bne.n	800610e <_lseek_r+0x1e>
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	b103      	cbz	r3, 800610e <_lseek_r+0x1e>
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	bd38      	pop	{r3, r4, r5, pc}
 8006110:	20000498 	.word	0x20000498

08006114 <__swhatbuf_r>:
 8006114:	b570      	push	{r4, r5, r6, lr}
 8006116:	460e      	mov	r6, r1
 8006118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800611c:	2900      	cmp	r1, #0
 800611e:	b096      	sub	sp, #88	; 0x58
 8006120:	4614      	mov	r4, r2
 8006122:	461d      	mov	r5, r3
 8006124:	da08      	bge.n	8006138 <__swhatbuf_r+0x24>
 8006126:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	602a      	str	r2, [r5, #0]
 800612e:	061a      	lsls	r2, r3, #24
 8006130:	d410      	bmi.n	8006154 <__swhatbuf_r+0x40>
 8006132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006136:	e00e      	b.n	8006156 <__swhatbuf_r+0x42>
 8006138:	466a      	mov	r2, sp
 800613a:	f000 f8bb 	bl	80062b4 <_fstat_r>
 800613e:	2800      	cmp	r0, #0
 8006140:	dbf1      	blt.n	8006126 <__swhatbuf_r+0x12>
 8006142:	9a01      	ldr	r2, [sp, #4]
 8006144:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006148:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800614c:	425a      	negs	r2, r3
 800614e:	415a      	adcs	r2, r3
 8006150:	602a      	str	r2, [r5, #0]
 8006152:	e7ee      	b.n	8006132 <__swhatbuf_r+0x1e>
 8006154:	2340      	movs	r3, #64	; 0x40
 8006156:	2000      	movs	r0, #0
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	b016      	add	sp, #88	; 0x58
 800615c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006160 <__smakebuf_r>:
 8006160:	898b      	ldrh	r3, [r1, #12]
 8006162:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006164:	079d      	lsls	r5, r3, #30
 8006166:	4606      	mov	r6, r0
 8006168:	460c      	mov	r4, r1
 800616a:	d507      	bpl.n	800617c <__smakebuf_r+0x1c>
 800616c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006170:	6023      	str	r3, [r4, #0]
 8006172:	6123      	str	r3, [r4, #16]
 8006174:	2301      	movs	r3, #1
 8006176:	6163      	str	r3, [r4, #20]
 8006178:	b002      	add	sp, #8
 800617a:	bd70      	pop	{r4, r5, r6, pc}
 800617c:	ab01      	add	r3, sp, #4
 800617e:	466a      	mov	r2, sp
 8006180:	f7ff ffc8 	bl	8006114 <__swhatbuf_r>
 8006184:	9900      	ldr	r1, [sp, #0]
 8006186:	4605      	mov	r5, r0
 8006188:	4630      	mov	r0, r6
 800618a:	f7ff fa57 	bl	800563c <_malloc_r>
 800618e:	b948      	cbnz	r0, 80061a4 <__smakebuf_r+0x44>
 8006190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006194:	059a      	lsls	r2, r3, #22
 8006196:	d4ef      	bmi.n	8006178 <__smakebuf_r+0x18>
 8006198:	f023 0303 	bic.w	r3, r3, #3
 800619c:	f043 0302 	orr.w	r3, r3, #2
 80061a0:	81a3      	strh	r3, [r4, #12]
 80061a2:	e7e3      	b.n	800616c <__smakebuf_r+0xc>
 80061a4:	4b0d      	ldr	r3, [pc, #52]	; (80061dc <__smakebuf_r+0x7c>)
 80061a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80061a8:	89a3      	ldrh	r3, [r4, #12]
 80061aa:	6020      	str	r0, [r4, #0]
 80061ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061b0:	81a3      	strh	r3, [r4, #12]
 80061b2:	9b00      	ldr	r3, [sp, #0]
 80061b4:	6163      	str	r3, [r4, #20]
 80061b6:	9b01      	ldr	r3, [sp, #4]
 80061b8:	6120      	str	r0, [r4, #16]
 80061ba:	b15b      	cbz	r3, 80061d4 <__smakebuf_r+0x74>
 80061bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061c0:	4630      	mov	r0, r6
 80061c2:	f000 f889 	bl	80062d8 <_isatty_r>
 80061c6:	b128      	cbz	r0, 80061d4 <__smakebuf_r+0x74>
 80061c8:	89a3      	ldrh	r3, [r4, #12]
 80061ca:	f023 0303 	bic.w	r3, r3, #3
 80061ce:	f043 0301 	orr.w	r3, r3, #1
 80061d2:	81a3      	strh	r3, [r4, #12]
 80061d4:	89a0      	ldrh	r0, [r4, #12]
 80061d6:	4305      	orrs	r5, r0
 80061d8:	81a5      	strh	r5, [r4, #12]
 80061da:	e7cd      	b.n	8006178 <__smakebuf_r+0x18>
 80061dc:	08005455 	.word	0x08005455

080061e0 <__malloc_lock>:
 80061e0:	4801      	ldr	r0, [pc, #4]	; (80061e8 <__malloc_lock+0x8>)
 80061e2:	f7ff ba09 	b.w	80055f8 <__retarget_lock_acquire_recursive>
 80061e6:	bf00      	nop
 80061e8:	2000048c 	.word	0x2000048c

080061ec <__malloc_unlock>:
 80061ec:	4801      	ldr	r0, [pc, #4]	; (80061f4 <__malloc_unlock+0x8>)
 80061ee:	f7ff ba04 	b.w	80055fa <__retarget_lock_release_recursive>
 80061f2:	bf00      	nop
 80061f4:	2000048c 	.word	0x2000048c

080061f8 <_free_r>:
 80061f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061fa:	2900      	cmp	r1, #0
 80061fc:	d044      	beq.n	8006288 <_free_r+0x90>
 80061fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006202:	9001      	str	r0, [sp, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	f1a1 0404 	sub.w	r4, r1, #4
 800620a:	bfb8      	it	lt
 800620c:	18e4      	addlt	r4, r4, r3
 800620e:	f7ff ffe7 	bl	80061e0 <__malloc_lock>
 8006212:	4a1e      	ldr	r2, [pc, #120]	; (800628c <_free_r+0x94>)
 8006214:	9801      	ldr	r0, [sp, #4]
 8006216:	6813      	ldr	r3, [r2, #0]
 8006218:	b933      	cbnz	r3, 8006228 <_free_r+0x30>
 800621a:	6063      	str	r3, [r4, #4]
 800621c:	6014      	str	r4, [r2, #0]
 800621e:	b003      	add	sp, #12
 8006220:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006224:	f7ff bfe2 	b.w	80061ec <__malloc_unlock>
 8006228:	42a3      	cmp	r3, r4
 800622a:	d908      	bls.n	800623e <_free_r+0x46>
 800622c:	6825      	ldr	r5, [r4, #0]
 800622e:	1961      	adds	r1, r4, r5
 8006230:	428b      	cmp	r3, r1
 8006232:	bf01      	itttt	eq
 8006234:	6819      	ldreq	r1, [r3, #0]
 8006236:	685b      	ldreq	r3, [r3, #4]
 8006238:	1949      	addeq	r1, r1, r5
 800623a:	6021      	streq	r1, [r4, #0]
 800623c:	e7ed      	b.n	800621a <_free_r+0x22>
 800623e:	461a      	mov	r2, r3
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	b10b      	cbz	r3, 8006248 <_free_r+0x50>
 8006244:	42a3      	cmp	r3, r4
 8006246:	d9fa      	bls.n	800623e <_free_r+0x46>
 8006248:	6811      	ldr	r1, [r2, #0]
 800624a:	1855      	adds	r5, r2, r1
 800624c:	42a5      	cmp	r5, r4
 800624e:	d10b      	bne.n	8006268 <_free_r+0x70>
 8006250:	6824      	ldr	r4, [r4, #0]
 8006252:	4421      	add	r1, r4
 8006254:	1854      	adds	r4, r2, r1
 8006256:	42a3      	cmp	r3, r4
 8006258:	6011      	str	r1, [r2, #0]
 800625a:	d1e0      	bne.n	800621e <_free_r+0x26>
 800625c:	681c      	ldr	r4, [r3, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	6053      	str	r3, [r2, #4]
 8006262:	4421      	add	r1, r4
 8006264:	6011      	str	r1, [r2, #0]
 8006266:	e7da      	b.n	800621e <_free_r+0x26>
 8006268:	d902      	bls.n	8006270 <_free_r+0x78>
 800626a:	230c      	movs	r3, #12
 800626c:	6003      	str	r3, [r0, #0]
 800626e:	e7d6      	b.n	800621e <_free_r+0x26>
 8006270:	6825      	ldr	r5, [r4, #0]
 8006272:	1961      	adds	r1, r4, r5
 8006274:	428b      	cmp	r3, r1
 8006276:	bf04      	itt	eq
 8006278:	6819      	ldreq	r1, [r3, #0]
 800627a:	685b      	ldreq	r3, [r3, #4]
 800627c:	6063      	str	r3, [r4, #4]
 800627e:	bf04      	itt	eq
 8006280:	1949      	addeq	r1, r1, r5
 8006282:	6021      	streq	r1, [r4, #0]
 8006284:	6054      	str	r4, [r2, #4]
 8006286:	e7ca      	b.n	800621e <_free_r+0x26>
 8006288:	b003      	add	sp, #12
 800628a:	bd30      	pop	{r4, r5, pc}
 800628c:	20000490 	.word	0x20000490

08006290 <_read_r>:
 8006290:	b538      	push	{r3, r4, r5, lr}
 8006292:	4d07      	ldr	r5, [pc, #28]	; (80062b0 <_read_r+0x20>)
 8006294:	4604      	mov	r4, r0
 8006296:	4608      	mov	r0, r1
 8006298:	4611      	mov	r1, r2
 800629a:	2200      	movs	r2, #0
 800629c:	602a      	str	r2, [r5, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	f7fa ffc0 	bl	8001224 <_read>
 80062a4:	1c43      	adds	r3, r0, #1
 80062a6:	d102      	bne.n	80062ae <_read_r+0x1e>
 80062a8:	682b      	ldr	r3, [r5, #0]
 80062aa:	b103      	cbz	r3, 80062ae <_read_r+0x1e>
 80062ac:	6023      	str	r3, [r4, #0]
 80062ae:	bd38      	pop	{r3, r4, r5, pc}
 80062b0:	20000498 	.word	0x20000498

080062b4 <_fstat_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4d07      	ldr	r5, [pc, #28]	; (80062d4 <_fstat_r+0x20>)
 80062b8:	2300      	movs	r3, #0
 80062ba:	4604      	mov	r4, r0
 80062bc:	4608      	mov	r0, r1
 80062be:	4611      	mov	r1, r2
 80062c0:	602b      	str	r3, [r5, #0]
 80062c2:	f7fa fff4 	bl	80012ae <_fstat>
 80062c6:	1c43      	adds	r3, r0, #1
 80062c8:	d102      	bne.n	80062d0 <_fstat_r+0x1c>
 80062ca:	682b      	ldr	r3, [r5, #0]
 80062cc:	b103      	cbz	r3, 80062d0 <_fstat_r+0x1c>
 80062ce:	6023      	str	r3, [r4, #0]
 80062d0:	bd38      	pop	{r3, r4, r5, pc}
 80062d2:	bf00      	nop
 80062d4:	20000498 	.word	0x20000498

080062d8 <_isatty_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	4d06      	ldr	r5, [pc, #24]	; (80062f4 <_isatty_r+0x1c>)
 80062dc:	2300      	movs	r3, #0
 80062de:	4604      	mov	r4, r0
 80062e0:	4608      	mov	r0, r1
 80062e2:	602b      	str	r3, [r5, #0]
 80062e4:	f7fa fff3 	bl	80012ce <_isatty>
 80062e8:	1c43      	adds	r3, r0, #1
 80062ea:	d102      	bne.n	80062f2 <_isatty_r+0x1a>
 80062ec:	682b      	ldr	r3, [r5, #0]
 80062ee:	b103      	cbz	r3, 80062f2 <_isatty_r+0x1a>
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	20000498 	.word	0x20000498

080062f8 <_init>:
 80062f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fa:	bf00      	nop
 80062fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062fe:	bc08      	pop	{r3}
 8006300:	469e      	mov	lr, r3
 8006302:	4770      	bx	lr

08006304 <_fini>:
 8006304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006306:	bf00      	nop
 8006308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800630a:	bc08      	pop	{r3}
 800630c:	469e      	mov	lr, r3
 800630e:	4770      	bx	lr
