<div id="pf8c" class="pf w0 h0" data-page-no="8c"><div class="pc pc8c w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg8c.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">During Compute Operation, the AIPS peripheral space is disabled and attempted accesses</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">generate bus errors. The private peripheral space remains accessible during Compute</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">Operation, including the MCM, NVIC, IOPORT and SysTick. Although access to the</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">GPIO registers via the IOPORT is supported, the GPIO port data input registers do not</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">return valid data since clocks are disabled to the Port Control and Interrupt modules. By</div><div class="t m0 x9 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">writing to the GPIO port data output registers, it is possible to control those GPIO ports</div><div class="t m0 x9 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">that are configured as output pins.</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">Compute Operation is controlled by the CPO register in the MCM, which is only</div><div class="t m0 x9 hf y645 ff3 fs5 fc0 sc0 ls0 ws0">accessible to the CPU. Setting or clearing the CPOREQ bit in the MCM initiates entry or</div><div class="t m0 x9 hf y646 ff3 fs5 fc0 sc0 ls0 ws0">exit into Compute Operation. Compute Operation can also be configured to exit</div><div class="t m0 x9 hf yaee ff3 fs5 fc0 sc0 ls0 ws0">automatically on detection of an interrupt, which is required in order to service most</div><div class="t m0 x9 hf yaef ff3 fs5 fc0 sc0 ls0 ws0">interrupts. Only the core system interrupts (exceptions, including NMI and SysTick) and</div><div class="t m0 x9 hf yaf0 ff3 fs5 fc0 sc0 ls0 ws0">any edge sensitive interrupts can be serviced without exiting Compute Operation.</div><div class="t m0 x9 hf yaf1 ff3 fs5 fc0 sc0 ls0 ws0">When entering Compute Operation, the CPOACK status bit indicates when entry has</div><div class="t m0 x9 hf yaf2 ff3 fs5 fc0 sc0 ls0 ws0">completed. When exiting Compute Operation in Run mode, the CPOACK status bit</div><div class="t m0 x9 hf yaf3 ff3 fs5 fc0 sc0 ls0 ws0">negates immediately. When exiting Compute Operation in VLP Run mode, the exit is</div><div class="t m0 x9 hf yaf4 ff3 fs5 fc0 sc0 ls0 ws0">delayed to allow the PMC to handle the change in power consumption. This delay means</div><div class="t m0 x9 hf yaf5 ff3 fs5 fc0 sc0 ls0 ws0">the CPOACK bit is polled to determine when the AIPS peripheral space can be accessed</div><div class="t m0 x9 hf yaf6 ff3 fs5 fc0 sc0 ls0 ws0">without generating a bus error.</div><div class="t m0 x9 hf yaf7 ff3 fs5 fc0 sc0 ls0 ws0">The DMA wakeup is also supported during Compute Operation and causes the CPOACK</div><div class="t m0 x9 hf yaf8 ff3 fs5 fc0 sc0 ls0 ws0">status bit to clear and the AIPS peripheral space to be accessible for the duration of the</div><div class="t m0 x9 hf yaf9 ff3 fs5 fc0 sc0 ls0 ws0">DMA wakeup. At the completion of the DMA wakeup, the device transitions back into</div><div class="t m0 x9 hf yafa ff3 fs5 fc0 sc0 ls0 ws0">Compute Operation.</div><div class="t m0 x9 he yafb ff1 fs1 fc0 sc0 ls0 ws0">7.2.4<span class="_ _b"> </span>Peripheral Doze</div><div class="t m0 x9 hf yafc ff3 fs5 fc0 sc0 ls0 ws0">Several peripherals support a peripheral Doze mode, where a register bit can be used to</div><div class="t m0 x9 hf yafd ff3 fs5 fc0 sc0 ls0 ws0">disable the peripheral for the duration of a low power mode. The Flash can also be placed</div><div class="t m0 x9 hf yafe ff3 fs5 fc0 sc0 ls0 ws0">in a low power state during Peripheral Doze via a register bit in the SIM.</div><div class="t m0 x9 hf yaff ff3 fs5 fc0 sc0 ls0 ws0">Peripheral Doze is defined to include all of the modes of operation listed below.</div><div class="t m0 x33 hf yb00 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The CPU is in wait mode.</div><div class="t m0 x33 hf yb01 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The CPU is in stop mode, including the entry sequence and for the duration of a</div><div class="t m0 x34 hf yb02 ff3 fs5 fc0 sc0 ls0 ws0">DMA wakeup.</div><div class="t m0 x33 hf yb03 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The CPU is in Compute Operation, including the entry sequence and for the duration</div><div class="t m0 x34 hf yb04 ff3 fs5 fc0 sc0 ls0 ws0">of a DMA wakeup.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Clocking Modes</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">140<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
