 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 19:11:01 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/o_OUT_Valid_reg/D (DFFRQX2M)                     0.00       0.29 f
  data arrival time                                                  0.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_OUT_Valid_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/Q (DFFRQX2M)        0.19       0.19 r
  U2_CONTROLLER/o_ALU_FUN[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.19 r
  U0_ALU/i_ALU_FUN[0] (ALU_DATA_WIDTH8)                   0.00       0.19 r
  U0_ALU/U109/Y (NOR3X2M)                                 0.03       0.23 f
  U0_ALU/U60/Y (AOI22X1M)                                 0.05       0.28 r
  U0_ALU/U58/Y (AOI21X2M)                                 0.03       0.30 f
  U0_ALU/o_ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       0.30 f
  data arrival time                                                  0.30

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U1_REG_FILE/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][0]/Q (DFFQX2M)              0.19       0.19 f
  U1_REG_FILE/o_REG1[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.19 f
  U0_ALU/i_B[0] (ALU_DATA_WIDTH8)                         0.00       0.19 f
  U0_ALU/sub_35/B[0] (ALU_DATA_WIDTH8_DW01_sub_0)         0.00       0.19 f
  U0_ALU/sub_35/U3/Y (INVX2M)                             0.04       0.23 r
  U0_ALU/sub_35/U2/Y (XNOR2X2M)                           0.02       0.25 f
  U0_ALU/sub_35/DIFF[0] (ALU_DATA_WIDTH8_DW01_sub_0)      0.00       0.25 f
  U0_ALU/U16/Y (AOI22X1M)                                 0.05       0.29 r
  U0_ALU/U15/Y (AOI31X2M)                                 0.03       0.32 f
  U0_ALU/o_ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U1_REG_FILE/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][3]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][3]/Q (DFFQX2M)              0.19       0.19 r
  U1_REG_FILE/o_REG1[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.19 r
  U0_ALU/i_B[3] (ALU_DATA_WIDTH8)                         0.00       0.19 r
  U0_ALU/U88/Y (OAI222X1M)                                0.05       0.24 f
  U0_ALU/U29/Y (AOI221XLM)                                0.08       0.32 r
  U0_ALU/U27/Y (AOI31X2M)                                 0.03       0.36 f
  U0_ALU/o_ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U1_REG_FILE/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][2]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][2]/Q (DFFQX2M)              0.19       0.19 r
  U1_REG_FILE/o_REG1[2] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.19 r
  U0_ALU/i_B[2] (ALU_DATA_WIDTH8)                         0.00       0.19 r
  U0_ALU/U85/Y (OAI222X1M)                                0.05       0.24 f
  U0_ALU/U25/Y (AOI221XLM)                                0.09       0.32 r
  U0_ALU/U23/Y (AOI31X2M)                                 0.03       0.36 f
  U0_ALU/o_ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U1_REG_FILE/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][5]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][5]/Q (DFFQX2M)              0.20       0.20 r
  U1_REG_FILE/o_REG1[5] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.20 r
  U0_ALU/i_B[5] (ALU_DATA_WIDTH8)                         0.00       0.20 r
  U0_ALU/U99/Y (OAI222X1M)                                0.05       0.25 f
  U0_ALU/U43/Y (AOI221XLM)                                0.08       0.33 r
  U0_ALU/U41/Y (AOI31X2M)                                 0.03       0.37 f
  U0_ALU/o_ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       0.37 f
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U1_REG_FILE/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][4]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][4]/Q (DFFQX2M)              0.20       0.20 r
  U1_REG_FILE/o_REG1[4] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.20 r
  U0_ALU/i_B[4] (ALU_DATA_WIDTH8)                         0.00       0.20 r
  U0_ALU/U95/Y (OAI222X1M)                                0.05       0.25 f
  U0_ALU/U33/Y (AOI221XLM)                                0.08       0.33 r
  U0_ALU/U31/Y (AOI31X2M)                                 0.03       0.37 f
  U0_ALU/o_ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       0.37 f
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U1_REG_FILE/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][1]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][1]/Q (DFFQX2M)              0.20       0.20 r
  U1_REG_FILE/o_REG1[1] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.20 r
  U0_ALU/i_B[1] (ALU_DATA_WIDTH8)                         0.00       0.20 r
  U0_ALU/U91/Y (OAI222X1M)                                0.05       0.25 f
  U0_ALU/U21/Y (AOI221XLM)                                0.08       0.33 r
  U0_ALU/U19/Y (AOI31X2M)                                 0.03       0.37 f
  U0_ALU/o_ALU_OUT_reg[1]/D (DFFRQX2M)                    0.00       0.37 f
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U1_REG_FILE/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][7]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][7]/Q (DFFQX2M)              0.21       0.21 r
  U1_REG_FILE/o_REG1[7] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.21 r
  U0_ALU/i_B[7] (ALU_DATA_WIDTH8)                         0.00       0.21 r
  U0_ALU/U103/Y (OAI222X1M)                               0.05       0.26 f
  U0_ALU/U50/Y (AOI221XLM)                                0.08       0.34 r
  U0_ALU/U49/Y (AOI31X2M)                                 0.03       0.38 f
  U0_ALU/o_ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U13/Y (NAND2X2M)                                 0.08       0.37 r
  U0_ALU/U14/Y (OAI2BB1X2M)                               0.02       0.39 f
  U0_ALU/o_ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2_CONTROLLER/present_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[1]/Q (DFFRQX2M)         0.17       0.17 r
  U2_CONTROLLER/U7/Y (NOR3X2M)                            0.05       0.22 f
  U2_CONTROLLER/U30/Y (NAND2X2M)                          0.04       0.26 r
  U2_CONTROLLER/U148/Y (INVX2M)                           0.03       0.29 f
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.29 f
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.29 f
  U0_ALU/U4/Y (INVX2M)                                    0.10       0.39 r
  U0_ALU/U45/Y (AOI31X2M)                                 0.01       0.41 f
  U0_ALU/o_ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/o_ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[7]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[7]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U132/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[7]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[7]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[6]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[6]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U131/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[6]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[6]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[5]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[5]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U130/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[5]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[5]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[4]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[4]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U129/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[4]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[4]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[3]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U128/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[3]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[3]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[2]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[2]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U127/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[2]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[1]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[1]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U126/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[1]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data2_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Data2_reg[0]/CK (DFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Data2_reg[0]/QN (DFFRX1M)        0.14       0.14 r
  U2_CONTROLLER/U125/Y (OAI2BB2X1M)                       0.03       0.17 f
  U2_CONTROLLER/CTRL_Reg_Data2_reg[0]/D (DFFRX1M)         0.00       0.17 f
  data arrival time                                                  0.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Data2_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U7_REF_RST_SYNC/sync_chain_reg[1]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U7_REF_RST_SYNC/sync_chain_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U7_REF_RST_SYNC/sync_chain_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  U7_REF_RST_SYNC/sync_chain_reg[1]/Q (DFFRQX2M)          0.18       0.18 f
  U7_REF_RST_SYNC/sync_chain_reg[0]/D (DFFRQX2M)          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U7_REF_RST_SYNC/sync_chain_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U2_CONTROLLER/CTRL_Reg_Addr_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Addr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/CTRL_Reg_Addr_reg[1]/CK (DFFRX1M)         0.00       0.00 r
  U2_CONTROLLER/CTRL_Reg_Addr_reg[1]/QN (DFFRX1M)         0.15       0.15 r
  U2_CONTROLLER/U123/Y (OAI22X1M)                         0.03       0.18 f
  U2_CONTROLLER/CTRL_Reg_Addr_reg[1]/D (DFFRX1M)          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_CONTROLLER/CTRL_Reg_Addr_reg[1]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/SYNC_EN (DATA_SYNC_EN_SYNC_NUM_STAGES2)
                                                          0.00       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/pulse_en (DATA_SYNC_PULSE_GEN)
                                                          0.00       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg/Q (DFFRQX2M)
                                                          0.15       0.15 r
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/U3/Y (NOR2BX2M)
                                                          0.04       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/pulse_signal (DATA_SYNC_PULSE_GEN)
                                                          0.00       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/bus_enable (DATA_SYNC_OP)
                                                          0.00       0.18 f
  U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/enable_pulse_reg/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/enable_pulse_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/Q (DFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U81/Y (OAI2BB2X1M)       0.06       0.18 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/D (DFFQX2M)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/Q (DFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U73/Y (OAI2BB2X1M)       0.06       0.18 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/D (DFFQX2M)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/Q (DFFQX2M)
                                                          0.13       0.13 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U41/Y (OAI2BB2X1M)       0.06       0.18 r
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/D (DFFQX2M)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]/Q (DFFRQX2M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U12/Y (OAI32X1M)
                                                          0.03       0.20 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.17       0.17 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U14/Y (OAI32X1M)
                                                          0.04       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.14       0.14 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch (RX_START_CHECK)
                                                          0.00       0.14 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/strt_glitch (RX_FSM)     0.00       0.14 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U14/Y (NAND4BXLM)        0.06       0.20 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U13/Y (OAI211XLM)        0.03       0.23 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.17       0.17 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U11/Y (NOR3X2M)          0.02       0.19 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/strt_chk_en (RX_FSM)     0.00       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_chk_en (RX_START_CHECK)
                                                          0.00       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/U3/Y (AND2X2M)      0.06       0.24 f
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.24 f
  data arrival time                                                  0.24

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U37/Y (CLKNAND2X2M)
                                                          0.03       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U28/Y (MXI2X1M)
                                                          0.03       0.24 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/D (DFFRQX2M)
                                                          0.00       0.24 f
  data arrival time                                                  0.24

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U10/Y (INVX2M)
                                                          0.03       0.22 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U8/Y (OAI22X1M)
                                                          0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U18/Y (INVX2M)         0.03       0.22 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U7/Y (OAI22X1M)        0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U17/Y (INVX2M)         0.03       0.22 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U6/Y (OAI22X1M)        0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U14/Y (INVX2M)         0.03       0.23 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U9/Y (OAI22X1M)        0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U15/Y (INVX2M)         0.03       0.23 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U5/Y (OAI22X1M)        0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U46/Y (CLKNAND2X2M)
                                                          0.03       0.22 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U38/Y (MXI2X1M)
                                                          0.03       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/Q (DFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U11/Y (OAI2BB2X1M)     0.06       0.21 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/D (DFFRQX2M)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U13/Y (INVX2M)         0.03       0.23 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U8/Y (OAI22X1M)        0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U12/Y (INVX2M)         0.03       0.23 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U4/Y (OAI22X1M)        0.02       0.25 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/D (DFFRQX2M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.18       0.18 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U19/Y (NOR3X2M)          0.03       0.21 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U17/Y (OAI21X2M)         0.03       0.24 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U16/Y (NAND2BX2M)        0.02       0.26 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/Q (DFFRQX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U27/Y (CLKINVX1M)
                                                          0.03       0.23 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U24/Y (MXI2X1M)
                                                          0.03       0.26 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/D (DFFRQX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg/Q (DFFRQX2M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done (RX_DATA_SAMPLING)
                                                          0.00       0.16 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/sampling_done (RX_PARITY_CHECK)
                                                          0.00       0.16 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U7/Y (INVX2M)        0.01       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U6/Y (AOI22XLM)      0.07       0.24 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U5/Y (NOR2BX2M)      0.02       0.26 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/D (DFFRQX2M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/Q (DFFRQX2M)
                                                          0.19       0.19 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U14/Y (INVX2M)         0.03       0.23 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U3/Y (OAI2BB2X1M)      0.03       0.26 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/D (DFFRQX2M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.18       0.18 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U19/Y (NOR3X2M)          0.03       0.21 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/stp_chk_en (RX_FSM)      0.00       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_chk_en (RX_STOP_CHECK)
                                                          0.00       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U5/Y (NOR2BX2M)      0.06       0.27 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/D (DFFRQX2M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/Q (DFFRQX2M)
                                                          0.18       0.18 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U19/Y (AO22X1M)
                                                          0.06       0.24 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]/Q (DFFRQX2M)
                                                          0.18       0.18 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/QN (DFFRX1M)
                                                          0.14       0.14 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U15/Y (NAND3X2M)         0.05       0.18 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (OAI31X1M)          0.02       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/QN (DFFRX1M)
                                                          0.17       0.17 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (OAI211X2M)
                                                          0.04       0.21 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/D (DFFRX1M)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/QN (DFFRX1M)
                                                          0.13       0.13 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U8/Y (AOI32X1M)          0.05       0.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U7/Y (OAI2BB2X1M)        0.03       0.21 f
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/D (DFFRX1M)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/QN (DFFRX1M)
                                                          0.17       0.17 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U4/Y (OAI22X1M)      0.04       0.21 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/D (DFFRX1M)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/QN (DFFRX1M)
                                                          0.19       0.19 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U5/Y (XNOR2X2M)      0.02       0.21 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/D (DFFRX1M)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]/Q (DFFRX1M)
                                                          0.21       0.21 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U16/Y (NOR2X2M)          0.01       0.22 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/D (DFFRX1M)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/QN (DFFRX1M)
                                                          0.14       0.14 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U5/Y (AOI31X2M)          0.07       0.21 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U4/Y (OAI21X2M)          0.02       0.22 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/QN (DFFRX1M)
                                                          0.14       0.14 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (CLKXOR2X2M)       0.09       0.23 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U24/Y (NOR2X2M)          0.01       0.25 f
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/D (DFFRX1M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/Q (DFFRX1M)
                                                          0.23       0.23 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U9/Y (NOR2X2M)           0.02       0.25 f
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/D (DFFRX1M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U22/Y (OAI2BB1X2M)       0.06       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U20/Y (OAI2BB1X2M)       0.06       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U18/Y (OAI2BB1X2M)       0.06       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U16/Y (OAI2BB1X2M)       0.06       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U14/Y (OAI2BB1X2M)       0.06       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U13/Y (AOI22X1M)         0.05       0.24 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U12/Y (OAI2BB1X2M)       0.02       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/Q (DFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U11/Y (AOI22X1M)         0.05       0.24 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U10/Y (OAI2BB1X2M)       0.02       0.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/D (DFFRX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U8_UART_RST_SYNC/sync_chain_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U8_UART_RST_SYNC/sync_chain_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/Q (DFFRQX2M)         0.18       0.18 f
  U8_UART_RST_SYNC/sync_chain_reg[0]/D (DFFRQX2M)         0.00       0.18 f
  data arrival time                                                  0.18

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_UART_RST_SYNC/sync_chain_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U9_RX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U9_RX_CLK_DIV/div_clk_reg/Q (DFFRQX2M)                  0.17       0.17 r
  U9_RX_CLK_DIV/U9/Y (CLKXOR2X2M)                         0.08       0.24 f
  U9_RX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                  0.00       0.24 f
  data arrival time                                                  0.24

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U10_TX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                0.00       0.00 r
  U10_TX_CLK_DIV/div_clk_reg/Q (DFFRQX2M)                 0.17       0.17 r
  U10_TX_CLK_DIV/U8/Y (CLKXOR2X2M)                        0.08       0.24 f
  U10_TX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                 0.00       0.24 f
  data arrival time                                                  0.24

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.18       0.18 r
  U9_RX_CLK_DIV/add_32/A[0] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.18 r
  U9_RX_CLK_DIV/add_32/U1_1_1/S (ADDHX1M)                 0.02       0.20 f
  U9_RX_CLK_DIV/add_32/SUM[1] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/U12/Y (AO22X1M)                           0.11       0.31 f
  U9_RX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                 0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.18       0.18 r
  U10_TX_CLK_DIV/add_32/A[0] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.18 r
  U10_TX_CLK_DIV/add_32/U1_1_1/S (ADDHX1M)                0.02       0.20 f
  U10_TX_CLK_DIV/add_32/SUM[1] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/U11/Y (AO22X1M)                          0.11       0.31 f
  U10_TX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.18       0.18 r
  U9_RX_CLK_DIV/add_32/A[0] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.18 r
  U9_RX_CLK_DIV/add_32/U2/Y (CLKINVX1M)                   0.02       0.20 f
  U9_RX_CLK_DIV/add_32/SUM[0] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/U18/Y (AO22X1M)                           0.11       0.31 f
  U9_RX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                 0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.18       0.18 r
  U10_TX_CLK_DIV/add_32/A[0] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.18 r
  U10_TX_CLK_DIV/add_32/U2/Y (CLKINVX1M)                  0.02       0.20 f
  U10_TX_CLK_DIV/add_32/SUM[0] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/U17/Y (AO22X1M)                          0.11       0.31 f
  U10_TX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U9_RX_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[5]/Q (DFFRQX2M)                 0.17       0.17 r
  U9_RX_CLK_DIV/add_32/A[5] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.17 r
  U9_RX_CLK_DIV/add_32/U1_1_5/S (ADDHX1M)                 0.04       0.20 f
  U9_RX_CLK_DIV/add_32/SUM[5] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/U16/Y (AO22X1M)                           0.11       0.31 f
  U9_RX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                 0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U9_RX_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[4]/Q (DFFRQX2M)                 0.17       0.17 r
  U9_RX_CLK_DIV/add_32/A[4] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.17 r
  U9_RX_CLK_DIV/add_32/U1_1_4/S (ADDHX1M)                 0.04       0.20 f
  U9_RX_CLK_DIV/add_32/SUM[4] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/U15/Y (AO22X1M)                           0.11       0.31 f
  U9_RX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                 0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U10_TX_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[5]/Q (DFFRQX2M)                0.17       0.17 r
  U10_TX_CLK_DIV/add_32/A[5] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.17 r
  U10_TX_CLK_DIV/add_32/U1_1_5/S (ADDHX1M)                0.04       0.20 f
  U10_TX_CLK_DIV/add_32/SUM[5] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/U15/Y (AO22X1M)                          0.11       0.31 f
  U10_TX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U10_TX_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[4]/Q (DFFRQX2M)                0.17       0.17 r
  U10_TX_CLK_DIV/add_32/A[4] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.17 r
  U10_TX_CLK_DIV/add_32/U1_1_4/S (ADDHX1M)                0.04       0.20 f
  U10_TX_CLK_DIV/add_32/SUM[4] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/U14/Y (AO22X1M)                          0.11       0.31 f
  U10_TX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U9_RX_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[3]/Q (DFFRQX2M)                 0.17       0.17 r
  U9_RX_CLK_DIV/add_32/A[3] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.17 r
  U9_RX_CLK_DIV/add_32/U1_1_3/S (ADDHX1M)                 0.04       0.20 f
  U9_RX_CLK_DIV/add_32/SUM[3] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/U14/Y (AO22X1M)                           0.11       0.31 f
  U9_RX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                 0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U10_TX_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[3]/Q (DFFRQX2M)                0.17       0.17 r
  U10_TX_CLK_DIV/add_32/A[3] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.17 r
  U10_TX_CLK_DIV/add_32/U1_1_3/S (ADDHX1M)                0.04       0.20 f
  U10_TX_CLK_DIV/add_32/SUM[3] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/U13/Y (AO22X1M)                          0.11       0.31 f
  U10_TX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U9_RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                 0.17       0.17 r
  U9_RX_CLK_DIV/add_32/A[2] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.17 r
  U9_RX_CLK_DIV/add_32/U1_1_2/S (ADDHX1M)                 0.04       0.20 f
  U9_RX_CLK_DIV/add_32/SUM[2] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/U13/Y (AO22X1M)                           0.11       0.31 f
  U9_RX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                 0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U10_TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                0.17       0.17 r
  U10_TX_CLK_DIV/add_32/A[2] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.17 r
  U10_TX_CLK_DIV/add_32/U1_1_2/S (ADDHX1M)                0.04       0.20 f
  U10_TX_CLK_DIV/add_32/SUM[2] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/U12/Y (AO22X1M)                          0.11       0.31 f
  U10_TX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                0.00       0.31 f
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U9_RX_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                 0.16       0.16 r
  U9_RX_CLK_DIV/add_32/A[6] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.16 r
  U9_RX_CLK_DIV/add_32/U1/Y (CLKXOR2X2M)                  0.08       0.25 r
  U9_RX_CLK_DIV/add_32/SUM[6] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.25 r
  U9_RX_CLK_DIV/U17/Y (AO22X1M)                           0.06       0.31 r
  U9_RX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                 0.00       0.31 r
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_RX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U10_TX_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                0.16       0.16 r
  U10_TX_CLK_DIV/add_32/A[6] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.16 r
  U10_TX_CLK_DIV/add_32/U1/Y (CLKXOR2X2M)                 0.08       0.25 r
  U10_TX_CLK_DIV/add_32/SUM[6] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.25 r
  U10_TX_CLK_DIV/U16/Y (AO22X1M)                          0.06       0.31 r
  U10_TX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                0.00       0.31 r
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U10_TX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


1
