m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/VLSI Design/verilog_practice/15_MUX
vdemux
!s110 1721020437
!i10b 1
!s100 G9DW`BXcQNWgZ:6jIJVaW3
IM8>DST^`dX2Z^mR4U<W4c3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/VLSI Design/verilog_practice/16_Demux
w1721020433
8D:/VLSI Design/verilog_practice/16_Demux/1by4_DEMUX.v
FD:/VLSI Design/verilog_practice/16_Demux/1by4_DEMUX.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1721020437.000000
!s107 D:/VLSI Design/verilog_practice/16_Demux/1by4_DEMUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/16_Demux/1by4_DEMUX.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vtestbench
!s110 1721020707
!i10b 1
!s100 AI5MQ[mWNY:C0KSZmMYb?0
I_cca<zHHSmHMgQRziF0_<2
R0
R1
w1721020703
8D:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v
FD:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v
L0 1
R2
r1
!s85 0
31
!s108 1721020707.000000
!s107 D:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v|
!i113 1
R3
R4
