`default_nettype none
module testbed (
	    );

   reg clk48;
   input rgb_led0_r;
   input rgb_led0_g;
   input rgb_led0_b;
   wire sda;
   wire scl;

   reg 	sda_last = 1;
   reg 	scl_last = 1;   
   
   reg [31:0]	cycles;

   wire 	gpio_9;
   reg 		last_gpio_9;
   
   top blink (
	  .clk48(clk48),
	  .rgb_led0_r(rgb_led0_r),
	  .rgb_led0_g(rgb_led0_g),
	  .rgb_led0_b(rgb_led0_b),
	      .gpio_9(gpio_9),
	  .scl(scl),
	  .sda(sda)
	  );

   pullup(sda);
   pullup(scl);
   
initial
  begin
    $dumpfile("test.vcd");
     $dumpvars(0);     
     $display("starting");
     for (cycles=0;cycles<4000000;cycles++)
       begin
	  clk48 = 1'b1; 
	  #20; // high for 20 * timescale = 20 ns
	  
	  clk48 = 1'b0;
	  #20; // low for 20 * timescale = 20 ns

	  if ((sda != sda_last) || (scl != scl_last)) begin
//	     $display("testbed: SDA=", sda, ", SCL=", scl);
	     sda_last <= sda;
	     scl_last <= scl;	     
	  end

	  if (gpio_9 != last_gpio_9) begin
	     $display("gpio_9 = ", gpio_9);
	     last_gpio_9 <= gpio_9;
	  end
	  
	  
       end
     $display("done");
     $finish;
     
  end
   
   
endmodule
