[{"DBLP title": "ALEA: A Fine-Grained Energy Profiling Tool.", "DBLP authors": ["Lev Mukhanov", "Pavlos Petoumenos", "Zheng Wang", "Konstantinos Parasyris", "Dimitrios S. Nikolopoulos", "Bronis R. de Supinski", "Hugh Leather"], "year": 2017, "doi": "https://doi.org/10.1145/3050436", "OA papers": [{"PaperId": "https://openalex.org/W2596871245", "PaperTitle": "ALEA", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Queen's University Belfast": 4.0, "University of Edinburgh": 2.0, "Lancaster University": 1.0}, "Authors": ["Lev Mukhanov", "Pavlos Petoumenos", "Zheng Wang", "Nikos Parasyris", "Dimitrios S. Nikolopoulos", "Bronis R. de Supinski", "Hugh Leather"]}]}, {"DBLP title": "Defragmentation of Tasks in Many-Core Architecture.", "DBLP authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.1145/3050437", "OA papers": [{"PaperId": "https://openalex.org/W2603251955", "PaperTitle": "Defragmentation of Tasks in Many-Core Architecture", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "National University of Singapore": 2.0, "TU Wien": 1.0}, "Authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "WCET-Aware Dynamic I-Cache Locking for a Single Task.", "DBLP authors": ["Wenguang Zheng", "Hui Wu", "Qing Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3046683", "OA papers": [{"PaperId": "https://openalex.org/W2602228997", "PaperTitle": "WCET-Aware Dynamic I-Cache Locking for a Single Task", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tianjin University of Technology": 1.0, "UNSW Sydney": 1.0, "University of Rhode Island": 1.0}, "Authors": ["Wenguang Zheng", "Hui Wu", "Qing Yang"]}]}, {"DBLP title": "Exceptionization: A Java VM Optimization for Non-Java Languages.", "DBLP authors": ["Byung-Sun Yang", "Jae-Yun Kim", "Soo-Mook Moon"], "year": 2017, "doi": "https://doi.org/10.1145/3046681", "OA papers": [{"PaperId": "https://openalex.org/W2607079380", "PaperTitle": "<i>Exceptionization</i>", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Byung-Sun Yang", "Jae Nyoung Kim", "Soo-Mook Moon"]}]}, {"DBLP title": "Pareto Governors for Energy-Optimal Computing.", "DBLP authors": ["Rathijit Sen", "David A. Wood"], "year": 2017, "doi": "https://doi.org/10.1145/3046682", "OA papers": [{"PaperId": "https://openalex.org/W2597815813", "PaperTitle": "Pareto Governors for Energy-Optimal Computing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Rathijit Sen", "David A. Wood"]}]}, {"DBLP title": "Micro-Sector Cache: Improving Space Utilization in Sectored DRAM Caches.", "DBLP authors": ["Mainak Chaudhuri", "Mukesh Agrawal", "Jayesh Gaur", "Sreenivas Subramoney"], "year": 2017, "doi": "https://doi.org/10.1145/3046680", "OA papers": [{"PaperId": "https://openalex.org/W2599721687", "PaperTitle": "Micro-Sector Cache", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Kanpur": 1.0, "Intel (United States)": 1.0, "Intel (India)": 2.0}, "Authors": ["Mainak Chaudhuri", "Mukesh Agrawal", "Jayesh Gaur", "Sreenivas Subramoney"]}]}, {"DBLP title": "Energy Transparency for Deeply Embedded Programs.", "DBLP authors": ["Kyriakos Georgiou", "Steve Kerrison", "Zbigniew Chamski", "Kerstin Eder"], "year": 2017, "doi": "https://doi.org/10.1145/3046679", "OA papers": [{"PaperId": "https://openalex.org/W2520653324", "PaperTitle": "Energy Transparency for Deeply Embedded Programs", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Bristol": 3.0, "Infrasoft IT Solutions, PLOCK, Poland": 1.0}, "Authors": ["Kyriakos Georgiou", "Steve Kerrison", "Zbigniew Chamski", "Kerstin Eder"]}]}, {"DBLP title": "LD: Low-Overhead GPU Race Detection Without Access Monitoring.", "DBLP authors": ["Pengcheng Li", "Xiaoyu Hu", "Dong Chen", "Jacob Brock", "Hao Luo", "Eddy Z. Zhang", "Chen Ding"], "year": 2017, "doi": "https://doi.org/10.1145/3046678", "OA papers": [{"PaperId": "https://openalex.org/W2597739964", "PaperTitle": "LD", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Rochester": 6.0, "Rutgers, The State University of New Jersey": 1.0}, "Authors": ["Pengcheng Li", "Xiao-Yu Hu", "Dong Chen", "Jacob Brock", "Hao Luo", "Eddy Z. Zhang", "Chen Ding"]}]}, {"DBLP title": "CompEx++: Compression-Expansion Coding for Energy, Latency, and Lifetime Improvements in MLC/TLC NVMs.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2017, "doi": "https://doi.org/10.1145/3050440", "OA papers": [{"PaperId": "https://openalex.org/W2606951540", "PaperTitle": "CompEx++", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"]}]}, {"DBLP title": "Dirty-Block Tracking in a Direct-Mapped DRAM Cache with Self-Balancing Dispatch.", "DBLP authors": ["Dongwoo Lee", "Sang-Heon Lee", "Soojung Ryu", "Kiyoung Choi"], "year": 2017, "doi": "https://doi.org/10.1145/3068460", "OA papers": [{"PaperId": "https://openalex.org/W2613345006", "PaperTitle": "Dirty-Block Tracking in a Direct-Mapped DRAM Cache with Self-Balancing Dispatch", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Dongwoo Lee", "Sang-Heon Lee", "Soojung Ryu", "Kiyoung Choi"]}]}, {"DBLP title": "Significance-Aware Program Execution on Unreliable Hardware.", "DBLP authors": ["Konstantinos Parasyris", "Vassilis Vassiliadis", "Christos D. Antonopoulos", "Spyros Lalis", "Nikolaos Bellas"], "year": 2017, "doi": "https://doi.org/10.1145/3058980", "OA papers": [{"PaperId": "https://openalex.org/W2608135450", "PaperTitle": "Significance-Aware Program Execution on Unreliable Hardware", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Thessaly": 2.5, "Centre for Research and Technology Hellas": 2.5}, "Authors": ["Konstantinos Parasyris", "Vassilis Vassiliadis", "Christos S. Antonopoulos", "Spyros Lalis", "Nikolaos Bellas"]}]}, {"DBLP title": "DawnCC: Automatic Annotation for Data Parallelism and Offloading.", "DBLP authors": ["Gleison Souza Diniz Mendonca", "Breno Campos Ferreira Guimar\u00e3es", "P\u00e9ricles Alves", "Marcio Machado Pereira", "Guido Araujo", "Fernando Magno Quint\u00e3o Pereira"], "year": 2017, "doi": "https://doi.org/10.1145/3084540", "OA papers": [{"PaperId": "https://openalex.org/W2619305731", "PaperTitle": "DawnCC", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"UFMG'": 4.0, "Hospital de Cl\u00ednicas da Unicamp": 2.0}, "Authors": ["Gleison Souza Diniz Mendonca", "Breno Campos Ferreira Guimaraes", "P\u00e9ricles Barreto Alves", "M\u00e1rcio C. Pereira", "Guido Araujo", "Fernando Lobo Pereira"]}]}, {"DBLP title": "CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories.", "DBLP authors": ["Rajeev Balasubramonian", "Andrew B. Kahng", "Naveen Muralimanohar", "Ali Shafiee", "Vaishnav Srinivas"], "year": 2017, "doi": "https://doi.org/10.1145/3085572", "OA papers": [{"PaperId": "https://openalex.org/W2725159389", "PaperTitle": "CACTI 7", "Year": 2017, "CitationCount": 185, "EstimatedCitation": 185, "Affiliations": {"University of Utah": 2.0, "University of California\u2014San Diego": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Rajeev Balasubramonian", "Andrew B. Kahng", "Naveen Muralimanohar", "Ali Shafiee", "Vaishnav Srinivas"]}]}, {"DBLP title": "Scratchpad Sharing in GPUs.", "DBLP authors": ["Vishwesh Jatala", "Jayvant Anantpur", "Amey Karkare"], "year": 2017, "doi": "https://doi.org/10.1145/3075619", "OA papers": [{"PaperId": "https://openalex.org/W2460667093", "PaperTitle": "Scratchpad Sharing in GPUs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Kanpur": 2.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Vishwesh Jatala", "Jayvant Anantpur", "Amey Karkare"]}]}, {"DBLP title": "Decoupling Data Supply from Computation for Latency-Tolerant Communication in Heterogeneous Architectures.", "DBLP authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2017, "doi": "https://doi.org/10.1145/3075620", "OA papers": [{"PaperId": "https://openalex.org/W2731544116", "PaperTitle": "Decoupling Data Supply from Computation for Latency-Tolerant Communication in Heterogeneous Architectures", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Princeton University": 2.0, "University of Murcia": 1.0}, "Authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"]}]}, {"DBLP title": "An Integrated Vector-Scalar Design on an In-Order ARM Core.", "DBLP authors": ["Milan Stanic", "Oscar Palomar", "Timothy Hayes", "Ivan Ratkovic", "Adri\u00e1n Cristal", "Osman S. Unsal", "Mateo Valero"], "year": 2017, "doi": "https://doi.org/10.1145/3075618", "OA papers": [{"PaperId": "https://openalex.org/W2619705232", "PaperTitle": "An Integrated Vector-Scalar Design on an In-Order ARM Core", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Barcelona Supercomputing Center": 7.0}, "Authors": ["Milan Stanic", "Oscar Palomar", "Timothy Hayes", "Ivan Ratkovic", "Adrian Cristal", "Osman Unsal", "Mateo Valero"]}]}, {"DBLP title": "On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE.", "DBLP authors": ["Fernando A. Endo", "Arthur Perais", "Andr\u00e9 Seznec"], "year": 2017, "doi": "https://doi.org/10.1145/3090634", "OA papers": [{"PaperId": "https://openalex.org/W2614012776", "PaperTitle": "On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5, "French Institute for Research in Computer Science and Automation": 1.5}, "Authors": ["Fernando Akira Endo", "Arthur Perais", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Band-Pass Prefetching: An Effective Prefetch Management Mechanism Using Prefetch-Fraction Metric in Multi-Core Systems.", "DBLP authors": ["Aswinkumar Sridharan", "Biswabandan Panda", "Andr\u00e9 Seznec"], "year": 2017, "doi": "https://doi.org/10.1145/3090635", "OA papers": [{"PaperId": "https://openalex.org/W2613283514", "PaperTitle": "Band-Pass Prefetching", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 1.5, "French Institute for Research in Computer Science and Automation": 1.5}, "Authors": ["Aswinkumar Sridharan", "Biswabandan Panda", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Symmetry in Software Synthesis.", "DBLP authors": ["Andr\u00e9s Goens", "Sergio Siccha", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2017, "doi": "https://doi.org/10.1145/3095747", "OA papers": [{"PaperId": "https://openalex.org/W2951829237", "PaperTitle": "Symmetry in Software Synthesis", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"TU Dresden": 2.0, "Gesellschaft Fur Mathematik Und Datenverarbeitung": 0.5, "RWTH Aachen University": 0.5}, "Authors": ["Andr\u00e9s Goens", "Sergio Siccha", "Jeronimo Castrillon"]}]}, {"DBLP title": "Extending Halide to Improve Software Development for Imaging DSPs.", "DBLP authors": ["Sander Vocke", "Henk Corporaal", "Roel Jordans", "Rosilde Corvino", "Rick J. M. Nas"], "year": 2017, "doi": "https://doi.org/10.1145/3106343", "OA papers": [{"PaperId": "https://openalex.org/W2582073145", "PaperTitle": "Extending Halide to Improve Software Development for Imaging DSPs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Eindhoven University of Technology": 3.0, "Intel, Eindhoven AG, The Netherlands": 2.0}, "Authors": ["Sander Vocke", "Henk Corporaal", "Roel Jordans", "Rosilde Corvino", "Rick Nas"]}]}, {"DBLP title": "Improving Loop Dependence Analysis.", "DBLP authors": ["Nicklas Bo Jensen", "Sven Karlsson"], "year": 2017, "doi": "https://doi.org/10.1145/3095754", "OA papers": [{"PaperId": "https://openalex.org/W2747413550", "PaperTitle": "Improving Loop Dependence Analysis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Denmark": 2.0}, "Authors": ["Nicklas Bo Jensen", "Sven Karlsson"]}]}, {"DBLP title": "Iterative Schedule Optimization for Parallelization in the Polyhedron Model.", "DBLP authors": ["Stefan Ganser", "Armin Gr\u00f6\u00dflinger", "Norbert Siegmund", "Sven Apel", "Christian Lengauer"], "year": 2017, "doi": "https://doi.org/10.1145/3109482", "OA papers": [{"PaperId": "https://openalex.org/W2747830075", "PaperTitle": "Iterative Schedule Optimization for Parallelization in the Polyhedron Model", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Passau": 4.0, "Bauhaus University, Weimar": 1.0}, "Authors": ["Stefan Ganser", "Armin Grosslinger", "Norbert Siegmund", "Sven Apel", "Christian Lengauer"]}]}, {"DBLP title": "HAP: Hybrid-Memory-Aware Partition in Shared Last-Level Cache.", "DBLP authors": ["Wei Wei", "Dejun Jiang", "Jin Xiong", "Mingyu Chen"], "year": 2017, "doi": "https://doi.org/10.1145/3106340", "OA papers": [{"PaperId": "https://openalex.org/W2752650511", "PaperTitle": "HAP", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Institute of Computing Technology": 2.0, "University of Chinese Academy of Sciences": 2.0}, "Authors": ["Wei Wei", "Dejun Jiang", "Jin Xiong", "Mingyu Chen"]}]}, {"DBLP title": "Providing Predictable Performance via a Slowdown Estimation Model.", "DBLP authors": ["Dongliang Xiong", "Kai Huang", "Xiaowen Jiang", "Xiaolang Yan"], "year": 2017, "doi": "https://doi.org/10.1145/3124451", "OA papers": [{"PaperId": "https://openalex.org/W2746476565", "PaperTitle": "Providing Predictable Performance via a Slowdown Estimation Model", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Zhejiang University": 4.0}, "Authors": ["Dongliang Xiong", "Kai Huang", "Xiaowen Jiang", "Xiaolang Yan"]}]}, {"DBLP title": "Programming Heterogeneous Systems from an Image Processing DSL.", "DBLP authors": ["Jing Pu", "Steven Bell", "Xuan Yang", "Jeff Setter", "Stephen Richardson", "Jonathan Ragan-Kelley", "Mark Horowitz"], "year": 2017, "doi": "https://doi.org/10.1145/3107953", "OA papers": [{"PaperId": "https://openalex.org/W2544002786", "PaperTitle": "Programming Heterogeneous Systems from an Image Processing DSL", "Year": 2017, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Stanford University": 6.0, "University of California, Berkeley": 1.0}, "Authors": ["Jing Pu", "Steven E. J. Bell", "Xuan Yang", "Jeff Setter", "Stephen M. Richardson", "Jonathan Ragan-Kelley", "Mark Horowitz"]}]}, {"DBLP title": "Efficient Generation of Compact Execution Traces for Multicore Architectural Simulations.", "DBLP authors": ["Ayman Hroub", "Muhammad E. S. Elrabaa", "Muhamed F. Mudawar", "Ahmad Khayyat"], "year": 2017, "doi": "https://doi.org/10.1145/3106342", "OA papers": [{"PaperId": "https://openalex.org/W2752214316", "PaperTitle": "Efficient Generation of Compact Execution Traces for Multicore Architectural Simulations", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"King Fahd University of Petroleum and Minerals": 4.0}, "Authors": ["Ayman Hroub", "Muhammad E. S. Elrabaa", "Muhamed F. Mudawar", "Ahmad Khayyat"]}]}, {"DBLP title": "MATOG: Array Layout Auto-Tuning for CUDA.", "DBLP authors": ["Nicolas Weber", "Michael Goesele"], "year": 2017, "doi": "https://doi.org/10.1145/3106341", "OA papers": [{"PaperId": "https://openalex.org/W2729851701", "PaperTitle": "MATOG", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Darmstadt": 2.0}, "Authors": ["Nicolas Weber", "Michael Goesele"]}]}, {"DBLP title": "MiCOMP: Mitigating the Compiler Phase-Ordering Problem Using Optimization Sub-Sequences and Machine Learning.", "DBLP authors": ["Amir Hossein Ashouri", "Andrea Bignoli", "Gianluca Palermo", "Cristina Silvano", "Sameer Kulkarni", "John Cavazos"], "year": 2017, "doi": "https://doi.org/10.1145/3124452", "OA papers": [{"PaperId": "https://openalex.org/W2751901133", "PaperTitle": "MiCOMP", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of Toronto": 1.0, "Politecnico di Milano": 3.0, "University of Delaware": 2.0}, "Authors": ["Amir H. Ashouri", "A Bignoli", "Gianluca Palermo", "Cristina Silvano", "Sameer S. Kulkarni", "John Cavazos"]}]}, {"DBLP title": "An Architecture for Integrated Near-Data Processors.", "DBLP authors": ["Erik Vermij", "Leandro Fiorin", "Rik Jongerius", "Christoph Hagleitner", "Jan van Lunteren", "Koen Bertels"], "year": 2017, "doi": "https://doi.org/10.1145/3127069", "OA papers": [{"PaperId": "https://openalex.org/W2751182785", "PaperTitle": "An Architecture for Integrated Near-Data Processors", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM (Netherlands)": 3.0, "IBM Research - Zurich": 2.0, "Delft University of Technology": 1.0}, "Authors": ["Erik Vermij", "Leandro Fiorin", "Rik Jongerius", "Christoph Hagleitner", "Jan van Lunteren", "Koen Bertels"]}]}, {"DBLP title": "SWITCHES: A Lightweight Runtime for Dataflow Execution of Tasks on Many-Cores.", "DBLP authors": ["Andreas Diavastos", "Pedro Trancoso"], "year": 2017, "doi": "https://doi.org/10.1145/3127068", "OA papers": [{"PaperId": "https://openalex.org/W2751208315", "PaperTitle": "SWITCHES", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cyprus": 1.5, "Cyprus University of Technology": 0.5}, "Authors": ["Andreas Diavastos", "Pedro Trancoso"]}]}, {"DBLP title": "Cooperative Multi-Agent Reinforcement Learning-Based Co-optimization of Cores, Caches, and On-chip Network.", "DBLP authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"], "year": 2017, "doi": "https://doi.org/10.1145/3132170", "OA papers": [{"PaperId": "https://openalex.org/W2768195099", "PaperTitle": "Cooperative Multi-Agent Reinforcement Learning-Based Co-optimization of Cores, Caches, and On-chip Network", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Delhi": 2.0, "Intel (India)": 1.0}, "Authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"]}]}, {"DBLP title": "Bringing Parallel Patterns Out of the Corner: The P3 ARSEC Benchmark Suite.", "DBLP authors": ["Daniele De Sensi", "Tiziano De Matteis", "Massimo Torquati", "Gabriele Mencagli", "Marco Danelutto"], "year": 2017, "doi": "https://doi.org/10.1145/3132710", "OA papers": [{"PaperId": "https://openalex.org/W2766111638", "PaperTitle": "Bringing Parallel Patterns Out of the Corner", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Pisa": 5.0}, "Authors": ["Daniele De Sensi", "Tiziano De Matteis", "Massimo Torquati", "Gabriele Mencagli", "Marco Danelutto"]}]}, {"DBLP title": "Cache Exclusivity and Sharing: Theory and Optimization.", "DBLP authors": ["Chencheng Ye", "Chen Ding", "Hao Luo", "Jacob Brock", "Dong Chen", "Hai Jin"], "year": 2017, "doi": "https://doi.org/10.1145/3134437", "OA papers": [{"PaperId": "https://openalex.org/W2769265599", "PaperTitle": "Cache Exclusivity and Sharing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Huazhong University of Science and Technology and the University of Rochester, New York, USA": 1.0, "University of Rochester": 4.0, "Huazhong University of Science and Technology": 1.0}, "Authors": ["Chencheng Ye", "Chen Ding", "Hao Luo", "Jacob Brock", "Dong Chen", "Hai Jin"]}]}, {"DBLP title": "Energy-Efficient Compilation of Irregular Task-Parallel Loops.", "DBLP authors": ["Rahul Shrivastava", "V. Krishna Nandivada"], "year": 2017, "doi": "https://doi.org/10.1145/3136063", "OA papers": [{"PaperId": "https://openalex.org/W2770722083", "PaperTitle": "Energy-Efficient Compilation of Irregular Task-Parallel Loops", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Rahul Shrivastava", "V. Krishna Nandivada"]}]}, {"DBLP title": "Compiler-Assisted Loop Hardening Against Fault Attacks.", "DBLP authors": ["Julien Proy", "Karine Heydemann", "Alexandre Berzati", "Albert Cohen"], "year": 2017, "doi": "https://doi.org/10.1145/3141234", "OA papers": [{"PaperId": "https://openalex.org/W2773049795", "PaperTitle": "Compiler-Assisted Loop Hardening Against Fault Attacks", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"INVIA, France": 2.0, "Universit\u00e9 Paris Cit\u00e9": 0.5, "Sorbonne University": 0.5, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Julien Proy", "Karine Heydemann", "Alexandre Berzati", "Albert Cohen"]}]}, {"DBLP title": "A Transactional Correctness Tool for Abstract Data Types.", "DBLP authors": ["Christina L. Peterson", "Damian Dechev"], "year": 2017, "doi": "https://doi.org/10.1145/3148964", "OA papers": [{"PaperId": "https://openalex.org/W2768327291", "PaperTitle": "A Transactional Correctness Tool for Abstract Data Types", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Christina Hamme Peterson", "Damian Dechev"]}]}, {"DBLP title": "Power Consumption Models for Multi-Tenant Server Infrastructures.", "DBLP authors": ["Matteo Ferroni", "Andrea Corna", "Andrea Damiani", "Rolando Brondolin", "Juan A. Colmenares", "Steven A. Hofmeyr", "John Kubiatowicz", "Marco D. Santambrogio"], "year": 2017, "doi": "https://doi.org/10.1145/3148965", "OA papers": [{"PaperId": "https://openalex.org/W2770126384", "PaperTitle": "Power Consumption Models for Multi-Tenant Server Infrastructures", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Politecnico di Milano": 5.0, "Samsung (United States)": 1.0, "Lawrence Berkeley National Laboratory": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Matteo Ferroni", "Andrea Corna", "Andrea Damiani", "Rolando Brondolin", "Juan Carlos Colmenares", "Steven Hofmeyr", "John Kubiatowicz", "Marco D. Santambrogio"]}]}, {"DBLP title": "CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance.", "DBLP authors": ["Milad Mohammadi", "Tor M. Aamodt", "William J. Dally"], "year": 2017, "doi": "https://doi.org/10.1145/3151034", "OA papers": [{"PaperId": "https://openalex.org/W2775727119", "PaperTitle": "CG-OoO", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stanford University": 2.0, "University of British Columbia": 1.0}, "Authors": ["Milad Mohammadi", "Tor M. Aamodt", "William J. Dally"]}]}, {"DBLP title": "ECS: Error-Correcting Strings for Lifetime Improvements in Nonvolatile Memories.", "DBLP authors": ["Shivam Swami", "Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2017, "doi": "https://doi.org/10.1145/3151083", "OA papers": [{"PaperId": "https://openalex.org/W2774677654", "PaperTitle": "ECS", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Shivam Swami", "Poovaiah M. Palangappa", "Kartik Mohanram"]}]}, {"DBLP title": "SLOOP: QoS-Supervised Loop Execution to Reduce Energy on Heterogeneous Architectures.", "DBLP authors": ["Muhammad Waqar Azhar", "Per Stenstr\u00f6m", "Vassilis Papaefstathiou"], "year": 2017, "doi": "https://doi.org/10.1145/3148053", "OA papers": [{"PaperId": "https://openalex.org/W2772163480", "PaperTitle": "SLOOP", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chalmers University of Technology": 3.0}, "Authors": ["M. Waqar Azhar", "Per Stenstr\u00f6m", "Vassilis Papaefstathiou"]}]}, {"DBLP title": "MBZip: Multiblock Data Compression.", "DBLP authors": ["Kanakagiri Raghavendra", "Biswabandan Panda", "Madhu Mutyam"], "year": 2017, "doi": "https://doi.org/10.1145/3151033", "OA papers": [{"PaperId": "https://openalex.org/W2771609513", "PaperTitle": "MBZip", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Raghavendra Kanakagiri", "Biswabandan Panda", "Madhu Mutyam"]}]}, {"DBLP title": "Fuse: Accurate Multiplexing of Hardware Performance Counters Across Executions.", "DBLP authors": ["Richard Neill", "Andi Drebes", "Antoniu Pop"], "year": 2017, "doi": "https://doi.org/10.1145/3148054", "OA papers": [{"PaperId": "https://openalex.org/W2623247943", "PaperTitle": "Fuse", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Manchester": 3.0}, "Authors": ["Richard Neill", "Andi Drebes", "Antoniu Pop"]}]}, {"DBLP title": "Could Compression Be of General Use? Evaluating Memory Compression across Domains.", "DBLP authors": ["Somayeh Sardashti", "David A. Wood"], "year": 2017, "doi": "https://doi.org/10.1145/3138805", "OA papers": [{"PaperId": "https://openalex.org/W2774409802", "PaperTitle": "Could Compression Be of General Use? Evaluating Memory Compression across Domains", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Somayeh Sardashti", "David A. Wood"]}]}, {"DBLP title": "Improving the Efficiency of GPGPU Work-Queue Through Data Awareness.", "DBLP authors": ["Libo Huang", "Ya-Shuai L\u00fc", "Li Shen", "Zhiying Wang"], "year": 2017, "doi": "https://doi.org/10.1145/3151035", "OA papers": [{"PaperId": "https://openalex.org/W2774112409", "PaperTitle": "Improving the Efficiency of GPGPU Work-Queue Through Data Awareness", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 3.0, "Space Engineering University": 1.0}, "Authors": ["Libo Huang", "Ya-shuai L\u00fc", "Li Shen", "Zhiying Wang"]}]}, {"DBLP title": "A Framework for Automated and Controlled Floating-Point Accuracy Reduction in Graphics Applications on GPUs.", "DBLP authors": ["Alexandra Angerd", "Erik Sintorn", "Per Stenstr\u00f6m"], "year": 2017, "doi": "https://doi.org/10.1145/3151032", "OA papers": [{"PaperId": "https://openalex.org/W2771613338", "PaperTitle": "A Framework for Automated and Controlled Floating-Point Accuracy Reduction in Graphics Applications on GPUs", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chalmers University of Technology": 3.0}, "Authors": ["Alexandra Angerd", "Erik Sintorn", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach.", "DBLP authors": ["Jaime Arteaga", "St\u00e9phane Zuckerman", "Guang R. Gao"], "year": 2017, "doi": "https://doi.org/10.1145/3155288", "OA papers": [{"PaperId": "https://openalex.org/W2773150715", "PaperTitle": "Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Delaware": 2.0, "Michigan Technological University": 1.0}, "Authors": ["Jaime Arteaga", "St\u00e9phane Zuckerman", "Guang R. Gao"]}]}, {"DBLP title": "CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory.", "DBLP authors": ["Ramyad Hadidi", "Lifeng Nai", "Hyojong Kim", "Hyesoon Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3155287", "OA papers": [{"PaperId": "https://openalex.org/W2776052384", "PaperTitle": "CAIRO", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Ramyad Hadidi", "Lifeng Nai", "Hyesoon Kim"]}]}, {"DBLP title": "Triple Engine Processor (TEP): A Heterogeneous Near-Memory Processor for Diverse Kernel Operations.", "DBLP authors": ["Hongyeol Lim", "Giho Park"], "year": 2017, "doi": "https://doi.org/10.1145/3155920", "OA papers": [{"PaperId": "https://openalex.org/W2775998749", "PaperTitle": "Triple Engine Processor (TEP)", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sejong University": 2.0}, "Authors": ["Hong-Yeol Lim", "Gi-Ho Park"]}]}, {"DBLP title": "ReDirect: Reconfigurable Directories for Multicore Architectures.", "DBLP authors": ["George Patsilaras", "James Tuck"], "year": 2017, "doi": "https://doi.org/10.1145/3162015", "OA papers": [{"PaperId": "https://openalex.org/W2777541610", "PaperTitle": "ReDirect", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Qualcomm (United Kingdom)": 1.0, "North Carolina State University": 1.0}, "Authors": ["George Patsilaras", "James Tuck"]}]}, {"DBLP title": "HAShCache: Heterogeneity-Aware Shared DRAMCache for Integrated Heterogeneous Systems.", "DBLP authors": ["Adarsh Patil", "Ramaswamy Govindarajan"], "year": 2017, "doi": "https://doi.org/10.1145/3158641", "OA papers": [{"PaperId": "https://openalex.org/W2780898194", "PaperTitle": "HAShCache", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Adarsh Patil", "Ramaswamy Govindarajan"]}]}, {"DBLP title": "Optimizing Affine Control With Semantic Factorizations.", "DBLP authors": ["Christophe Alias", "Alexandru Plesco"], "year": 2017, "doi": "https://doi.org/10.1145/3162017", "OA papers": [{"PaperId": "https://openalex.org/W2739413883", "PaperTitle": "Optimizing Affine Control With Semantic Factorizations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Lyon System": 0.5, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 0.5, "XtremLogic SAS, France": 1.0}, "Authors": ["Christophe Alias", "Alexandru Plesco"]}]}, {"DBLP title": "Data-Driven Concurrency for High Performance Computing.", "DBLP authors": ["George Matheou", "Paraskevas Evripidou"], "year": 2017, "doi": "https://doi.org/10.1145/3162014", "OA papers": [{"PaperId": "https://openalex.org/W2780488395", "PaperTitle": "Data-Driven Concurrency for High Performance Computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Cyprus": 2.0}, "Authors": ["George Matheou", "Paraskevas Evripidou"]}]}, {"DBLP title": "SCALO: Scalability-Aware Parallelism Orchestration for Multi-Threaded Workloads.", "DBLP authors": ["Giorgis Georgakoudis", "Hans Vandierendonck", "Peter Thoman", "Bronis R. de Supinski", "Thomas Fahringer", "Dimitrios S. Nikolopoulos"], "year": 2017, "doi": "https://doi.org/10.1145/3158643", "OA papers": [{"PaperId": "https://openalex.org/W2769464294", "PaperTitle": "SCALO", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Queen's University Belfast": 4.0, "Universit\u00e4t Innsbruck": 2.0}, "Authors": ["Giorgis Georgakoudis", "Hans Vandierendonck", "Peter Thoman", "Bronis R. de Supinski", "Thomas Fahringer", "Dimitrios S. Nikolopoulos"]}]}, {"DBLP title": "Optimization of Triangular and Banded Matrix Operations Using 2d-Packed Layouts.", "DBLP authors": ["Toufik Baroudi", "Rachid Seghir", "Vincent Loechner"], "year": 2017, "doi": "https://doi.org/10.1145/3162016", "OA papers": [{"PaperId": "https://openalex.org/W2779347689", "PaperTitle": "Optimization of Triangular and Banded Matrix Operations Using 2d-Packed Layouts", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Batna 1": 2.0, "University of Strasbourg": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Toufik Baroudi", "Rachid Seghir", "Vincent Loechner"]}]}]