#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5ea356ccb200 .scope module, "tb_adc_spi_slave" "tb_adc_spi_slave" 2 14;
 .timescale -9 -12;
P_0x5ea356ccb390 .param/l "ADDR_CTRL_REG" 1 2 29, C4<00>;
P_0x5ea356ccb3d0 .param/l "ADDR_DATA_REG" 1 2 31, C4<10>;
P_0x5ea356ccb410 .param/l "ADDR_OFFSET_REG" 1 2 32, C4<11>;
P_0x5ea356ccb450 .param/l "ADDR_STATUS_REG" 1 2 30, C4<01>;
P_0x5ea356ccb490 .param/l "CLEAR" 1 2 27, C4<11>;
P_0x5ea356ccb4d0 .param/l "CLK_PERIOD" 1 2 19, +C4<00000000000000000000000000001010>;
P_0x5ea356ccb510 .param/l "READ" 1 2 24, C4<00>;
P_0x5ea356ccb550 .param/l "SCK_PERIOD" 1 2 20, +C4<0000000000000000000000000000000000000000000000000000000001100100>;
P_0x5ea356ccb590 .param/l "SET" 1 2 26, C4<10>;
P_0x5ea356ccb5d0 .param/l "S_IDLE" 1 2 23, C4<00>;
P_0x5ea356ccb610 .param/l "WRITE" 1 2 25, C4<01>;
v0x5ea356d87700_0 .var "clk", 0 0;
v0x5ea356d877c0_0 .var "cs", 0 0;
v0x5ea356d87860_0 .var/i "errors", 31 0;
v0x5ea356d87900_0 .var "expected_val", 11 0;
v0x5ea356d879c0_0 .net "miso", 0 0, L_0x5ea356d882e0;  1 drivers
v0x5ea356d87ab0_0 .var "mosi", 0 0;
v0x5ea356d87b80_0 .var "reset_", 0 0;
v0x5ea356d87c50_0 .var "rx_word", 15 0;
v0x5ea356d87cf0_0 .var "sck", 0 0;
v0x5ea356d87dc0_0 .var/i "test_case_count", 31 0;
v0x5ea356d87e60_0 .var "tx_word", 15 0;
E_0x5ea356d2f4f0 .event posedge, v0x5ea356d86c70_0;
S_0x5ea356d2ba70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 221, 2 221 0, S_0x5ea356ccb200;
 .timescale -9 -12;
v0x5ea356cfdf60_0 .var/i "i", 31 0;
S_0x5ea356d84b40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 228, 2 228 0, S_0x5ea356ccb200;
 .timescale -9 -12;
v0x5ea356cfe060_0 .var/i "i", 31 0;
S_0x5ea356d84d80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 251, 2 251 0, S_0x5ea356ccb200;
 .timescale -9 -12;
v0x5ea356cfe6a0_0 .var/i "i", 31 0;
S_0x5ea356d84fa0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 270, 2 270 0, S_0x5ea356ccb200;
 .timescale -9 -12;
v0x5ea356cfe770_0 .var/i "i", 31 0;
S_0x5ea356d851e0 .scope module, "dut" "adc_spi_slave" 2 55, 3 18 0, S_0x5ea356ccb200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "sck";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
P_0x5ea356d85410 .param/l "ADDR_CTRL_REG" 1 3 46, C4<00>;
P_0x5ea356d85450 .param/l "ADDR_DATA_REG" 1 3 48, C4<10>;
P_0x5ea356d85490 .param/l "ADDR_OFFSET_REG" 1 3 49, C4<11>;
P_0x5ea356d854d0 .param/l "ADDR_STATUS_REG" 1 3 47, C4<01>;
P_0x5ea356d85510 .param/l "CLEAR" 1 3 43, C4<11>;
P_0x5ea356d85550 .param/l "READ" 1 3 40, C4<00>;
P_0x5ea356d85590 .param/l "SET" 1 3 42, C4<10>;
P_0x5ea356d855d0 .param/l "S_IDLE" 1 3 35, C4<00>;
P_0x5ea356d85610 .param/l "S_LATCH" 1 3 37, C4<11>;
P_0x5ea356d85650 .param/l "S_SHIFT" 1 3 36, C4<01>;
P_0x5ea356d85690 .param/l "WRITE" 1 3 41, C4<01>;
L_0x5ea356cfde50 .functor NOT 1, v0x5ea356d86eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5ea356cfe590 .functor AND 1, L_0x5ea356cfde50, v0x5ea356d86df0_0, C4<1>, C4<1>;
L_0x5ea356d884f0 .functor NOT 1, v0x5ea356d86df0_0, C4<0>, C4<0>, C4<0>;
L_0x5ea356d885e0 .functor AND 1, v0x5ea356d86eb0_0, L_0x5ea356d884f0, C4<1>, C4<1>;
v0x5ea356cfc020_0 .net *"_ivl_12", 0 0, L_0x5ea356cfde50;  1 drivers
v0x5ea356d85d40_0 .net *"_ivl_16", 0 0, L_0x5ea356d884f0;  1 drivers
o0x709a160ef138 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x5ea356d85e20_0 name=_ivl_6
v0x5ea356d85ee0_0 .net *"_ivl_9", 0 0, L_0x5ea356d881b0;  1 drivers
v0x5ea356d85fc0_0 .net "addr_buffer", 1 0, L_0x5ea356d88040;  1 drivers
v0x5ea356d860f0_0 .net "clk", 0 0, v0x5ea356d87700_0;  1 drivers
v0x5ea356d861b0_0 .net "cmd_buffer", 1 0, L_0x5ea356d87f40;  1 drivers
v0x5ea356d86290_0 .var "counter", 4 0;
v0x5ea356d86370_0 .net "cs", 0 0, v0x5ea356d877c0_0;  1 drivers
v0x5ea356d86430_0 .var "ctrl_reg", 11 0;
v0x5ea356d86510_0 .var "data_reg", 11 0;
v0x5ea356d865f0_0 .net "miso", 0 0, L_0x5ea356d882e0;  alias, 1 drivers
v0x5ea356d866b0_0 .var "miso_data_buffer", 11 0;
v0x5ea356d86790_0 .net "mosi", 0 0, v0x5ea356d87ab0_0;  1 drivers
v0x5ea356d86850_0 .net "mosi_data_buffer", 11 0, L_0x5ea356d88110;  1 drivers
v0x5ea356d86930_0 .net "negedge_sck_pulse", 0 0, L_0x5ea356d885e0;  1 drivers
v0x5ea356d869f0_0 .var "next_state", 1 0;
v0x5ea356d86ad0_0 .var "offset_reg", 11 0;
v0x5ea356d86bb0_0 .net "posedge_sck_pulse", 0 0, L_0x5ea356cfe590;  1 drivers
v0x5ea356d86c70_0 .net "reset_", 0 0, v0x5ea356d87b80_0;  1 drivers
v0x5ea356d86d30_0 .net "sck", 0 0, v0x5ea356d87cf0_0;  1 drivers
v0x5ea356d86df0_0 .var "sck_sync1", 0 0;
v0x5ea356d86eb0_0 .var "sck_sync2", 0 0;
v0x5ea356d86f70_0 .var "shift_reg", 15 0;
v0x5ea356d87050_0 .var "state_reg", 1 0;
v0x5ea356d87130_0 .var "status_reg", 11 0;
E_0x5ea356d2e230/0 .event negedge, v0x5ea356d86c70_0;
E_0x5ea356d2e230/1 .event posedge, v0x5ea356d860f0_0;
E_0x5ea356d2e230 .event/or E_0x5ea356d2e230/0, E_0x5ea356d2e230/1;
E_0x5ea356d2cd00 .event anyedge, v0x5ea356d87050_0, v0x5ea356d86370_0, v0x5ea356d86290_0;
L_0x5ea356d87f40 .part v0x5ea356d86f70_0, 14, 2;
L_0x5ea356d88040 .part v0x5ea356d86f70_0, 12, 2;
L_0x5ea356d88110 .part v0x5ea356d86f70_0, 0, 12;
L_0x5ea356d881b0 .part v0x5ea356d866b0_0, 11, 1;
L_0x5ea356d882e0 .functor MUXZ 1, L_0x5ea356d881b0, o0x709a160ef138, v0x5ea356d877c0_0, C4<>;
S_0x5ea356d872d0 .scope task, "spi_transaction" "spi_transaction" 2 84, 2 84 0, S_0x5ea356ccb200;
 .timescale -9 -12;
v0x5ea356d87460_0 .var/i "i", 31 0;
v0x5ea356d87560_0 .var "rx_data", 15 0;
v0x5ea356d87640_0 .var "tx_data", 15 0;
TD_tb_adc_spi_slave.spi_transaction ;
    %vpi_call 2 87 "$display", "@%0tns:   [SPI TX] -> 0x%h (CMD: %b, ADDR: %b, DATA: 0x%h)", $time, v0x5ea356d87640_0, &PV<v0x5ea356d87640_0, 14, 2>, &PV<v0x5ea356d87640_0, 12, 2>, &PV<v0x5ea356d87640_0, 0, 12> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ea356d87460_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x5ea356d87460_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5ea356d87640_0;
    %load/vec4 v0x5ea356d87460_0;
    %part/s 1;
    %store/vec4 v0x5ea356d87ab0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %load/vec4 v0x5ea356d879c0_0;
    %ix/getv/s 4, v0x5ea356d87460_0;
    %store/vec4 v0x5ea356d87560_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x5ea356d87460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5ea356d87460_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87ab0_0, 0, 1;
    %vpi_call 2 109 "$display", "@%0tns:   [SPI RX] <- 0x%h (DATA: 0x%h)", $time, v0x5ea356d87560_0, &PV<v0x5ea356d87560_0, 0, 12> {0 0 0};
    %delay 20000, 0;
    %end;
    .scope S_0x5ea356d851e0;
T_1 ;
    %wait E_0x5ea356d2e230;
    %load/vec4 v0x5ea356d86c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea356d86df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea356d86eb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ea356d86d30_0;
    %assign/vec4 v0x5ea356d86df0_0, 0;
    %load/vec4 v0x5ea356d86df0_0;
    %assign/vec4 v0x5ea356d86eb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ea356d851e0;
T_2 ;
    %wait E_0x5ea356d2e230;
    %load/vec4 v0x5ea356d86c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ea356d87050_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ea356d869f0_0;
    %assign/vec4 v0x5ea356d87050_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ea356d851e0;
T_3 ;
    %wait E_0x5ea356d2cd00;
    %load/vec4 v0x5ea356d87050_0;
    %store/vec4 v0x5ea356d869f0_0, 0, 2;
    %load/vec4 v0x5ea356d87050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ea356d869f0_0, 0, 2;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5ea356d86370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ea356d869f0_0, 0, 2;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5ea356d86370_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.9, 8;
    %load/vec4 v0x5ea356d86290_0;
    %cmpi/e 16, 0, 5;
    %flag_or 8, 4;
T_3.9;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ea356d869f0_0, 0, 2;
T_3.7 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5ea356d86370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ea356d869f0_0, 0, 2;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ea356d869f0_0, 0, 2;
T_3.11 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ea356d851e0;
T_4 ;
    %wait E_0x5ea356d2e230;
    %load/vec4 v0x5ea356d86c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ea356d86290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ea356d86f70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5ea356d866b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5ea356d86430_0, 0;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x5ea356d87130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5ea356d86510_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5ea356d86ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ea356d87050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5ea356d86bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0x5ea356d86290_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5ea356d86790_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5ea356d86290_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5ea356d86f70_0, 4, 5;
    %load/vec4 v0x5ea356d86290_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ea356d86290_0, 0;
T_4.6 ;
    %load/vec4 v0x5ea356d86290_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v0x5ea356d861b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0x5ea356d85fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 2989, 0, 12;
    %assign/vec4 v0x5ea356d866b0_0, 0;
    %jmp T_4.18;
T_4.13 ;
    %load/vec4 v0x5ea356d86430_0;
    %assign/vec4 v0x5ea356d866b0_0, 0;
    %jmp T_4.18;
T_4.14 ;
    %load/vec4 v0x5ea356d87130_0;
    %assign/vec4 v0x5ea356d866b0_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x5ea356d86510_0;
    %assign/vec4 v0x5ea356d866b0_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %load/vec4 v0x5ea356d86ad0_0;
    %assign/vec4 v0x5ea356d866b0_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
T_4.11 ;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x5ea356d86290_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.19, 5;
    %load/vec4 v0x5ea356d86930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %load/vec4 v0x5ea356d866b0_0;
    %parti/s 11, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5ea356d866b0_0, 0;
T_4.21 ;
T_4.19 ;
T_4.10 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5ea356d86290_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0x5ea356d85fc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x5ea356d861b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.30;
T_4.27 ;
    %load/vec4 v0x5ea356d86850_0;
    %assign/vec4 v0x5ea356d86430_0, 0;
    %jmp T_4.30;
T_4.28 ;
    %load/vec4 v0x5ea356d86430_0;
    %load/vec4 v0x5ea356d86850_0;
    %or;
    %assign/vec4 v0x5ea356d86430_0, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x5ea356d86430_0;
    %load/vec4 v0x5ea356d86850_0;
    %inv;
    %and;
    %assign/vec4 v0x5ea356d86430_0, 0;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
T_4.25 ;
T_4.23 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ea356d86290_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ea356ccb200;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5ea356d87dc0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5ea356ccb200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87700_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ea356d87700_0;
    %inv;
    %store/vec4 v0x5ea356d87700_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5ea356ccb200;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87b80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d87b80_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5ea356ccb200;
T_8 ;
    %vpi_call 2 119 "$dumpfile", "iverilog/wave_files/tb_adc_spi_slave.vcd" {0 0 0};
    %vpi_call 2 120 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ea356ccb200 {0 0 0};
    %vpi_call 2 122 "$display", "\012@%0tns: [INFO] Starting ADC SPI Slave Verification...\012", $time {0 0 0};
    %wait E_0x5ea356d2f4f0;
    %delay 10000, 0;
    %vpi_call 2 128 "$display", "@%0tns: --- Test Case 1: Reset Verification ---", $time {0 0 0};
    %vpi_call 2 129 "$display", "  Action: Reading from ADDR_STATUS_REG to verify reset value." {0 0 0};
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %load/vec4 v0x5ea356d87e60_0;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/e 2048, 0, 12;
    %jmp/0xz  T_8.0, 6;
    %vpi_call 2 133 "$display", "@%0tns: [PASS] Device correctly reset and status_reg reads 0x800.", $time {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 135 "$display", "@%0tns: [FAIL] Device did not reset correctly. Read 0x%h from status_reg.", $time, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.1 ;
    %vpi_call 2 140 "$display", "\012@%0tns: --- Test Case 2: Basic WRITE Command ---", $time {0 0 0};
    %vpi_call 2 141 "$display", "  Action: Writing 0xA5A to ADDR_CTRL_REG." {0 0 0};
    %pushi/vec4 19034, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %load/vec4 v0x5ea356d87e60_0;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %vpi_call 2 144 "$display", "  Action: Reading back from ADDR_CTRL_REG to verify." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %load/vec4 v0x5ea356d87e60_0;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/e 2650, 0, 12;
    %jmp/0xz  T_8.2, 6;
    %vpi_call 2 148 "$display", "@%0tns: [PASS] WRITE command successfully updated ctrl_reg.", $time {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 2 150 "$display", "@%0tns: [FAIL] WRITE command failed. Expected 0x%h, Got 0x%h", $time, 12'b101001011010, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.3 ;
    %vpi_call 2 155 "$display", "\012@%0tns: --- Test Case 3: Basic READ Command (from status_reg) ---", $time {0 0 0};
    %vpi_call 2 156 "$display", "  Action: Reading from ADDR_STATUS_REG." {0 0 0};
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %load/vec4 v0x5ea356d87e60_0;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/e 2048, 0, 12;
    %jmp/0xz  T_8.4, 6;
    %vpi_call 2 160 "$display", "@%0tns: [PASS] READ command successfully returned status_reg value: 0x%h", $time, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call 2 162 "$display", "@%0tns: [FAIL] READ command failed. Expected 0x%h, Got 0x%h", $time, 12'b100000000000, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.5 ;
    %vpi_call 2 167 "$display", "\012@%0tns: --- Test Case 4: SET Command ---", $time {0 0 0};
    %vpi_call 2 168 "$display", "  Action: Writing initial value to ADDR_CTRL_REG." {0 0 0};
    %pushi/vec4 19507, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %vpi_call 2 170 "$display", "  Action: Sending SET command with bitmask." {0 0 0};
    %pushi/vec4 33008, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %pushi/vec4 3315, 0, 12;
    %store/vec4 v0x5ea356d87900_0, 0, 12;
    %vpi_call 2 173 "$display", "  Action: Reading back to verify SET operation." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x5ea356d87900_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 6;
    %vpi_call 2 176 "$display", "@%0tns: [PASS] SET command correctly performed bitwise OR.", $time {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call 2 178 "$display", "@%0tns: [FAIL] SET command failed. Expected 0x%h, Got 0x%h", $time, v0x5ea356d87900_0, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.7 ;
    %vpi_call 2 183 "$display", "\012@%0tns: --- Test Case 5: CLEAR Command ---", $time {0 0 0};
    %vpi_call 2 184 "$display", "  Action: Writing initial value to ADDR_CTRL_REG." {0 0 0};
    %pushi/vec4 19699, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %vpi_call 2 186 "$display", "  Action: Sending CLEAR command with bitmask." {0 0 0};
    %pushi/vec4 52236, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %pushi/vec4 243, 0, 12;
    %store/vec4 v0x5ea356d87900_0, 0, 12;
    %vpi_call 2 189 "$display", "  Action: Reading back to verify CLEAR operation." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x5ea356d87900_0;
    %cmp/e;
    %jmp/0xz  T_8.8, 6;
    %vpi_call 2 192 "$display", "@%0tns: [PASS] CLEAR command correctly performed bitwise AND-NOT.", $time {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call 2 194 "$display", "@%0tns: [FAIL] CLEAR command failed. Expected 0x%h, Got 0x%h", $time, v0x5ea356d87900_0, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.9 ;
    %vpi_call 2 199 "$display", "\012@%0tns: --- Test Case 6: Write to Read-Only Address ---", $time {0 0 0};
    %pushi/vec4 2048, 0, 12;
    %store/vec4 v0x5ea356d87900_0, 0, 12;
    %vpi_call 2 201 "$display", "  Action: Attempting to write 0xBAD to read-only ADDR_STATUS_REG." {0 0 0};
    %pushi/vec4 23469, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %vpi_call 2 203 "$display", "  Action: Reading back to verify register was not changed." {0 0 0};
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x5ea356d87900_0;
    %cmp/e;
    %jmp/0xz  T_8.10, 6;
    %vpi_call 2 206 "$display", "@%0tns: [PASS] Write to read-only address was correctly ignored.", $time {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call 2 208 "$display", "@%0tns: [FAIL] Write to read-only address was not ignored. Got 0x%h", $time, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.11 ;
    %vpi_call 2 213 "$display", "\012@%0tns: --- Test Case 7: Back-to-Back Transactions ---", $time {0 0 0};
    %vpi_call 2 214 "$display", "  Action: Asserting CS for two consecutive transactions." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 219 "$display", "  Action: Transaction 1 - WRITE 0xCDE to ADDR_CTRL_REG." {0 0 0};
    %pushi/vec4 19678, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %fork t_1, S_0x5ea356d2ba70;
    %jmp t_0;
    .scope S_0x5ea356d2ba70;
t_1 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ea356cfdf60_0, 0, 32;
T_8.12 ; Top of for-loop
    %load/vec4 v0x5ea356cfdf60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_8.13, 5;
    %load/vec4 v0x5ea356d87e60_0;
    %load/vec4 v0x5ea356cfdf60_0;
    %part/s 1;
    %store/vec4 v0x5ea356d87ab0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
T_8.14 ; for-loop step statement
    %load/vec4 v0x5ea356cfdf60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5ea356cfdf60_0, 0, 32;
    %jmp T_8.12;
T_8.13 ; for-loop exit label
    %end;
    .scope S_0x5ea356ccb200;
t_0 %join;
    %delay 40000, 0;
    %vpi_call 2 226 "$display", "  Action: Transaction 2 - READ from ADDR_CTRL_REG." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %fork t_3, S_0x5ea356d84b40;
    %jmp t_2;
    .scope S_0x5ea356d84b40;
t_3 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ea356cfe060_0, 0, 32;
T_8.15 ; Top of for-loop
    %load/vec4 v0x5ea356cfe060_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_8.16, 5;
    %load/vec4 v0x5ea356d87e60_0;
    %load/vec4 v0x5ea356cfe060_0;
    %part/s 1;
    %store/vec4 v0x5ea356d87ab0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %load/vec4 v0x5ea356d879c0_0;
    %ix/getv/s 4, v0x5ea356cfe060_0;
    %store/vec4 v0x5ea356d87c50_0, 4, 1;
T_8.17 ; for-loop step statement
    %load/vec4 v0x5ea356cfe060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5ea356cfe060_0, 0, 32;
    %jmp T_8.15;
T_8.16 ; for-loop exit label
    %end;
    .scope S_0x5ea356ccb200;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %vpi_call 2 232 "$display", "@%0tns:   [SPI RX] <- 0x%h (DATA: 0x%h)", $time, v0x5ea356d87c50_0, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %delay 20000, 0;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/e 3294, 0, 12;
    %jmp/0xz  T_8.18, 6;
    %vpi_call 2 235 "$display", "@%0tns: [PASS] Back-to-back transactions handled correctly.", $time {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call 2 237 "$display", "@%0tns: [FAIL] Back-to-back read failed. Expected 0x%h, Got 0x%h", $time, 12'b110011011110, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.19 ;
    %vpi_call 2 242 "$display", "\012@%0tns: --- Test Case 8: Transaction Abort by CS ---", $time {0 0 0};
    %vpi_call 2 243 "$display", "  Action: Writing a known start value (0x123) to ADDR_CTRL_REG." {0 0 0};
    %pushi/vec4 16675, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %pushi/vec4 291, 0, 12;
    %store/vec4 v0x5ea356d87900_0, 0, 12;
    %vpi_call 2 246 "$display", "  Action: Starting a new WRITE, but will abort by de-asserting CS early." {0 0 0};
    %pushi/vec4 20479, 0, 16;
    %store/vec4 v0x5ea356d87e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %fork t_5, S_0x5ea356d84d80;
    %jmp t_4;
    .scope S_0x5ea356d84d80;
t_5 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ea356cfe6a0_0, 0, 32;
T_8.20 ; Top of for-loop
    %load/vec4 v0x5ea356cfe6a0_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_8.21, 5;
    %load/vec4 v0x5ea356d87e60_0;
    %load/vec4 v0x5ea356cfe6a0_0;
    %part/s 1;
    %store/vec4 v0x5ea356d87ab0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
T_8.22 ; for-loop step statement
    %load/vec4 v0x5ea356cfe6a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5ea356cfe6a0_0, 0, 32;
    %jmp T_8.20;
T_8.21 ; for-loop exit label
    %end;
    .scope S_0x5ea356ccb200;
t_4 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %vpi_call 2 255 "$display", "@%0tns:   Action: CS de-asserted. Transaction aborted.", $time {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 257 "$display", "  Action: Reading back from ADDR_CTRL_REG to verify it was not corrupted." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x5ea356d87900_0;
    %cmp/e;
    %jmp/0xz  T_8.23, 6;
    %vpi_call 2 260 "$display", "@%0tns: [PASS] Transaction abort did not corrupt ctrl_reg.", $time {0 0 0};
    %jmp T_8.24;
T_8.23 ;
    %vpi_call 2 262 "$display", "@%0tns: [FAIL] Transaction abort corrupted ctrl_reg. Expected 0x%h, Got 0x%h", $time, v0x5ea356d87900_0, &PV<v0x5ea356d87c50_0, 0, 12> {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.24 ;
    %vpi_call 2 267 "$display", "\012@%0tns: --- Test Case 9: Idle Clocking (CS High) ---", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea356d877c0_0, 0, 1;
    %vpi_call 2 269 "$display", "  Action: Toggling SCK 20 times while CS is high." {0 0 0};
    %fork t_7, S_0x5ea356d84fa0;
    %jmp t_6;
    .scope S_0x5ea356d84fa0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea356cfe770_0, 0, 32;
T_8.25 ; Top of for-loop
    %load/vec4 v0x5ea356cfe770_0;
    %cmpi/s 20, 0, 32;
	  %jmp/0xz T_8.26, 5;
    %load/vec4 v0x5ea356d87cf0_0;
    %inv;
    %store/vec4 v0x5ea356d87cf0_0, 0, 1;
    %delay 50000, 0;
T_8.27 ; for-loop step statement
    %load/vec4 v0x5ea356cfe770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356cfe770_0, 0, 32;
    %jmp T_8.25;
T_8.26 ; for-loop exit label
    %end;
    .scope S_0x5ea356ccb200;
t_6 %join;
    %vpi_call 2 273 "$display", "  Action: Verifying state is still IDLE by performing a valid transaction." {0 0 0};
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/e 2048, 0, 12;
    %jmp/0xz  T_8.28, 4;
    %vpi_call 2 276 "$display", "@%0tns: [PASS] FSM remained in IDLE while unselected SCK toggled.", $time {0 0 0};
    %jmp T_8.29;
T_8.28 ;
    %vpi_call 2 278 "$display", "@%0tns: [FAIL] FSM left IDLE state while unselected.", $time {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.29 ;
    %vpi_call 2 283 "$display", "\012@%0tns: --- Test Case 10: Read from all addresses ---", $time {0 0 0};
    %vpi_call 2 284 "$display", "  Action: Reading from ADDR_DATA_REG and ADDR_OFFSET_REG." {0 0 0};
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/ne 0, 0, 12;
    %jmp/0xz  T_8.30, 4;
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.30 ;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v0x5ea356d87640_0, 0, 16;
    %fork TD_tb_adc_spi_slave.spi_transaction, S_0x5ea356d872d0;
    %join;
    %load/vec4 v0x5ea356d87560_0;
    %store/vec4 v0x5ea356d87c50_0, 0, 16;
    %load/vec4 v0x5ea356d87c50_0;
    %parti/s 12, 0, 2;
    %cmpi/ne 0, 0, 12;
    %jmp/0xz  T_8.32, 4;
    %load/vec4 v0x5ea356d87860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea356d87860_0, 0, 32;
T_8.32 ;
    %vpi_call 2 289 "$display", "@%0tns: [PASS] All remaining registers read successfully.", $time {0 0 0};
    %load/vec4 v0x5ea356d87860_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_call 2 294 "$display", "\012@%0tns: [INFO] All %0d test cases PASSED!", $time, v0x5ea356d87dc0_0 {0 0 0};
    %jmp T_8.35;
T_8.34 ;
    %vpi_call 2 296 "$display", "\012@%0tns: [INFO] %0d out of %0d test cases FAILED.", $time, v0x5ea356d87860_0, v0x5ea356d87dc0_0 {0 0 0};
T_8.35 ;
    %vpi_call 2 298 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "iverilog/testbench/tb_adc_spi_slave.v";
    "verilog/adc_spi_slave.v";
