Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 16 16:15:25 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multiplierTop_timing_summary_routed.rpt -pb multiplierTop_timing_summary_routed.pb -rpx multiplierTop_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplierTop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clkiv/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.411        0.000                      0                   33        0.287        0.000                      0                   33        3.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.411        0.000                      0                   33        0.287        0.000                      0                   33        3.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 3.468ns (45.734%)  route 4.115ns (54.266%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  multiplier/product__0_carry__1/O[1]
                         net (fo=2, routed)           0.672     9.791    loads/product__60_carry__0_i_6_0[1]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.327    10.118 f  loads/product__60_carry__0_i_9/O
                         net (fo=2, routed)           0.861    10.979    loads/product__60_carry__0_i_9_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.356    11.335 r  loads/product__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.983    multiplier/loadout_reg[10][2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620    12.603 r  multiplier/product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.603    multiplier/product__60_carry__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.720 r  multiplier/product__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.720    multiplier/product__60_carry__1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.952 r  multiplier/product__60_carry__2/O[0]
                         net (fo=6, routed)           0.000    12.952    saveProduct/D[0]
    SLICE_X38Y69         FDRE                                         r  saveProduct/loadout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551    14.909    saveProduct/CLK
    SLICE_X38Y69         FDRE                                         r  saveProduct/loadout_reg[15]/C
                         clock pessimism              0.391    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.099    15.363    saveProduct/loadout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 3.456ns (45.648%)  route 4.115ns (54.352%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  multiplier/product__0_carry__1/O[1]
                         net (fo=2, routed)           0.672     9.791    loads/product__60_carry__0_i_6_0[1]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.327    10.118 f  loads/product__60_carry__0_i_9/O
                         net (fo=2, routed)           0.861    10.979    loads/product__60_carry__0_i_9_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.356    11.335 r  loads/product__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.983    multiplier/loadout_reg[10][2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620    12.603 r  multiplier/product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.603    multiplier/product__60_carry__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.940 r  multiplier/product__60_carry__1/O[1]
                         net (fo=17, routed)          0.000    12.940    saveProduct/loadout_reg[14]_2[1]
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.552    14.910    saveProduct/CLK
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[12]/C
                         clock pessimism              0.391    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.099    15.364    saveProduct/loadout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 3.450ns (45.605%)  route 4.115ns (54.395%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  multiplier/product__0_carry__1/O[1]
                         net (fo=2, routed)           0.672     9.791    loads/product__60_carry__0_i_6_0[1]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.327    10.118 f  loads/product__60_carry__0_i_9/O
                         net (fo=2, routed)           0.861    10.979    loads/product__60_carry__0_i_9_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.356    11.335 r  loads/product__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.983    multiplier/loadout_reg[10][2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620    12.603 r  multiplier/product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.603    multiplier/product__60_carry__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.934 r  multiplier/product__60_carry__1/O[3]
                         net (fo=6, routed)           0.000    12.934    saveProduct/loadout_reg[14]_2[3]
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.552    14.910    saveProduct/CLK
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[14]/C
                         clock pessimism              0.391    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.099    15.364    saveProduct/loadout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 3.375ns (45.060%)  route 4.115ns (54.940%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  multiplier/product__0_carry__1/O[1]
                         net (fo=2, routed)           0.672     9.791    loads/product__60_carry__0_i_6_0[1]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.327    10.118 f  loads/product__60_carry__0_i_9/O
                         net (fo=2, routed)           0.861    10.979    loads/product__60_carry__0_i_9_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.356    11.335 r  loads/product__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.983    multiplier/loadout_reg[10][2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620    12.603 r  multiplier/product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.603    multiplier/product__60_carry__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.859 r  multiplier/product__60_carry__1/O[2]
                         net (fo=17, routed)          0.000    12.859    saveProduct/loadout_reg[14]_2[2]
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.552    14.910    saveProduct/CLK
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[13]/C
                         clock pessimism              0.391    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.099    15.364    saveProduct/loadout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 3.351ns (44.884%)  route 4.115ns (55.116%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  multiplier/product__0_carry__1/O[1]
                         net (fo=2, routed)           0.672     9.791    loads/product__60_carry__0_i_6_0[1]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.327    10.118 f  loads/product__60_carry__0_i_9/O
                         net (fo=2, routed)           0.861    10.979    loads/product__60_carry__0_i_9_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.356    11.335 r  loads/product__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.983    multiplier/loadout_reg[10][2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620    12.603 r  multiplier/product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.603    multiplier/product__60_carry__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.835 r  multiplier/product__60_carry__1/O[0]
                         net (fo=17, routed)          0.000    12.835    saveProduct/loadout_reg[14]_2[0]
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.552    14.910    saveProduct/CLK
    SLICE_X38Y68         FDRE                                         r  saveProduct/loadout_reg[11]/C
                         clock pessimism              0.391    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.099    15.364    saveProduct/loadout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 3.102ns (44.046%)  route 3.941ns (55.954%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  multiplier/product__0_carry__1/O[1]
                         net (fo=2, routed)           0.672     9.791    loads/product__60_carry__0_i_6_0[1]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.327    10.118 f  loads/product__60_carry__0_i_9/O
                         net (fo=2, routed)           0.861    10.979    loads/product__60_carry__0_i_9_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.356    11.335 r  loads/product__60_carry__0_i_1/O
                         net (fo=2, routed)           0.474    11.809    loads/op2_reg[6]_0[2]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.348    12.157 r  loads/product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.157    multiplier/loadout_reg[10]_0[3]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.412 r  multiplier/product__60_carry__0/O[3]
                         net (fo=17, routed)          0.000    12.412    saveProduct/loadout_reg[10]_0[3]
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.554    14.912    saveProduct/CLK
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[10]/C
                         clock pessimism              0.391    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)        0.099    15.366    saveProduct/loadout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 2.693ns (44.323%)  route 3.383ns (55.677%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.007 r  multiplier/product__0_carry__1/O[0]
                         net (fo=2, routed)           0.559     9.565    loads/product__60_carry__0_i_6_0[0]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.299     9.864 r  loads/product__60_carry__0_i_11/O
                         net (fo=3, routed)           0.566    10.431    loads/product__60_carry__0_i_11_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.555 r  loads/product__60_carry__0_i_3/O
                         net (fo=1, routed)           0.324    10.879    multiplier/loadout_reg[10][0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    11.445 r  multiplier/product__60_carry__0/O[2]
                         net (fo=17, routed)          0.000    11.445    saveProduct/loadout_reg[10]_0[2]
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.554    14.912    saveProduct/CLK
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[9]/C
                         clock pessimism              0.391    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)        0.099    15.366    saveProduct/loadout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.481ns (43.329%)  route 3.245ns (56.671%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.785 r  multiplier/product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    multiplier/product__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.007 r  multiplier/product__0_carry__1/O[0]
                         net (fo=2, routed)           0.559     9.565    loads/product__60_carry__0_i_6_0[0]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.299     9.864 r  loads/product__60_carry__0_i_11/O
                         net (fo=3, routed)           0.457    10.322    loads/product__60_carry__0_i_11_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.124    10.446 r  loads/product__60_carry__0_i_14/O
                         net (fo=1, routed)           0.295    10.741    loads/product__60_carry__0_i_14_n_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.124    10.865 r  loads/product__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.865    multiplier/loadout_reg[10]_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.095 r  multiplier/product__60_carry__0/O[1]
                         net (fo=19, routed)          0.000    11.095    saveProduct/loadout_reg[10]_0[1]
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.554    14.912    saveProduct/CLK
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[8]/C
                         clock pessimism              0.391    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)        0.099    15.366    saveProduct/loadout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 loads/op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.254ns (42.102%)  route 3.100ns (57.898%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  loads/op2_reg[2]/Q
                         net (fo=16, routed)          1.299     7.125    loads/op2[2]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.148     7.273 r  loads/product__0_carry__0_i_11/O
                         net (fo=1, routed)           0.634     7.907    loads/product__0_carry__0_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.328     8.235 r  loads/product__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.235    multiplier/loadout_reg[6]_2[1]
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.875 r  multiplier/product__0_carry__0/O[3]
                         net (fo=3, routed)           0.728     9.603    loads/loadout_reg[10][1]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.306     9.909 r  loads/product__60_carry__0_i_15/O
                         net (fo=1, routed)           0.438    10.347    loads/product__60_carry__0_i_15_n_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.124    10.471 r  loads/product__60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.471    multiplier/loadout_reg[10]_0[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.723 r  multiplier/product__60_carry__0/O[0]
                         net (fo=16, routed)          0.000    10.723    saveProduct/loadout_reg[10]_0[0]
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.554    14.912    saveProduct/CLK
    SLICE_X38Y67         FDRE                                         r  saveProduct/loadout_reg[7]/C
                         clock pessimism              0.391    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)        0.099    15.366    saveProduct/loadout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 clkiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 2.084ns (38.738%)  route 3.296ns (61.262%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.735     5.369    clkiv/count_reg[0]_0
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518     5.887 f  clkiv/count_reg[6]/Q
                         net (fo=2, routed)           0.896     6.783    clkiv/count_reg[6]
    SLICE_X43Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  clkiv/clk_div_i_5/O
                         net (fo=1, routed)           0.636     7.544    clkiv/clk_div_i_5_n_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.668 r  clkiv/clk_div_i_4/O
                         net (fo=1, routed)           0.714     8.382    clkiv/clk_div_i_4_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.506 f  clkiv/clk_div_i_2/O
                         net (fo=18, routed)          1.049     9.555    clkiv/tc__14
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.679 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.679    clkiv/count[0]_i_6_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.192 r  clkiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    clkiv/count_reg[0]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  clkiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    clkiv/count_reg[4]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  clkiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    clkiv/count_reg[8]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.749 r  clkiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.749    clkiv/count_reg[12]_i_1_n_6
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.556    14.914    clkiv/count_reg[0]_0
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[13]/C
                         clock pessimism              0.429    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.109    15.416    clkiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    clkiv/count_reg[0]_0
    SLICE_X42Y65         FDCE                                         r  clkiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  clkiv/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.774    clkiv/count_reg[11]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  clkiv/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.819    clkiv/count[8]_i_2_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  clkiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clkiv/count_reg[8]_i_1_n_4
    SLICE_X42Y65         FDCE                                         r  clkiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.852     1.977    clkiv/count_reg[0]_0
    SLICE_X42Y65         FDCE                                         r  clkiv/count_reg[11]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134     1.596    clkiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    clkiv/count_reg[0]_0
    SLICE_X42Y63         FDCE                                         r  clkiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  clkiv/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.774    clkiv/count_reg[3]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  clkiv/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.819    clkiv/count[0]_i_3_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  clkiv/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clkiv/count_reg[0]_i_1_n_4
    SLICE_X42Y63         FDCE                                         r  clkiv/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.978    clkiv/count_reg[0]_0
    SLICE_X42Y63         FDCE                                         r  clkiv/count_reg[3]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.134     1.596    clkiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    clkiv/count_reg[0]_0
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  clkiv/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.774    clkiv/count_reg[7]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  clkiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.819    clkiv/count[4]_i_2_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  clkiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clkiv/count_reg[4]_i_1_n_4
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.978    clkiv/count_reg[0]_0
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[7]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134     1.596    clkiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clkiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.461    clkiv/count_reg[0]_0
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  clkiv/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.774    clkiv/count_reg[15]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  clkiv/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.819    clkiv/count[12]_i_2_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  clkiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clkiv/count_reg[12]_i_1_n_4
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.976    clkiv/count_reg[0]_0
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[15]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.134     1.595    clkiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 loads/op2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            saveProduct/loadout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.256ns (59.455%)  route 0.175ns (40.545%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    loads/CLK
    SLICE_X43Y63         FDRE                                         r  loads/op2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  loads/op2_reg[0]/Q
                         net (fo=16, routed)          0.175     1.778    loads/op2[0]
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  loads/product__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.823    multiplier/loadout_reg[2][0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.893 r  multiplier/product__0_carry/O[0]
                         net (fo=7, routed)           0.000     1.893    saveProduct/O[0]
    SLICE_X40Y64         FDRE                                         r  saveProduct/loadout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.978    saveProduct/CLK
    SLICE_X40Y64         FDRE                                         r  saveProduct/loadout_reg[0]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.102     1.579    saveProduct/loadout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clkiv/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.931%)  route 0.219ns (54.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.460    clkiv/count_reg[0]_0
    SLICE_X39Y64         FDCE                                         r  clkiv/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  clkiv/clk_div_reg/Q
                         net (fo=3, routed)           0.219     1.820    clkiv/CLK
    SLICE_X39Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  clkiv/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.865    clkiv/clk_div_i_1_n_0
    SLICE_X39Y64         FDCE                                         r  clkiv/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.976    clkiv/count_reg[0]_0
    SLICE_X39Y64         FDCE                                         r  clkiv/clk_div_reg/C
                         clock pessimism             -0.516     1.460    
    SLICE_X39Y64         FDCE (Hold_fdce_C_D)         0.091     1.551    clkiv/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clkiv/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    clkiv/count_reg[0]_0
    SLICE_X42Y65         FDCE                                         r  clkiv/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  clkiv/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.800    clkiv/count_reg[8]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  clkiv/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.845    clkiv/count[8]_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  clkiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clkiv/count_reg[8]_i_1_n_7
    SLICE_X42Y65         FDCE                                         r  clkiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.852     1.977    clkiv/count_reg[0]_0
    SLICE_X42Y65         FDCE                                         r  clkiv/count_reg[8]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134     1.596    clkiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clkiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    clkiv/count_reg[0]_0
    SLICE_X42Y63         FDCE                                         r  clkiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164     1.626 f  clkiv/count_reg[0]/Q
                         net (fo=3, routed)           0.174     1.800    clkiv/count_reg[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  clkiv/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.845    clkiv/count[0]_i_6_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  clkiv/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clkiv/count_reg[0]_i_1_n_7
    SLICE_X42Y63         FDCE                                         r  clkiv/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.978    clkiv/count_reg[0]_0
    SLICE_X42Y63         FDCE                                         r  clkiv/count_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.134     1.596    clkiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clkiv/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.462    clkiv/count_reg[0]_0
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  clkiv/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.800    clkiv/count_reg[4]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  clkiv/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.845    clkiv/count[4]_i_5_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  clkiv/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clkiv/count_reg[4]_i_1_n_7
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.978    clkiv/count_reg[0]_0
    SLICE_X42Y64         FDCE                                         r  clkiv/count_reg[4]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134     1.596    clkiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 clkiv/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.461    clkiv/count_reg[0]_0
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  clkiv/count_reg[12]/Q
                         net (fo=2, routed)           0.175     1.800    clkiv/count_reg[12]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  clkiv/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.845    clkiv/count[12]_i_5_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  clkiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clkiv/count_reg[12]_i_1_n_7
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.976    clkiv/count_reg[0]_0
    SLICE_X42Y66         FDCE                                         r  clkiv/count_reg[12]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.134     1.595    clkiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y64    clkiv/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y63    clkiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    clkiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    clkiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66    clkiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66    clkiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66    clkiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66    clkiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y63    clkiv/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y64    clkiv/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y64    clkiv/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y63    clkiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y63    clkiv/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y65    clkiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y65    clkiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y65    clkiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y65    clkiv/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y66    clkiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y66    clkiv/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    clkiv/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    clkiv/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    clkiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    clkiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    clkiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    clkiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    clkiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    clkiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    clkiv/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    clkiv/count_reg[12]/C



