==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'intDiv3.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 2255 ; free virtual = 11278
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 2248 ; free virtual = 11278
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 351.793 ; gain = 0.305 ; free physical = 2238 ; free virtual = 11267
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'LUT_r' into 'LUT_div3' (intDiv3.cpp:989) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q' into 'LUT_div3' (intDiv3.cpp:990) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 351.793 ; gain = 0.305 ; free physical = 2234 ; free virtual = 11263
INFO: [XFORM 203-602] Inlining function 'LUT_r1' into 'LUT_r' (intDiv3.cpp:966) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_r2' into 'LUT_r' (intDiv3.cpp:967) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q1' into 'LUT_q' (intDiv3.cpp:974) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q2' into 'LUT_q' (intDiv3.cpp:975) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q3' into 'LUT_q' (intDiv3.cpp:976) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q4' into 'LUT_q' (intDiv3.cpp:977) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_r' into 'LUT_div3' (intDiv3.cpp:989) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q' into 'LUT_div3' (intDiv3.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_div3' into 'intDiv3' (intDiv3.cpp:1008) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 479.488 ; gain = 128.000 ; free physical = 2206 ; free virtual = 11240
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 479.488 ; gain = 128.000 ; free physical = 2203 ; free virtual = 11238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'intDiv3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'intDiv3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.39 seconds; current allocated memory: 82.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'intDiv3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'intDiv3/D_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'intDiv3/q_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'intDiv3/r_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'intDiv3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'intDiv3_mux_646_1_1_1' to 'intDiv3_mux_646_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'intDiv3_mux_646_1bkb': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'intDiv3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 96.909 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 479.488 ; gain = 128.000 ; free physical = 2166 ; free virtual = 11218
INFO: [SYSC 207-301] Generating SystemC RTL for intDiv3.
INFO: [VHDL 208-304] Generating VHDL RTL for intDiv3.
INFO: [VLOG 209-307] Generating Verilog RTL for intDiv3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 240.33 seconds; peak allocated memory: 96.909 MB.
