{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537997338094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537997338098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 18:28:57 2018 " "Processing started: Wed Sep 26 18:28:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537997338098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997338098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_forba -c clock_forba " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_forba -c clock_forba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997338098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537997338732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537997338732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA2-comportamento " "Found design unit 1: ULA2-comportamento" {  } { { "ULA2.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/ULA2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349079 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA2 " "Found entity 1: ULA2" {  } { { "ULA2.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/ULA2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/SM1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349082 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/SM1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349086 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349086 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-arch " "Found design unit 1: mux5to1-arch" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349089 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6to1-arch " "Found design unit 1: mux6to1-arch" {  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349092 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6to1 " "Found entity 1: mux6to1" {  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_forba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_forba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_forba-comportamento " "Found design unit 1: clock_forba-comportamento" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349095 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_forba " "Found entity 1: clock_forba" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divisaoPor2 " "Found design unit 1: divisorGenerico-divisaoPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divisaoGenerica " "Found design unit 2: divisorGenerico-divisaoGenerica" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349098 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349102 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349105 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349108 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/registradorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349112 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-BEHAVIOR " "Found design unit 1: ControlUnit-BEHAVIOR" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/ControlUnit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349116 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50_to_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_50_to_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_50_to_1s-arch " "Found design unit 1: clock_50_to_1s-arch" {  } { { "clock_50_to_1s.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_50_to_1s.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349121 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_50_to_1s " "Found entity 1: clock_50_to_1s" {  } { { "clock_50_to_1s.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_50_to_1s.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537997349121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_forba " "Elaborating entity \"clock_forba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537997349174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxClock clock_forba.vhd(24) " "Verilog HDL or VHDL warning at clock_forba.vhd(24): object \"auxClock\" assigned a value but never read" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537997349175 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxvai_nada clock_forba.vhd(34) " "VHDL Signal Declaration warning at clock_forba.vhd(34): used explicit default value for signal \"auxvai_nada\" because signal was never assigned a value" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537997349175 "|clock_forba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxZeraProximo clock_forba.vhd(37) " "Verilog HDL or VHDL warning at clock_forba.vhd(37): object \"auxZeraProximo\" assigned a value but never read" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537997349175 "|clock_forba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD\"" {  } { { "clock_forba.vhd" "FD" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1 fluxoDados:FD\|mux6to1:muxTempo " "Elaborating entity \"mux6to1\" for hierarchy \"fluxoDados:FD\|mux6to1:muxTempo\"" {  } { { "fluxoDados.vhd" "muxTempo" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349179 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux6to1.vhd(33) " "Inferred latch for \"output\[0\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349180 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux6to1.vhd(33) " "Inferred latch for \"output\[1\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349180 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux6to1.vhd(33) " "Inferred latch for \"output\[2\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349180 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux6to1.vhd(33) " "Inferred latch for \"output\[3\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349180 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 fluxoDados:FD\|mux5to1:muxConstante " "Elaborating entity \"mux5to1\" for hierarchy \"fluxoDados:FD\|mux5to1:muxConstante\"" {  } { { "fluxoDados.vhd" "muxConstante" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349181 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux5to1.vhd(24) " "Inferred latch for \"output\[0\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349182 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux5to1.vhd(24) " "Inferred latch for \"output\[1\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349182 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux5to1.vhd(24) " "Inferred latch for \"output\[2\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349182 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux5to1.vhd(24) " "Inferred latch for \"output\[3\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349182 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDados:FD\|registradorGenerico:un_segundo_reg " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDados:FD\|registradorGenerico:un_segundo_reg\"" {  } { { "fluxoDados.vhd" "un_segundo_reg" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:CU " "Elaborating entity \"SM1\" for hierarchy \"SM1:CU\"" {  } { { "clock_forba.vhd" "CU" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349192 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zeraProximo SM1.vhd(49) " "VHDL Process Statement warning at SM1.vhd(49): inferring latch(es) for signal or variable \"zeraProximo\", which holds its previous value in one or more paths through the process" {  } { { "SM1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/SM1.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537997349193 "|clock_forba|SM1:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zeraProximo SM1.vhd(49) " "Inferred latch for \"zeraProximo\" at SM1.vhd(49)" {  } { { "SM1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/SM1.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997349193 "|clock_forba|SM1:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display0\"" {  } { { "clock_forba.vhd" "display0" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_50_to_1s clock_50_to_1s:clock_1seg " "Elaborating entity \"clock_50_to_1s\" for hierarchy \"clock_50_to_1s:clock_1seg\"" {  } { { "clock_forba.vhd" "clock_1seg" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "clock_forba.vhd" "detectorSub0" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997349205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[0\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[0\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537997349565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[1\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[1\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537997349565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[2\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[2\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537997349565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[3\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[3\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537997349565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxoDados:FD\|mux6to1:muxTempo\|output\[1\] " "Latch fluxoDados:FD\|mux6to1:muxTempo\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537997349810 ""}  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537997349810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxoDados:FD\|mux6to1:muxTempo\|output\[0\] " "Latch fluxoDados:FD\|mux6to1:muxTempo\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537997349811 ""}  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537997349811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxoDados:FD\|mux6to1:muxTempo\|output\[2\] " "Latch fluxoDados:FD\|mux6to1:muxTempo\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537997349811 ""}  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537997349811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxoDados:FD\|mux6to1:muxTempo\|output\[3\] " "Latch fluxoDados:FD\|mux6to1:muxTempo\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537997349811 ""}  } { { "mux6to1.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537997349811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537997349900 "|clock_forba|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537997349900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537997349991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537997350685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537997350685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "clock_forba.vhd" "" { Text "C:/Users/tirta/Desktop/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537997350770 "|clock_forba|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1537997350770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537997350772 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537997350772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537997350772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537997350772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537997350825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 26 18:29:10 2018 " "Processing ended: Wed Sep 26 18:29:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537997350825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537997350825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537997350825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537997350825 ""}
