{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_wf/EDA-1777/32-bit_mode/results_dir/.././rtl/bytewrite_tdp_ram_wf.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "BRAM",
                    "range": {
                        "lsb": 0,
                        "msb": 1023
                    },
                    "type": "REG"
                },
                {
                    "name": "ram_data_a",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "ram_data_b",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 111,
            "parameters": [
                {
                    "name": "NB_COL",
                    "value": 4
                },
                {
                    "name": "COL_WIDTH",
                    "value": 8
                },
                {
                    "name": "RAM_DEPTH",
                    "value": 1024
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "addra",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrb",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dina",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinb",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clka",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clkb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wea",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "web",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ena",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "enb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rsta",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rstb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "regcea",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "regceb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "douta",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doutb",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "bytewrite_tdp_ram_wf"
        }
    ],
    "modules": null
}
