# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do simulate.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 20:17:45 on Oct 23,2018
# vcom -reportprogress 300 mlite_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mlite_pack
# -- Compiling package body mlite_pack
# -- Loading package mlite_pack
# End time: 20:17:45 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 20:17:45 on Oct 23,2018
# vcom -reportprogress 300 my_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package my_package
# -- Compiling package body my_package
# -- Loading package my_package
# End time: 20:17:45 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 20:17:45 on Oct 23,2018
# vcom -reportprogress 300 alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mlite_pack
# -- Compiling entity alu
# -- Compiling architecture logic of alu
# End time: 20:17:45 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 20:17:45 on Oct 23,2018
# vcom -reportprogress 300 mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mlite_pack
# -- Compiling entity mult
# -- Compiling architecture logic of mult
# End time: 20:17:45 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 20:17:45 on Oct 23,2018
# vcom -reportprogress 300 shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mlite_pack
# -- Compiling entity shifter
# -- Compiling architecture logic of shifter
# End time: 20:17:45 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 20:17:45 on Oct 23,2018
# vcom -reportprogress 300 testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package my_package
# -- Loading package mlite_pack
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 20:17:45 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:17:45 on Oct 23,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.my_package(body)
# Loading work.mlite_pack(body)
# Loading work.testbench(behavior)
# Loading work.alu(logic)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mult(logic)
# Loading work.shifter(logic)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5001 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10002 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15003 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20004 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25005 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30006 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35007 ns  Iteration: 1  Instance: :testbench:uut2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40008 ns  Iteration: 1  Instance: :testbench:uut2
# End time: 20:17:52 on Oct 23,2018, Elapsed time: 0:00:07
# Errors: 0, Warnings: 10
