-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_360_12 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ultimate_row_value : IN STD_LOGIC_VECTOR (31 downto 0);
    ultimate_col_value : IN STD_LOGIC_VECTOR (31 downto 0);
    traceback_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_ce0 : OUT STD_LOGIC;
    traceback_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_1_ce0 : OUT STD_LOGIC;
    traceback_V_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_2_ce0 : OUT STD_LOGIC;
    traceback_V_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_3_ce0 : OUT STD_LOGIC;
    traceback_V_3_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_4_ce0 : OUT STD_LOGIC;
    traceback_V_4_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_5_ce0 : OUT STD_LOGIC;
    traceback_V_5_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_6_ce0 : OUT STD_LOGIC;
    traceback_V_6_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_7_ce0 : OUT STD_LOGIC;
    traceback_V_7_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_8_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_8_ce0 : OUT STD_LOGIC;
    traceback_V_8_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_9_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_9_ce0 : OUT STD_LOGIC;
    traceback_V_9_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_10_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_10_ce0 : OUT STD_LOGIC;
    traceback_V_10_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_11_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_11_ce0 : OUT STD_LOGIC;
    traceback_V_11_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_12_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_12_ce0 : OUT STD_LOGIC;
    traceback_V_12_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_13_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_13_ce0 : OUT STD_LOGIC;
    traceback_V_13_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_14_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_14_ce0 : OUT STD_LOGIC;
    traceback_V_14_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    traceback_V_15_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    traceback_V_15_ce0 : OUT STD_LOGIC;
    traceback_V_15_q0 : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_360_12 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal tmp_fu_322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ultimate_col_value_3_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ultimate_row_value_3_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_468 : STD_LOGIC_VECTOR (0 downto 0);
    signal traceback_V_load_reg_552 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_1_load_reg_557 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_2_load_reg_562 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_3_load_reg_567 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_4_load_reg_572 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_5_load_reg_577 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_6_load_reg_582 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_7_load_reg_587 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_8_load_reg_592 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_9_load_reg_597 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_10_load_reg_602 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_11_load_reg_607 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_12_load_reg_612 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_13_load_reg_617 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_14_load_reg_622 : STD_LOGIC_VECTOR (1 downto 0);
    signal traceback_V_15_load_reg_627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln587_fu_358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ultimate_col_value_1_fu_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ultimate_col_value_4_fu_428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_ultimate_col_value_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ultimate_row_value_1_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal ultimate_row_value_4_fu_419_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_ultimate_row_value_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln360_fu_316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1_fu_334_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_344_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln587_fu_330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln587_fu_352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tb_val_fu_381_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tb_val_fu_381_p18 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln364_fu_415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln361_fu_403_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln365_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component seq_align_multiple_mux_164_2_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        din6 : IN STD_LOGIC_VECTOR (1 downto 0);
        din7 : IN STD_LOGIC_VECTOR (1 downto 0);
        din8 : IN STD_LOGIC_VECTOR (1 downto 0);
        din9 : IN STD_LOGIC_VECTOR (1 downto 0);
        din10 : IN STD_LOGIC_VECTOR (1 downto 0);
        din11 : IN STD_LOGIC_VECTOR (1 downto 0);
        din12 : IN STD_LOGIC_VECTOR (1 downto 0);
        din13 : IN STD_LOGIC_VECTOR (1 downto 0);
        din14 : IN STD_LOGIC_VECTOR (1 downto 0);
        din15 : IN STD_LOGIC_VECTOR (1 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component seq_align_multiple_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_164_2_1_1_U717 : component seq_align_multiple_mux_164_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        din2_WIDTH => 2,
        din3_WIDTH => 2,
        din4_WIDTH => 2,
        din5_WIDTH => 2,
        din6_WIDTH => 2,
        din7_WIDTH => 2,
        din8_WIDTH => 2,
        din9_WIDTH => 2,
        din10_WIDTH => 2,
        din11_WIDTH => 2,
        din12_WIDTH => 2,
        din13_WIDTH => 2,
        din14_WIDTH => 2,
        din15_WIDTH => 2,
        din16_WIDTH => 4,
        dout_WIDTH => 2)
    port map (
        din0 => traceback_V_load_reg_552,
        din1 => traceback_V_1_load_reg_557,
        din2 => traceback_V_2_load_reg_562,
        din3 => traceback_V_3_load_reg_567,
        din4 => traceback_V_4_load_reg_572,
        din5 => traceback_V_5_load_reg_577,
        din6 => traceback_V_6_load_reg_582,
        din7 => traceback_V_7_load_reg_587,
        din8 => traceback_V_8_load_reg_592,
        din9 => traceback_V_9_load_reg_597,
        din10 => traceback_V_10_load_reg_602,
        din11 => traceback_V_11_load_reg_607,
        din12 => traceback_V_12_load_reg_612,
        din13 => traceback_V_13_load_reg_617,
        din14 => traceback_V_14_load_reg_622,
        din15 => traceback_V_15_load_reg_627,
        din16 => tb_val_fu_381_p17,
        dout => tb_val_fu_381_p18);

    flow_control_loop_pipe_sequential_init_U : component seq_align_multiple_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ultimate_col_value_1_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ultimate_col_value_1_fu_72 <= ultimate_col_value;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ultimate_col_value_1_fu_72 <= ultimate_col_value_4_fu_428_p2;
            end if; 
        end if;
    end process;

    ultimate_row_value_1_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ultimate_row_value_1_fu_76 <= ultimate_row_value;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ultimate_row_value_1_fu_76 <= ultimate_row_value_4_fu_419_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_reg_468 <= or_ln360_fu_316_p2(31 downto 31);
                ultimate_col_value_3_reg_457 <= ap_sig_allocacmp_ultimate_col_value_3;
                ultimate_row_value_3_reg_462 <= ap_sig_allocacmp_ultimate_row_value_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_468 = ap_const_lv1_0))) then
                traceback_V_10_load_reg_602 <= traceback_V_10_q0;
                traceback_V_11_load_reg_607 <= traceback_V_11_q0;
                traceback_V_12_load_reg_612 <= traceback_V_12_q0;
                traceback_V_13_load_reg_617 <= traceback_V_13_q0;
                traceback_V_14_load_reg_622 <= traceback_V_14_q0;
                traceback_V_15_load_reg_627 <= traceback_V_15_q0;
                traceback_V_1_load_reg_557 <= traceback_V_1_q0;
                traceback_V_2_load_reg_562 <= traceback_V_2_q0;
                traceback_V_3_load_reg_567 <= traceback_V_3_q0;
                traceback_V_4_load_reg_572 <= traceback_V_4_q0;
                traceback_V_5_load_reg_577 <= traceback_V_5_q0;
                traceback_V_6_load_reg_582 <= traceback_V_6_q0;
                traceback_V_7_load_reg_587 <= traceback_V_7_q0;
                traceback_V_8_load_reg_592 <= traceback_V_8_q0;
                traceback_V_9_load_reg_597 <= traceback_V_9_q0;
                traceback_V_load_reg_552 <= traceback_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln587_fu_352_p2 <= std_logic_vector(unsigned(tmp_2_fu_344_p3) + unsigned(trunc_ln587_fu_330_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, tmp_fu_322_p3)
    begin
        if (((tmp_fu_322_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_ultimate_col_value_3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ultimate_col_value_1_fu_72, ultimate_col_value_4_fu_428_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_ultimate_col_value_3 <= ultimate_col_value_4_fu_428_p2;
        else 
            ap_sig_allocacmp_ultimate_col_value_3 <= ultimate_col_value_1_fu_72;
        end if; 
    end process;


    ap_sig_allocacmp_ultimate_row_value_3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ultimate_row_value_1_fu_76, ultimate_row_value_4_fu_419_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_ultimate_row_value_3 <= ultimate_row_value_4_fu_419_p2;
        else 
            ap_sig_allocacmp_ultimate_row_value_3 <= ultimate_row_value_1_fu_76;
        end if; 
    end process;

    lshr_ln1_fu_334_p4 <= ap_sig_allocacmp_ultimate_row_value_3(9 downto 4);
    or_ln360_fu_316_p2 <= (ap_sig_allocacmp_ultimate_row_value_3 or ap_sig_allocacmp_ultimate_col_value_3);
    tb_val_fu_381_p17 <= ultimate_row_value_3_reg_462(4 - 1 downto 0);
    tmp_2_fu_344_p3 <= (lshr_ln1_fu_334_p4 & ap_const_lv10_0);
    tmp_66_fu_407_p3 <= tb_val_fu_381_p18(1 downto 1);
    tmp_fu_322_p3 <= or_ln360_fu_316_p2(31 downto 31);
    traceback_V_10_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_10_ce0 <= ap_const_logic_1;
        else 
            traceback_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_11_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_11_ce0 <= ap_const_logic_1;
        else 
            traceback_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_12_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_12_ce0 <= ap_const_logic_1;
        else 
            traceback_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_13_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_13_ce0 <= ap_const_logic_1;
        else 
            traceback_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_14_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_14_ce0 <= ap_const_logic_1;
        else 
            traceback_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_15_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_15_ce0 <= ap_const_logic_1;
        else 
            traceback_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_1_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_1_ce0 <= ap_const_logic_1;
        else 
            traceback_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_2_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_2_ce0 <= ap_const_logic_1;
        else 
            traceback_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_3_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_3_ce0 <= ap_const_logic_1;
        else 
            traceback_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_4_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_4_ce0 <= ap_const_logic_1;
        else 
            traceback_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_5_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_5_ce0 <= ap_const_logic_1;
        else 
            traceback_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_6_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_6_ce0 <= ap_const_logic_1;
        else 
            traceback_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_7_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_7_ce0 <= ap_const_logic_1;
        else 
            traceback_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_8_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_8_ce0 <= ap_const_logic_1;
        else 
            traceback_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_9_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_9_ce0 <= ap_const_logic_1;
        else 
            traceback_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    traceback_V_address0 <= zext_ln587_fu_358_p1(16 - 1 downto 0);

    traceback_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            traceback_V_ce0 <= ap_const_logic_1;
        else 
            traceback_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln361_fu_403_p1 <= tb_val_fu_381_p18(1 - 1 downto 0);
    trunc_ln587_fu_330_p1 <= ap_sig_allocacmp_ultimate_col_value_3(16 - 1 downto 0);
    ultimate_col_value_4_fu_428_p2 <= std_logic_vector(unsigned(ultimate_col_value_3_reg_457) - unsigned(zext_ln365_fu_424_p1));
    ultimate_row_value_4_fu_419_p2 <= std_logic_vector(unsigned(ultimate_row_value_3_reg_462) - unsigned(zext_ln364_fu_415_p1));
    zext_ln364_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_407_p3),32));
    zext_ln365_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln361_fu_403_p1),32));
    zext_ln587_fu_358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln587_fu_352_p2),64));
end behav;
