// Seed: 3304257629
module module_0 (
    output id_0
    , id_1
);
  logic id_2 = id_1[1] == id_2;
  specify
    specparam id_3 = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_3 = 1;
endmodule
