Fitter Status : Successful - Tue Dec 15 22:55:39 2015
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Cache
Top-level Entity Name : Cache
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 3 %
    Combinational ALUTs : 209 / 12,480 ( 2 % )
    Dedicated logic registers : 254 / 12,480 ( 2 % )
Total registers : 254
Total pins : 282 / 343 ( 82 % )
Total virtual pins : 0
Total block memory bits : 3,072 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
