Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne06.ecn.purdue.edu, pid 6284
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969f0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96a02710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96a0a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96995710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9699d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969a6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969af710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d969ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96954710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9695c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96966710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9696e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96978710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96981710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96989710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96913710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9691b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96925710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9692d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96938710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96940710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9694a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968d3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968e5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96900710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9690a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96892710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9689b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968a4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968ad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968b7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968c0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d968c9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96851710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9685c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96864710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9686d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96877710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96880710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96889710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96812710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9681b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96824710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9682c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96836710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d9683f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96849710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967d2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967db710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967ed710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967f6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96808710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96810710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d96799710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0d967a2710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967ab400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967abe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967b68d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967be358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967beda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967c7828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967d02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967d0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96759780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96761208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96761c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9676a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96773160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96773ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9677c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967860b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96786b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9678f588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9678ffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96718a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967204e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96720f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d967299b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96732438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96732e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9673b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96744390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96744dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9674e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966d72e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966d7d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966e07b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966e9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966e9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966f2710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966fb198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966fbbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96703668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9670d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9670db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966965c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966a0048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966a0a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966a9518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966a9f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966b19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966ba470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966baeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966c3940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966cc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966cce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96655898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9665d320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9665dd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966677f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96670278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96670cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96678748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9772e0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9772eba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96688630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d966120b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d96612b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0d9661a588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9661aeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d96622128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d96622358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d96622588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d966227b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d966229e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d96622c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d96622e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662f0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662f2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662f518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662f748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662f978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662fba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9662fdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0d9663a048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f0d965e1f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0d965ea588>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51971286553000 because a thread reached the max instruction count
