$timescale 1 ps $end
$scope module top $end
$scope module synchronous_ram $end
$var wire 17 # input $end
$var wire 8 $ output $end
$upscope $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$upscope $end
$enddefinitions $end
#0
b0 !
b1 "
b00000000000000000 #
b00000000 $
#50
b1 !
b00001111 $
#51
b0 "
#100
b0 !
#150
b1 !
#151
b00000000000000001 #
#200
b0 !
#250
b1 !
b00001110 $
#251
b00000000000000010 #
#300
b0 !
#350
b1 !
b00001101 $
#351
b00000000000000011 #
#400
b0 !
#450
b1 !
b00001100 $
#451
b00000000000000100 #
#500
b0 !
#550
b1 !
b00001011 $
#551
b00000000000000101 #
#600
b0 !
#650
b1 !
b00001010 $
#651
b00000000000000110 #
#700
b0 !
#750
b1 !
b00001001 $
#751
b00000000000000111 #
#800
b0 !
#850
b1 !
b00001000 $
#851
b00000000000001000 #
#900
b0 !
#950
b1 !
b00000111 $
#951
b00000000000001001 #
#1000
b0 !
#1050
b1 !
b00000110 $
#1051
b00000000000001010 #
#1100
b0 !
#1150
b1 !
b00000101 $
#1151
b00000000000001011 #
#1200
b0 !
#1250
b1 !
b00000100 $
#1251
b00000000000001100 #
#1300
b0 !
#1350
b1 !
b00000011 $
#1351
b00000000000001101 #
#1400
b0 !
#1450
b1 !
b00000010 $
#1451
b00000000000001110 #
#1500
b0 !
#1550
b1 !
b00000001 $
#1551
b00000000000001111 #
#1600
b0 !
#1650
b1 !
b00000000 $
#1651
b00000000000000000 #
#1700
b0 !
#1750
b1 !
b00001111 $
#1751
#1800
b0 !
#1850
#1950
