$date
	Mon Dec 05 21:41:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_shiftregister $end
$var wire 4 ! A_par [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # Clear_b $end
$var reg 4 $ In_par [3:0] $end
$var reg 1 % LSB_in $end
$var reg 1 & MSB_in $end
$var reg 2 ' s [1:0] $end
$scope module M0 $end
$var wire 1 ( A0 $end
$var wire 1 ) A1 $end
$var wire 1 * A2 $end
$var wire 1 + A3 $end
$var wire 1 , I0 $end
$var wire 1 - I1 $end
$var wire 1 . I2 $end
$var wire 1 / I3 $end
$var wire 1 0 S0 $end
$var wire 1 1 S1 $end
$var wire 1 2 clear $end
$var wire 1 3 clk $end
$var wire 1 4 shift_left $end
$var wire 1 5 shift_right $end
$var wire 1 6 y0 $end
$var wire 1 7 y1 $end
$var wire 1 8 y2 $end
$var wire 1 9 y3 $end
$scope module M0 $end
$var wire 1 9 D $end
$var wire 1 2 clear $end
$var wire 1 3 clock $end
$var reg 1 : Q $end
$upscope $end
$scope module M1 $end
$var wire 1 8 D $end
$var wire 1 2 clear $end
$var wire 1 3 clock $end
$var reg 1 ; Q $end
$upscope $end
$scope module M2 $end
$var wire 1 7 D $end
$var wire 1 2 clear $end
$var wire 1 3 clock $end
$var reg 1 < Q $end
$upscope $end
$scope module M3 $end
$var wire 1 6 D $end
$var wire 1 2 clear $end
$var wire 1 3 clock $end
$var reg 1 = Q $end
$upscope $end
$scope module M4 $end
$var wire 1 + I0 $end
$var wire 1 5 I1 $end
$var wire 1 * I2 $end
$var wire 1 / I3 $end
$var wire 1 0 S0 $end
$var wire 1 1 S1 $end
$var reg 1 > y $end
$upscope $end
$scope module M5 $end
$var wire 1 * I0 $end
$var wire 1 + I1 $end
$var wire 1 ) I2 $end
$var wire 1 . I3 $end
$var wire 1 0 S0 $end
$var wire 1 1 S1 $end
$var reg 1 ? y $end
$upscope $end
$scope module M6 $end
$var wire 1 ) I0 $end
$var wire 1 * I1 $end
$var wire 1 ( I2 $end
$var wire 1 - I3 $end
$var wire 1 0 S0 $end
$var wire 1 1 S1 $end
$var reg 1 @ y $end
$upscope $end
$scope module M7 $end
$var wire 1 ( I0 $end
$var wire 1 ) I1 $end
$var wire 1 4 I2 $end
$var wire 1 , I3 $end
$var wire 1 0 S0 $end
$var wire 1 1 S1 $end
$var reg 1 A y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
15
04
03
02
01
00
1/
0.
1-
0,
0+
0*
0)
0(
b0 '
1&
0%
b1010 $
0#
0"
b0 !
$end
#5
1"
13
#10
0"
03
#15
1"
13
#20
0"
03
1#
12
#25
1"
13
#30
0"
03
#35
1"
13
#40
1@
17
1>
19
10
11
0"
03
b11 '
#45
1<
1)
1:
1+
b1010 !
1"
13
#50
0"
03
#55
1"
13
#60
0<
0)
0:
0+
b0 !
0"
03
0#
02
#65
1"
13
#70
0"
03
#75
1"
13
#80
0"
03
1#
12
#85
1:
1+
1<
1)
b1010 !
1"
13
#90
00
01
0"
03
b0 '
#95
1"
13
#100
0"
03
#105
1"
13
#110
0"
03
#115
1"
13
#120
0>
09
0@
07
0:
0+
0<
0)
b0 !
0"
03
0#
02
#125
1"
13
#130
0"
03
1#
12
#135
1"
13
#140
10
0"
03
b1 '
#145
1"
13
#150
0"
03
#155
1"
13
#160
0"
03
#165
1"
13
#170
00
0"
03
b0 '
#175
1"
13
#180
0"
03
#185
1"
13
#190
0"
03
b0 '
0#
02
#195
1"
13
#200
1>
19
11
0"
03
b10 '
1#
12
#205
1?
18
1:
1+
b1000 !
1"
13
#210
0"
03
#215
1@
17
1;
1*
b1100 !
1"
13
#220
0"
03
#225
1A
16
1<
1)
b1110 !
1"
13
#230
0A
06
01
0"
03
b0 '
#235
1"
13
#240
0"
03
#245
1"
13
#250
0"
03
#255
1"
13
#260
0"
03
#265
1"
13
#270
0"
03
#275
1"
13
#280
0"
03
#285
1"
13
#290
0"
03
#295
1"
13
#300
0"
03
