[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PortComplex/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PortComplex/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<226> s<225> l<1:1> el<1:0>
n<> u<2> t<Package> p<28> s<3> l<1:1> el<1:8>
n<pr_pkg> u<3> t<StringConst> p<28> s<26> l<1:9> el<1:15>
n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
n<> u<5> t<Struct_union> p<21> c<4> s<6> l<2:11> el<2:17>
n<> u<6> t<Packed_keyword> p<21> s<13> l<2:18> el<2:24>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
n<alert_p> u<10> t<StringConst> p<11> l<3:11> el<3:18>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:11> el<3:18>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:11> el<3:18>
n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<3:5> el<3:19>
n<> u<14> t<IntVec_TypeLogic> p<15> l<4:5> el<4:10>
n<> u<15> t<Data_type> p<16> c<14> l<4:5> el<4:10>
n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<4:5> el<4:10>
n<alert_n> u<17> t<StringConst> p<18> l<4:11> el<4:18>
n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<4:11> el<4:18>
n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<4:11> el<4:18>
n<> u<20> t<Struct_union_member> p<21> c<16> l<4:5> el<4:19>
n<> u<21> t<Data_type> p<23> c<5> s<22> l<2:11> el<5:4>
n<alert_tx_t> u<22> t<StringConst> p<23> l<5:5> el<5:15>
n<> u<23> t<Type_declaration> p<24> c<21> l<2:3> el<5:16>
n<> u<24> t<Data_declaration> p<25> c<23> l<2:3> el<5:16>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:3> el<5:16>
n<> u<26> t<Package_item> p<28> c<25> s<27> l<2:3> el<5:16>
n<> u<27> t<Endpackage> p<28> l<7:1> el<7:11>
n<> u<28> t<Package_declaration> p<29> c<2> l<1:1> el<7:11>
n<> u<29> t<Description> p<225> c<28> s<57> l<1:1> el<7:11>
n<module> u<30> t<Module_keyword> p<54> s<31> l<9:1> el<9:7>
n<dut> u<31> t<StringConst> p<54> s<53> l<9:8> el<9:11>
n<> u<32> t<PortDir_Out> p<50> s<49> l<10:1> el<10:7>
n<pr_pkg> u<33> t<StringConst> p<34> l<10:8> el<10:14>
n<> u<34> t<Class_type> p<35> c<33> l<10:8> el<10:14>
n<> u<35> t<Class_scope> p<47> c<34> s<36> l<10:8> el<10:16>
n<alert_tx_t> u<36> t<StringConst> p<47> s<46> l<10:16> el<10:26>
n<2> u<37> t<IntConst> p<38> l<10:28> el<10:29>
n<> u<38> t<Primary_literal> p<39> c<37> l<10:28> el<10:29>
n<> u<39> t<Constant_primary> p<40> c<38> l<10:28> el<10:29>
n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<10:28> el<10:29>
n<0> u<41> t<IntConst> p<42> l<10:30> el<10:31>
n<> u<42> t<Primary_literal> p<43> c<41> l<10:30> el<10:31>
n<> u<43> t<Constant_primary> p<44> c<42> l<10:30> el<10:31>
n<> u<44> t<Constant_expression> p<45> c<43> l<10:30> el<10:31>
n<> u<45> t<Constant_range> p<46> c<40> l<10:28> el<10:31>
n<> u<46> t<Packed_dimension> p<47> c<45> l<10:27> el<10:32>
n<> u<47> t<Data_type> p<48> c<35> l<10:8> el<10:32>
n<> u<48> t<Data_type_or_implicit> p<49> c<47> l<10:8> el<10:32>
n<> u<49> t<Net_port_type> p<50> c<48> l<10:8> el<10:32>
n<> u<50> t<Net_port_header> p<52> c<32> s<51> l<10:1> el<10:32>
n<alert_tx_o> u<51> t<StringConst> p<52> l<10:33> el<10:43>
n<> u<52> t<Ansi_port_declaration> p<53> c<50> l<10:1> el<10:43>
n<> u<53> t<List_of_port_declarations> p<54> c<52> l<9:11> el<11:2>
n<> u<54> t<Module_ansi_header> p<56> c<30> s<55> l<9:1> el<11:3>
n<> u<55> t<Endmodule> p<56> l<13:1> el<13:10>
n<> u<56> t<Module_declaration> p<57> c<54> l<9:1> el<13:10>
n<> u<57> t<Description> p<225> c<56> s<163> l<9:1> el<13:10>
n<> u<58> t<Package> p<162> s<59> l<15:1> el<15:8>
n<dm> u<59> t<StringConst> p<162> s<160> l<15:9> el<15:11>
n<> u<60> t<Struct_keyword> p<61> l<16:9> el<16:15>
n<> u<61> t<Struct_union> p<155> c<60> s<62> l<16:9> el<16:15>
n<> u<62> t<Packed_keyword> p<155> s<79> l<16:16> el<16:22>
n<> u<63> t<IntVec_TypeLogic> p<74> s<73> l<17:3> el<17:8>
n<31> u<64> t<IntConst> p<65> l<17:10> el<17:12>
n<> u<65> t<Primary_literal> p<66> c<64> l<17:10> el<17:12>
n<> u<66> t<Constant_primary> p<67> c<65> l<17:10> el<17:12>
n<> u<67> t<Constant_expression> p<72> c<66> s<71> l<17:10> el<17:12>
n<24> u<68> t<IntConst> p<69> l<17:13> el<17:15>
n<> u<69> t<Primary_literal> p<70> c<68> l<17:13> el<17:15>
n<> u<70> t<Constant_primary> p<71> c<69> l<17:13> el<17:15>
n<> u<71> t<Constant_expression> p<72> c<70> l<17:13> el<17:15>
n<> u<72> t<Constant_range> p<73> c<67> l<17:10> el<17:15>
n<> u<73> t<Packed_dimension> p<74> c<72> l<17:9> el<17:16>
n<> u<74> t<Data_type> p<75> c<63> l<17:3> el<17:16>
n<> u<75> t<Data_type_or_void> p<79> c<74> s<78> l<17:3> el<17:16>
n<zero1> u<76> t<StringConst> p<77> l<17:17> el<17:22>
n<> u<77> t<Variable_decl_assignment> p<78> c<76> l<17:17> el<17:22>
n<> u<78> t<List_of_variable_decl_assignments> p<79> c<77> l<17:17> el<17:22>
n<> u<79> t<Struct_union_member> p<155> c<75> s<96> l<17:3> el<17:23>
n<> u<80> t<IntVec_TypeLogic> p<91> s<90> l<18:3> el<18:8>
n<23> u<81> t<IntConst> p<82> l<18:10> el<18:12>
n<> u<82> t<Primary_literal> p<83> c<81> l<18:10> el<18:12>
n<> u<83> t<Constant_primary> p<84> c<82> l<18:10> el<18:12>
n<> u<84> t<Constant_expression> p<89> c<83> s<88> l<18:10> el<18:12>
n<20> u<85> t<IntConst> p<86> l<18:13> el<18:15>
n<> u<86> t<Primary_literal> p<87> c<85> l<18:13> el<18:15>
n<> u<87> t<Constant_primary> p<88> c<86> l<18:13> el<18:15>
n<> u<88> t<Constant_expression> p<89> c<87> l<18:13> el<18:15>
n<> u<89> t<Constant_range> p<90> c<84> l<18:10> el<18:15>
n<> u<90> t<Packed_dimension> p<91> c<89> l<18:9> el<18:16>
n<> u<91> t<Data_type> p<92> c<80> l<18:3> el<18:16>
n<> u<92> t<Data_type_or_void> p<96> c<91> s<95> l<18:3> el<18:16>
n<nscratch> u<93> t<StringConst> p<94> l<18:17> el<18:25>
n<> u<94> t<Variable_decl_assignment> p<95> c<93> l<18:17> el<18:25>
n<> u<95> t<List_of_variable_decl_assignments> p<96> c<94> l<18:17> el<18:25>
n<> u<96> t<Struct_union_member> p<155> c<92> s<113> l<18:3> el<18:26>
n<> u<97> t<IntVec_TypeLogic> p<108> s<107> l<19:3> el<19:8>
n<19> u<98> t<IntConst> p<99> l<19:10> el<19:12>
n<> u<99> t<Primary_literal> p<100> c<98> l<19:10> el<19:12>
n<> u<100> t<Constant_primary> p<101> c<99> l<19:10> el<19:12>
n<> u<101> t<Constant_expression> p<106> c<100> s<105> l<19:10> el<19:12>
n<17> u<102> t<IntConst> p<103> l<19:13> el<19:15>
n<> u<103> t<Primary_literal> p<104> c<102> l<19:13> el<19:15>
n<> u<104> t<Constant_primary> p<105> c<103> l<19:13> el<19:15>
n<> u<105> t<Constant_expression> p<106> c<104> l<19:13> el<19:15>
n<> u<106> t<Constant_range> p<107> c<101> l<19:10> el<19:15>
n<> u<107> t<Packed_dimension> p<108> c<106> l<19:9> el<19:16>
n<> u<108> t<Data_type> p<109> c<97> l<19:3> el<19:16>
n<> u<109> t<Data_type_or_void> p<113> c<108> s<112> l<19:3> el<19:16>
n<zero0> u<110> t<StringConst> p<111> l<19:17> el<19:22>
n<> u<111> t<Variable_decl_assignment> p<112> c<110> l<19:17> el<19:22>
n<> u<112> t<List_of_variable_decl_assignments> p<113> c<111> l<19:17> el<19:22>
n<> u<113> t<Struct_union_member> p<155> c<109> s<120> l<19:3> el<19:23>
n<> u<114> t<IntVec_TypeLogic> p<115> l<20:3> el<20:8>
n<> u<115> t<Data_type> p<116> c<114> l<20:3> el<20:8>
n<> u<116> t<Data_type_or_void> p<120> c<115> s<119> l<20:3> el<20:8>
n<dataaccess> u<117> t<StringConst> p<118> l<20:17> el<20:27>
n<> u<118> t<Variable_decl_assignment> p<119> c<117> l<20:17> el<20:27>
n<> u<119> t<List_of_variable_decl_assignments> p<120> c<118> l<20:17> el<20:27>
n<> u<120> t<Struct_union_member> p<155> c<116> s<137> l<20:3> el<20:28>
n<> u<121> t<IntVec_TypeLogic> p<132> s<131> l<21:3> el<21:8>
n<15> u<122> t<IntConst> p<123> l<21:10> el<21:12>
n<> u<123> t<Primary_literal> p<124> c<122> l<21:10> el<21:12>
n<> u<124> t<Constant_primary> p<125> c<123> l<21:10> el<21:12>
n<> u<125> t<Constant_expression> p<130> c<124> s<129> l<21:10> el<21:12>
n<12> u<126> t<IntConst> p<127> l<21:13> el<21:15>
n<> u<127> t<Primary_literal> p<128> c<126> l<21:13> el<21:15>
n<> u<128> t<Constant_primary> p<129> c<127> l<21:13> el<21:15>
n<> u<129> t<Constant_expression> p<130> c<128> l<21:13> el<21:15>
n<> u<130> t<Constant_range> p<131> c<125> l<21:10> el<21:15>
n<> u<131> t<Packed_dimension> p<132> c<130> l<21:9> el<21:16>
n<> u<132> t<Data_type> p<133> c<121> l<21:3> el<21:16>
n<> u<133> t<Data_type_or_void> p<137> c<132> s<136> l<21:3> el<21:16>
n<datasize> u<134> t<StringConst> p<135> l<21:17> el<21:25>
n<> u<135> t<Variable_decl_assignment> p<136> c<134> l<21:17> el<21:25>
n<> u<136> t<List_of_variable_decl_assignments> p<137> c<135> l<21:17> el<21:25>
n<> u<137> t<Struct_union_member> p<155> c<133> s<154> l<21:3> el<21:26>
n<> u<138> t<IntVec_TypeLogic> p<149> s<148> l<22:3> el<22:8>
n<11> u<139> t<IntConst> p<140> l<22:10> el<22:12>
n<> u<140> t<Primary_literal> p<141> c<139> l<22:10> el<22:12>
n<> u<141> t<Constant_primary> p<142> c<140> l<22:10> el<22:12>
n<> u<142> t<Constant_expression> p<147> c<141> s<146> l<22:10> el<22:12>
n<0> u<143> t<IntConst> p<144> l<22:13> el<22:14>
n<> u<144> t<Primary_literal> p<145> c<143> l<22:13> el<22:14>
n<> u<145> t<Constant_primary> p<146> c<144> l<22:13> el<22:14>
n<> u<146> t<Constant_expression> p<147> c<145> l<22:13> el<22:14>
n<> u<147> t<Constant_range> p<148> c<142> l<22:10> el<22:14>
n<> u<148> t<Packed_dimension> p<149> c<147> l<22:9> el<22:15>
n<> u<149> t<Data_type> p<150> c<138> l<22:3> el<22:15>
n<> u<150> t<Data_type_or_void> p<154> c<149> s<153> l<22:3> el<22:15>
n<dataaddr> u<151> t<StringConst> p<152> l<22:17> el<22:25>
n<> u<152> t<Variable_decl_assignment> p<153> c<151> l<22:17> el<22:25>
n<> u<153> t<List_of_variable_decl_assignments> p<154> c<152> l<22:17> el<22:25>
n<> u<154> t<Struct_union_member> p<155> c<150> l<22:3> el<22:26>
n<> u<155> t<Data_type> p<157> c<61> s<156> l<16:9> el<23:2>
n<hartinfo_t> u<156> t<StringConst> p<157> l<23:3> el<23:13>
n<> u<157> t<Type_declaration> p<158> c<155> l<16:1> el<23:14>
n<> u<158> t<Data_declaration> p<159> c<157> l<16:1> el<23:14>
n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<16:1> el<23:14>
n<> u<160> t<Package_item> p<162> c<159> s<161> l<16:1> el<23:14>
n<> u<161> t<Endpackage> p<162> l<24:1> el<24:11>
n<> u<162> t<Package_declaration> p<163> c<58> l<15:1> el<24:11>
n<> u<163> t<Description> p<225> c<162> s<224> l<15:1> el<24:11>
n<module> u<164> t<Module_keyword> p<221> s<165> l<26:1> el<26:7>
n<dut2> u<165> t<StringConst> p<221> s<181> l<26:8> el<26:12>
n<> u<166> t<IntegerAtomType_Int> p<168> s<167> l<27:11> el<27:14>
n<> u<167> t<Signing_Unsigned> p<168> l<27:15> el<27:23>
n<> u<168> t<Data_type> p<169> c<166> l<27:11> el<27:23>
n<> u<169> t<Data_type_or_implicit> p<179> c<168> s<178> l<27:11> el<27:23>
n<NrHarts> u<170> t<StringConst> p<177> s<176> l<27:31> el<27:38>
n<1> u<171> t<IntConst> p<172> l<27:50> el<27:51>
n<> u<172> t<Primary_literal> p<173> c<171> l<27:50> el<27:51>
n<> u<173> t<Constant_primary> p<174> c<172> l<27:50> el<27:51>
n<> u<174> t<Constant_expression> p<175> c<173> l<27:50> el<27:51>
n<> u<175> t<Constant_mintypmax_expression> p<176> c<174> l<27:50> el<27:51>
n<> u<176> t<Constant_param_expression> p<177> c<175> l<27:50> el<27:51>
n<> u<177> t<Param_assignment> p<178> c<170> l<27:31> el<27:51>
n<> u<178> t<List_of_param_assignments> p<179> c<177> l<27:31> el<27:51>
n<> u<179> t<Parameter_declaration> p<180> c<169> l<27:1> el<27:51>
n<> u<180> t<Parameter_port_declaration> p<181> c<179> l<27:1> el<27:51>
n<> u<181> t<Parameter_port_list> p<221> c<180> s<220> l<26:13> el<28:2>
n<> u<182> t<PortDir_Inp> p<206> s<205> l<30:3> el<30:8>
n<dm> u<183> t<StringConst> p<184> l<30:9> el<30:11>
n<> u<184> t<Class_type> p<185> c<183> l<30:9> el<30:11>
n<> u<185> t<Class_scope> p<203> c<184> s<186> l<30:9> el<30:13>
n<hartinfo_t> u<186> t<StringConst> p<203> s<202> l<30:13> el<30:23>
n<NrHarts> u<187> t<StringConst> p<188> l<30:25> el<30:32>
n<> u<188> t<Primary_literal> p<189> c<187> l<30:25> el<30:32>
n<> u<189> t<Constant_primary> p<190> c<188> l<30:25> el<30:32>
n<> u<190> t<Constant_expression> p<196> c<189> s<195> l<30:25> el<30:32>
n<1> u<191> t<IntConst> p<192> l<30:33> el<30:34>
n<> u<192> t<Primary_literal> p<193> c<191> l<30:33> el<30:34>
n<> u<193> t<Constant_primary> p<194> c<192> l<30:33> el<30:34>
n<> u<194> t<Constant_expression> p<196> c<193> l<30:33> el<30:34>
n<> u<195> t<BinOp_Minus> p<196> s<194> l<30:32> el<30:33>
n<> u<196> t<Constant_expression> p<201> c<190> s<200> l<30:25> el<30:34>
n<0> u<197> t<IntConst> p<198> l<30:35> el<30:36>
n<> u<198> t<Primary_literal> p<199> c<197> l<30:35> el<30:36>
n<> u<199> t<Constant_primary> p<200> c<198> l<30:35> el<30:36>
n<> u<200> t<Constant_expression> p<201> c<199> l<30:35> el<30:36>
n<> u<201> t<Constant_range> p<202> c<196> l<30:25> el<30:36>
n<> u<202> t<Packed_dimension> p<203> c<201> l<30:24> el<30:37>
n<> u<203> t<Data_type> p<204> c<185> l<30:9> el<30:37>
n<> u<204> t<Data_type_or_implicit> p<205> c<203> l<30:9> el<30:37>
n<> u<205> t<Net_port_type> p<206> c<204> l<30:9> el<30:37>
n<> u<206> t<Net_port_header> p<208> c<182> s<207> l<30:3> el<30:37>
n<hartinfo_i> u<207> t<StringConst> p<208> l<30:44> el<30:54>
n<> u<208> t<Ansi_port_declaration> p<220> c<206> s<219> l<30:3> el<30:54>
n<> u<209> t<PortDir_Inp> p<217> s<216> l<31:3> el<31:8>
n<dm> u<210> t<StringConst> p<211> l<31:9> el<31:11>
n<> u<211> t<Class_type> p<212> c<210> l<31:9> el<31:11>
n<> u<212> t<Class_scope> p<214> c<211> s<213> l<31:9> el<31:13>
n<hartinfo_t> u<213> t<StringConst> p<214> l<31:13> el<31:23>
n<> u<214> t<Data_type> p<215> c<212> l<31:9> el<31:23>
n<> u<215> t<Data_type_or_implicit> p<216> c<214> l<31:9> el<31:23>
n<> u<216> t<Net_port_type> p<217> c<215> l<31:9> el<31:23>
n<> u<217> t<Net_port_header> p<219> c<209> s<218> l<31:3> el<31:23>
n<hart_info_i_without_range> u<218> t<StringConst> p<219> l<31:44> el<31:69>
n<> u<219> t<Ansi_port_declaration> p<220> c<217> l<31:3> el<31:69>
n<> u<220> t<List_of_port_declarations> p<221> c<208> l<29:1> el<32:2>
n<> u<221> t<Module_ansi_header> p<223> c<164> s<222> l<26:1> el<32:3>
n<> u<222> t<Endmodule> p<223> l<33:1> el<33:10>
n<> u<223> t<Module_declaration> p<224> c<221> l<26:1> el<33:10>
n<> u<224> t<Description> p<225> c<223> l<26:1> el<33:10>
n<> u<225> t<Source_text> p<226> c<29> l<1:1> el<33:10>
n<> u<226> t<Top_level_rule> c<1> l<1:1> el<34:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:1:1: No timescale set for "pr_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:9:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:15:1: No timescale set for "dm".

[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:26:1: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/PortComplex/dut.sv:1:1: Compile package "pr_pkg".

[INF:CP0301] ${SURELOG_DIR}/tests/PortComplex/dut.sv:15:1: Compile package "dm".

[INF:CP0303] ${SURELOG_DIR}/tests/PortComplex/dut.sv:9:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/PortComplex/dut.sv:26:1: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PortComplex/dut.sv:9:1: Top level module "work@dut".

[NTE:EL0503] ${SURELOG_DIR}/tests/PortComplex/dut.sv:26:1: Top level module "work@dut2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              45
design                                                 1
int_typespec                                           1
logic_net                                              3
logic_typespec                                        16
module_inst                                            9
operation                                              4
package                                                4
packed_array_net                                       2
packed_array_typespec                                  6
param_assign                                           2
parameter                                              2
port                                                   6
range                                                 18
ref_obj                                                7
ref_typespec                                          37
struct_net                                             3
struct_typespec                                        4
typespec_member                                       16
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              45
design                                                 1
int_typespec                                           1
logic_net                                              3
logic_typespec                                        16
module_inst                                            9
operation                                              4
package                                                4
packed_array_net                                       2
packed_array_typespec                                  6
param_assign                                           2
parameter                                              2
port                                                   9
range                                                 18
ref_obj                                               10
ref_typespec                                          40
struct_net                                             3
struct_typespec                                        4
typespec_member                                       16
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortComplex/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortComplex/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortComplex/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:pr_pkg
  |vpiFullName:pr_pkg::
  |vpiTypedef:
  \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
    |vpiParent:
    \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiName:pr_pkg::alert_tx_t
    |vpiInstance:
    \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (alert_p), line:3:11, endln:3:18
      |vpiParent:
      \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
      |vpiName:alert_p
      |vpiTypespec:
      \_ref_typespec: (pr_pkg::pr_pkg::alert_tx_t::alert_p)
        |vpiParent:
        \_typespec_member: (alert_p), line:3:11, endln:3:18
        |vpiFullName:pr_pkg::pr_pkg::alert_tx_t::alert_p
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:10
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (alert_n), line:4:11, endln:4:18
      |vpiParent:
      \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
      |vpiName:alert_n
      |vpiTypespec:
      \_ref_typespec: (pr_pkg::pr_pkg::alert_tx_t::alert_n)
        |vpiParent:
        \_typespec_member: (alert_n), line:4:11, endln:4:18
        |vpiFullName:pr_pkg::pr_pkg::alert_tx_t::alert_n
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pr_pkg
|uhdmallPackages:
\_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
    |vpiParent:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:17:17, endln:17:22
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:zero1
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::zero1)
        |vpiParent:
        \_typespec_member: (zero1), line:17:17, endln:17:22
        |vpiFullName:dm::dm::hartinfo_t::zero1
        |vpiActual:
        \_logic_typespec: , line:17:3, endln:17:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:17
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:17
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (nscratch), line:18:17, endln:18:25
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:nscratch
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::nscratch)
        |vpiParent:
        \_typespec_member: (nscratch), line:18:17, endln:18:25
        |vpiFullName:dm::dm::hartinfo_t::nscratch
        |vpiActual:
        \_logic_typespec: , line:18:3, endln:18:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:18
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:18
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (zero0), line:19:17, endln:19:22
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:zero0
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::zero0)
        |vpiParent:
        \_typespec_member: (zero0), line:19:17, endln:19:22
        |vpiFullName:dm::dm::hartinfo_t::zero0
        |vpiActual:
        \_logic_typespec: , line:19:3, endln:19:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:19
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:19
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:20:17, endln:20:27
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:dataaccess
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::dataaccess)
        |vpiParent:
        \_typespec_member: (dataaccess), line:20:17, endln:20:27
        |vpiFullName:dm::dm::hartinfo_t::dataaccess
        |vpiActual:
        \_logic_typespec: , line:20:3, endln:20:8
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:20
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:20
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (datasize), line:21:17, endln:21:25
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:datasize
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::datasize)
        |vpiParent:
        \_typespec_member: (datasize), line:21:17, endln:21:25
        |vpiFullName:dm::dm::hartinfo_t::datasize
        |vpiActual:
        \_logic_typespec: , line:21:3, endln:21:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaddr), line:22:17, endln:22:25
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:dataaddr
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::dataaddr)
        |vpiParent:
        \_typespec_member: (dataaddr), line:22:17, endln:22:25
        |vpiFullName:dm::dm::hartinfo_t::dataaddr
        |vpiActual:
        \_logic_typespec: , line:22:3, endln:22:15
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:22
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:22
      |vpiRefEndColumnNo:15
  |vpiDefName:dm
|uhdmtopPackages:
\_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:pr_pkg
  |vpiFullName:pr_pkg::
  |vpiTypedef:
  \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
    |vpiParent:
    \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiName:pr_pkg::alert_tx_t
    |vpiInstance:
    \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (alert_p), line:3:11, endln:3:18
      |vpiParent:
      \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
      |vpiName:alert_p
      |vpiTypespec:
      \_ref_typespec: (pr_pkg::pr_pkg::alert_tx_t::alert_p)
        |vpiParent:
        \_typespec_member: (alert_p), line:3:11, endln:3:18
        |vpiFullName:pr_pkg::pr_pkg::alert_tx_t::alert_p
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:10
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (alert_n), line:4:11, endln:4:18
      |vpiParent:
      \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
      |vpiName:alert_n
      |vpiTypespec:
      \_ref_typespec: (pr_pkg::pr_pkg::alert_tx_t::alert_n)
        |vpiParent:
        \_typespec_member: (alert_n), line:4:11, endln:4:18
        |vpiFullName:pr_pkg::pr_pkg::alert_tx_t::alert_n
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pr_pkg
  |vpiTop:1
|uhdmtopPackages:
\_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
    |vpiParent:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:17:17, endln:17:22
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:zero1
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::zero1)
        |vpiParent:
        \_typespec_member: (zero1), line:17:17, endln:17:22
        |vpiFullName:dm::dm::hartinfo_t::zero1
        |vpiActual:
        \_logic_typespec: , line:17:3, endln:17:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:17
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:17
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (nscratch), line:18:17, endln:18:25
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:nscratch
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::nscratch)
        |vpiParent:
        \_typespec_member: (nscratch), line:18:17, endln:18:25
        |vpiFullName:dm::dm::hartinfo_t::nscratch
        |vpiActual:
        \_logic_typespec: , line:18:3, endln:18:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:18
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:18
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (zero0), line:19:17, endln:19:22
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:zero0
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::zero0)
        |vpiParent:
        \_typespec_member: (zero0), line:19:17, endln:19:22
        |vpiFullName:dm::dm::hartinfo_t::zero0
        |vpiActual:
        \_logic_typespec: , line:19:3, endln:19:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:19
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:19
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:20:17, endln:20:27
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:dataaccess
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::dataaccess)
        |vpiParent:
        \_typespec_member: (dataaccess), line:20:17, endln:20:27
        |vpiFullName:dm::dm::hartinfo_t::dataaccess
        |vpiActual:
        \_logic_typespec: , line:20:3, endln:20:8
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:20
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:20
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (datasize), line:21:17, endln:21:25
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:datasize
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::datasize)
        |vpiParent:
        \_typespec_member: (datasize), line:21:17, endln:21:25
        |vpiFullName:dm::dm::hartinfo_t::datasize
        |vpiActual:
        \_logic_typespec: , line:21:3, endln:21:16
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaddr), line:22:17, endln:22:25
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:dataaddr
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::dataaddr)
        |vpiParent:
        \_typespec_member: (dataaddr), line:22:17, endln:22:25
        |vpiFullName:dm::dm::hartinfo_t::dataaddr
        |vpiActual:
        \_logic_typespec: , line:22:3, endln:22:15
      |vpiRefFile:${SURELOG_DIR}/tests/PortComplex/dut.sv
      |vpiRefLineNo:22
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:22
      |vpiRefEndColumnNo:15
  |vpiDefName:dm
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.alert_tx_o), line:10:33, endln:10:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiName:alert_tx_o
    |vpiFullName:work@dut.alert_tx_o
    |vpiNetType:1
  |vpiPort:
  \_port: (alert_tx_o), line:10:33, endln:10:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.alert_tx_o.alert_tx_o), line:10:33, endln:10:43
      |vpiParent:
      \_port: (alert_tx_o), line:10:33, endln:10:43
      |vpiName:alert_tx_o
      |vpiFullName:work@dut.alert_tx_o.alert_tx_o
      |vpiActual:
      \_logic_net: (work@dut.alert_tx_o), line:10:33, endln:10:43
    |vpiTypedef:
    \_ref_typespec: (work@dut.alert_tx_o)
      |vpiParent:
      \_port: (alert_tx_o), line:10:33, endln:10:43
      |vpiFullName:work@dut.alert_tx_o
      |vpiActual:
      \_packed_array_typespec: 
|uhdmallModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@dut2.NrHarts)
      |vpiParent:
      \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
      |vpiFullName:work@dut2.NrHarts
      |vpiActual:
      \_int_typespec: , line:27:11, endln:27:23
    |vpiName:NrHarts
    |vpiFullName:work@dut2.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:27:31, endln:27:51
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiRhs:
    \_constant: , line:27:50, endln:27:51
      |vpiParent:
      \_param_assign: , line:27:31, endln:27:51
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@dut2)
        |vpiParent:
        \_constant: , line:27:50, endln:27:51
        |vpiFullName:work@dut2
        |vpiActual:
        \_int_typespec: , line:27:11, endln:27:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hartinfo_i
    |vpiFullName:work@dut2.hartinfo_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hart_info_i_without_range
    |vpiFullName:work@dut2.hart_info_i_without_range
    |vpiNetType:1
  |vpiPort:
  \_port: (hartinfo_i), line:30:44, endln:30:54
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.hartinfo_i.hartinfo_i), line:30:44, endln:30:54
      |vpiParent:
      \_port: (hartinfo_i), line:30:44, endln:30:54
      |vpiName:hartinfo_i
      |vpiFullName:work@dut2.hartinfo_i.hartinfo_i
      |vpiActual:
      \_logic_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
    |vpiTypedef:
    \_ref_typespec: (work@dut2.hartinfo_i)
      |vpiParent:
      \_port: (hartinfo_i), line:30:44, endln:30:54
      |vpiFullName:work@dut2.hartinfo_i
      |vpiActual:
      \_packed_array_typespec: 
  |vpiPort:
  \_port: (hart_info_i_without_range), line:31:44, endln:31:69
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.hart_info_i_without_range.hart_info_i_without_range), line:31:44, endln:31:69
      |vpiParent:
      \_port: (hart_info_i_without_range), line:31:44, endln:31:69
      |vpiName:hart_info_i_without_range
      |vpiFullName:work@dut2.hart_info_i_without_range.hart_info_i_without_range
      |vpiActual:
      \_logic_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
    |vpiTypedef:
    \_ref_typespec: (work@dut2.hart_info_i_without_range)
      |vpiParent:
      \_port: (hart_info_i_without_range), line:31:44, endln:31:69
      |vpiFullName:work@dut2.hart_info_i_without_range
      |vpiActual:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_packed_array_net: (work@dut.alert_tx_o), line:10:33, endln:10:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiName:alert_tx_o
    |vpiFullName:work@dut.alert_tx_o
    |vpiNetType:1
    |vpiRange:
    \_range: , line:10:27, endln:10:32
      |vpiParent:
      \_packed_array_net: (work@dut.alert_tx_o), line:10:33, endln:10:43
      |vpiLeftRange:
      \_constant: , line:10:28, endln:10:29
        |vpiParent:
        \_range: , line:10:27, endln:10:32
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:10:30, endln:10:31
        |vpiParent:
        \_range: , line:10:27, endln:10:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_net: (work@dut.alert_tx_o.alert_tx_o)
      |vpiParent:
      \_packed_array_net: (work@dut.alert_tx_o), line:10:33, endln:10:43
      |vpiTypespec:
      \_ref_typespec: (work@dut.alert_tx_o.alert_tx_o)
        |vpiParent:
        \_struct_net: (work@dut.alert_tx_o.alert_tx_o)
        |vpiFullName:work@dut.alert_tx_o.alert_tx_o
        |vpiActual:
        \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
      |vpiName:alert_tx_o
      |vpiFullName:work@dut.alert_tx_o.alert_tx_o
  |vpiTopModule:1
  |vpiPort:
  \_port: (alert_tx_o), line:10:33, endln:10:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.alert_tx_o), line:10:33, endln:10:43
      |vpiParent:
      \_port: (alert_tx_o), line:10:33, endln:10:43
      |vpiName:alert_tx_o
      |vpiFullName:work@dut.alert_tx_o
      |vpiActual:
      \_packed_array_net: (work@dut.alert_tx_o), line:10:33, endln:10:43
    |vpiTypedef:
    \_ref_typespec: (work@dut.alert_tx_o)
      |vpiParent:
      \_port: (alert_tx_o), line:10:33, endln:10:43
      |vpiFullName:work@dut.alert_tx_o
      |vpiActual:
      \_packed_array_typespec: 
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
|uhdmtopModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
  |vpiName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@dut2.NrHarts)
      |vpiParent:
      \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
      |vpiFullName:work@dut2.NrHarts
      |vpiActual:
      \_int_typespec: , line:27:11, endln:27:23
    |vpiName:NrHarts
    |vpiFullName:work@dut2.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:27:31, endln:27:51
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiRhs:
    \_constant: , line:27:50, endln:27:51
      |vpiParent:
      \_param_assign: , line:27:31, endln:27:51
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@dut2)
        |vpiParent:
        \_constant: , line:27:50, endln:27:51
        |vpiFullName:work@dut2
        |vpiActual:
        \_int_typespec: , line:27:11, endln:27:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
  |vpiDefName:work@dut2
  |vpiTop:1
  |vpiNet:
  \_packed_array_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hartinfo_i
    |vpiFullName:work@dut2.hartinfo_i
    |vpiNetType:1
    |vpiRange:
    \_range: , line:30:24, endln:30:37
      |vpiParent:
      \_packed_array_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
      |vpiLeftRange:
      \_constant: , line:30:25, endln:30:32
        |vpiParent:
        \_range: , line:30:24, endln:30:37
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:30:35, endln:30:36
        |vpiParent:
        \_range: , line:30:24, endln:30:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_net: (work@dut2.hartinfo_i.hartinfo_i)
      |vpiParent:
      \_packed_array_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
      |vpiTypespec:
      \_ref_typespec: (work@dut2.hartinfo_i.hartinfo_i)
        |vpiParent:
        \_struct_net: (work@dut2.hartinfo_i.hartinfo_i)
        |vpiFullName:work@dut2.hartinfo_i.hartinfo_i
        |vpiActual:
        \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiName:hartinfo_i
      |vpiFullName:work@dut2.hartinfo_i.hartinfo_i
  |vpiNet:
  \_struct_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@dut2.hart_info_i_without_range)
      |vpiParent:
      \_struct_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
      |vpiFullName:work@dut2.hart_info_i_without_range
      |vpiActual:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
    |vpiName:hart_info_i_without_range
    |vpiFullName:work@dut2.hart_info_i_without_range
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (hartinfo_i), line:30:44, endln:30:54
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.hartinfo_i), line:30:44, endln:30:54
      |vpiParent:
      \_port: (hartinfo_i), line:30:44, endln:30:54
      |vpiName:hartinfo_i
      |vpiFullName:work@dut2.hartinfo_i
      |vpiActual:
      \_packed_array_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
    |vpiTypedef:
    \_ref_typespec: (work@dut2.hartinfo_i)
      |vpiParent:
      \_port: (hartinfo_i), line:30:44, endln:30:54
      |vpiFullName:work@dut2.hartinfo_i
      |vpiActual:
      \_packed_array_typespec: 
    |vpiInstance:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
  |vpiPort:
  \_port: (hart_info_i_without_range), line:31:44, endln:31:69
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
      |vpiParent:
      \_port: (hart_info_i_without_range), line:31:44, endln:31:69
      |vpiName:hart_info_i_without_range
      |vpiFullName:work@dut2.hart_info_i_without_range
      |vpiActual:
      \_struct_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
    |vpiTypedef:
    \_ref_typespec: (work@dut2.hart_info_i_without_range)
      |vpiParent:
      \_port: (hart_info_i_without_range), line:31:44, endln:31:69
      |vpiFullName:work@dut2.hart_info_i_without_range
      |vpiActual:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
    |vpiInstance:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
\_weaklyReferenced:
\_logic_typespec: , line:3:5, endln:3:10
  |vpiParent:
  \_typespec_member: (alert_p), line:3:11, endln:3:18
  |vpiInstance:
  \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (alert_n), line:4:11, endln:4:18
  |vpiInstance:
  \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
\_logic_typespec: , line:3:5, endln:3:10
  |vpiParent:
  \_typespec_member: (alert_p), line:3:11, endln:3:18
  |vpiInstance:
  \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (alert_n), line:4:11, endln:4:18
  |vpiInstance:
  \_package: pr_pkg (pr_pkg::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
\_logic_typespec: , line:17:3, endln:17:16
  |vpiParent:
  \_typespec_member: (zero1), line:17:17, endln:17:22
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:17:9, endln:17:16
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:16
    |vpiLeftRange:
    \_constant: , line:17:10, endln:17:12
      |vpiParent:
      \_range: , line:17:9, endln:17:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:13, endln:17:15
      |vpiParent:
      \_range: , line:17:9, endln:17:16
      |vpiDecompile:24
      |vpiSize:64
      |UINT:24
      |vpiConstType:9
\_logic_typespec: , line:18:3, endln:18:16
  |vpiParent:
  \_typespec_member: (nscratch), line:18:17, endln:18:25
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:18:9, endln:18:16
    |vpiParent:
    \_logic_typespec: , line:18:3, endln:18:16
    |vpiLeftRange:
    \_constant: , line:18:10, endln:18:12
      |vpiParent:
      \_range: , line:18:9, endln:18:16
      |vpiDecompile:23
      |vpiSize:64
      |UINT:23
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:13, endln:18:15
      |vpiParent:
      \_range: , line:18:9, endln:18:16
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
\_logic_typespec: , line:19:3, endln:19:16
  |vpiParent:
  \_typespec_member: (zero0), line:19:17, endln:19:22
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:19:9, endln:19:16
    |vpiParent:
    \_logic_typespec: , line:19:3, endln:19:16
    |vpiLeftRange:
    \_constant: , line:19:10, endln:19:12
      |vpiParent:
      \_range: , line:19:9, endln:19:16
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:13, endln:19:15
      |vpiParent:
      \_range: , line:19:9, endln:19:16
      |vpiDecompile:17
      |vpiSize:64
      |UINT:17
      |vpiConstType:9
\_logic_typespec: , line:20:3, endln:20:8
  |vpiParent:
  \_typespec_member: (dataaccess), line:20:17, endln:20:27
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
\_logic_typespec: , line:21:3, endln:21:16
  |vpiParent:
  \_typespec_member: (datasize), line:21:17, endln:21:25
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:21:9, endln:21:16
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:16
    |vpiLeftRange:
    \_constant: , line:21:10, endln:21:12
      |vpiParent:
      \_range: , line:21:9, endln:21:16
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:13, endln:21:15
      |vpiParent:
      \_range: , line:21:9, endln:21:16
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:15
  |vpiParent:
  \_typespec_member: (dataaddr), line:22:17, endln:22:25
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:22:9, endln:22:15
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:15
    |vpiLeftRange:
    \_constant: , line:22:10, endln:22:12
      |vpiParent:
      \_range: , line:22:9, endln:22:15
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:13, endln:22:14
      |vpiParent:
      \_range: , line:22:9, endln:22:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:3, endln:17:16
  |vpiParent:
  \_typespec_member: (zero1), line:17:17, endln:17:22
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:17:9, endln:17:16
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:16
    |vpiLeftRange:
    \_constant: , line:17:10, endln:17:12
      |vpiParent:
      \_range: , line:17:9, endln:17:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:13, endln:17:15
      |vpiParent:
      \_range: , line:17:9, endln:17:16
      |vpiDecompile:24
      |vpiSize:64
      |UINT:24
      |vpiConstType:9
\_logic_typespec: , line:18:3, endln:18:16
  |vpiParent:
  \_typespec_member: (nscratch), line:18:17, endln:18:25
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:18:9, endln:18:16
    |vpiParent:
    \_logic_typespec: , line:18:3, endln:18:16
    |vpiLeftRange:
    \_constant: , line:18:10, endln:18:12
      |vpiParent:
      \_range: , line:18:9, endln:18:16
      |vpiDecompile:23
      |vpiSize:64
      |UINT:23
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:13, endln:18:15
      |vpiParent:
      \_range: , line:18:9, endln:18:16
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
\_logic_typespec: , line:19:3, endln:19:16
  |vpiParent:
  \_typespec_member: (zero0), line:19:17, endln:19:22
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:19:9, endln:19:16
    |vpiParent:
    \_logic_typespec: , line:19:3, endln:19:16
    |vpiLeftRange:
    \_constant: , line:19:10, endln:19:12
      |vpiParent:
      \_range: , line:19:9, endln:19:16
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:13, endln:19:15
      |vpiParent:
      \_range: , line:19:9, endln:19:16
      |vpiDecompile:17
      |vpiSize:64
      |UINT:17
      |vpiConstType:9
\_logic_typespec: , line:20:3, endln:20:8
  |vpiParent:
  \_typespec_member: (dataaccess), line:20:17, endln:20:27
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
\_logic_typespec: , line:21:3, endln:21:16
  |vpiParent:
  \_typespec_member: (datasize), line:21:17, endln:21:25
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:21:9, endln:21:16
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:16
    |vpiLeftRange:
    \_constant: , line:21:10, endln:21:12
      |vpiParent:
      \_range: , line:21:9, endln:21:16
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:13, endln:21:15
      |vpiParent:
      \_range: , line:21:9, endln:21:16
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:15
  |vpiParent:
  \_typespec_member: (dataaddr), line:22:17, endln:22:25
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiRange:
  \_range: , line:22:9, endln:22:15
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:15
    |vpiLeftRange:
    \_constant: , line:22:10, endln:22:12
      |vpiParent:
      \_range: , line:22:9, endln:22:15
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:13, endln:22:14
      |vpiParent:
      \_range: , line:22:9, endln:22:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:27:11, endln:27:23
  |vpiParent:
  \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38
\_packed_array_typespec: 
  |vpiRange:
  \_range: , line:10:27, endln:10:32
    |vpiParent:
    \_packed_array_typespec: 
    |vpiLeftRange:
    \_constant: , line:10:28, endln:10:29
      |vpiParent:
      \_range: , line:10:27, endln:10:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:30, endln:10:31
      |vpiParent:
      \_range: , line:10:27, endln:10:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: 
    |vpiActual:
    \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
\_packed_array_typespec: 
  |vpiRange:
  \_range: , line:30:24, endln:30:37
    |vpiParent:
    \_packed_array_typespec: 
    |vpiLeftRange:
    \_constant: , line:30:25, endln:30:32
      |vpiParent:
      \_range: , line:30:24, endln:30:37
      |vpiDecompile:0
      |vpiSize:64
      |INT:0
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:30:35, endln:30:36
      |vpiParent:
      \_range: , line:30:24, endln:30:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: 
    |vpiActual:
    \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
\_packed_array_typespec: 
  |vpiRange:
  \_range: , line:10:27, endln:10:32
    |vpiParent:
    \_packed_array_typespec: 
    |vpiLeftRange:
    \_constant: , line:10:28, endln:10:29
      |vpiParent:
      \_range: , line:10:27, endln:10:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:30, endln:10:31
      |vpiParent:
      \_range: , line:10:27, endln:10:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: 
    |vpiActual:
    \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
\_packed_array_typespec: 
  |vpiRange:
  \_range: , line:30:24, endln:30:37
    |vpiParent:
    \_packed_array_typespec: 
    |vpiLeftRange:
    \_operation: , line:30:25, endln:30:34
      |vpiParent:
      \_range: , line:30:24, endln:30:37
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NrHarts), line:30:25, endln:30:32
        |vpiParent:
        \_operation: , line:30:25, endln:30:34
        |vpiName:NrHarts
      |vpiOperand:
      \_constant: , line:30:33, endln:30:34
        |vpiParent:
        \_operation: , line:30:25, endln:30:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:30:35, endln:30:36
      |vpiParent:
      \_range: , line:30:24, endln:30:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: 
    |vpiActual:
    \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:23:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/PortComplex/dut.sv | ${SURELOG_DIR}/build/regression/PortComplex/roundtrip/dut_000.sv | 8 | 33 |