Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 12 11:54:49 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZAES_wrapper_timing_summary_routed.rpt -pb ZAES_wrapper_timing_summary_routed.pb -rpx ZAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.208        0.000                      0                 3758        0.088        0.000                      0                 3758        4.020        0.000                       0                  1680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.208        0.000                      0                 3758        0.088        0.000                      0                 3758        4.020        0.000                       0                  1680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 2.950ns (40.163%)  route 4.395ns (59.837%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.680     2.974    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y30         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.428 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/DOADO[4]
                         net (fo=4, routed)           1.670     7.098    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/DOADO[4]
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.222 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ram_reg_i_259__0/O
                         net (fo=1, routed)           0.670     7.892    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_fu_897_p2[4]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.016 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ram_reg_i_174__0/O
                         net (fo=1, routed)           0.779     8.796    ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_15
    SLICE_X29Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.920 f  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_92/O
                         net (fo=1, routed)           0.607     9.526    ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_92_n_4
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.650 r  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_22__0/O
                         net (fo=1, routed)           0.669    10.320    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/DIBDI[4]
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.514    12.693    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    12.527    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.950ns (41.410%)  route 4.174ns (58.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.752     3.046    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y22         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.500 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/DOADO[3]
                         net (fo=1, routed)           1.236     6.737    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_q4[3]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.861 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_218/O
                         net (fo=1, routed)           0.984     7.845    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_218_n_4
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_153__0/O
                         net (fo=1, routed)           0.774     8.743    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_153__0_n_4
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.867 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_87/O
                         net (fo=1, routed)           0.546     9.413    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_87_n_4
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.537 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_23/O
                         net (fo=1, routed)           0.633    10.170    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/DIBDI[3]
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.509    12.688    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    12.422    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 2.950ns (41.552%)  route 4.149ns (58.448%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.752     3.046    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y22         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.500 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/DOADO[7]
                         net (fo=1, routed)           1.211     6.711    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_q4[7]
    SLICE_X54Y62         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_209__0/O
                         net (fo=1, routed)           0.972     7.807    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_209__0_n_4
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.931 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_141__0/O
                         net (fo=1, routed)           0.785     8.716    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_141__0_n_4
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.840 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_79__0/O
                         net (fo=1, routed)           0.566     9.406    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_79__0_n_4
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.124     9.530 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_19/O
                         net (fo=1, routed)           0.616    10.146    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/DIBDI[7]
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.509    12.688    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    12.422    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 2.950ns (41.834%)  route 4.102ns (58.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.753     3.047    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y22         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.501 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/DOBDO[2]
                         net (fo=1, routed)           1.069     6.571    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_q5[2]
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.695 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_220__0/O
                         net (fo=1, routed)           0.983     7.678    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_220__0_n_4
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.802 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_156/O
                         net (fo=1, routed)           0.785     8.587    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_156_n_4
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.711 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_89/O
                         net (fo=1, routed)           0.609     9.320    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_89_n_4
    SLICE_X40Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.444 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_24/O
                         net (fo=1, routed)           0.655    10.099    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/DIBDI[2]
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.509    12.688    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    12.422    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 2.950ns (40.894%)  route 4.264ns (59.106%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.680     2.974    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y30         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.428 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/DOADO[0]
                         net (fo=4, routed)           1.606     7.035    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/DOADO[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.159 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ram_reg_i_138/O
                         net (fo=3, routed)           0.826     7.984    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_474_state_d0[0]
    SLICE_X35Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.108 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ram_reg_i_191/O
                         net (fo=1, routed)           0.669     8.777    ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_2
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_107/O
                         net (fo=1, routed)           0.728     9.629    ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_107_n_4
    SLICE_X31Y65         LUT6 (Prop_lut6_I4_O)        0.124     9.753 r  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_26__0/O
                         net (fo=1, routed)           0.435    10.188    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/DIBDI[0]
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.514    12.693    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    12.527    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 3.465ns (48.256%)  route 3.715ns (51.744%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.686     2.980    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     5.434 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/DOADO[26]
                         net (fo=2, routed)           1.272     6.706    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/DOADO[26]
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ram_reg_i_200/O
                         net (fo=1, routed)           0.000     6.830    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ram_reg_i_200_n_4
    SLICE_X34Y78         MUXF7 (Prop_muxf7_I1_O)      0.214     7.044 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ram_reg_i_134/O
                         net (fo=2, routed)           1.345     8.389    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/data_in_q0[2]
    SLICE_X30Y70         LUT4 (Prop_lut4_I3_O)        0.325     8.714 f  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_75/O
                         net (fo=1, routed)           0.562     9.276    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_75_n_4
    SLICE_X30Y67         LUT6 (Prop_lut6_I3_O)        0.348     9.624 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_16__0/O
                         net (fo=1, routed)           0.537    10.161    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg_1[2]
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.511    12.690    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    12.524    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 3.448ns (48.141%)  route 3.714ns (51.859%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.686     2.980    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     5.434 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/DOADO[24]
                         net (fo=2, routed)           0.805     6.239    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/DOADO[24]
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ram_reg_i_208/O
                         net (fo=1, routed)           0.000     6.363    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ram_reg_i_208_n_4
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     6.580 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ram_reg_i_140/O
                         net (fo=2, routed)           1.520     8.100    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/data_in_q0[0]
    SLICE_X30Y70         LUT4 (Prop_lut4_I3_O)        0.325     8.425 f  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_83/O
                         net (fo=1, routed)           0.960     9.385    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_83_n_4
    SLICE_X30Y66         LUT6 (Prop_lut6_I3_O)        0.328     9.713 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_18__0/O
                         net (fo=1, routed)           0.429    10.143    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg_1[0]
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.511    12.690    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    12.524    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.950ns (42.217%)  route 4.038ns (57.783%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.748     3.042    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.496 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg/DOADO[4]
                         net (fo=1, routed)           1.140     6.636    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_q6[4]
    SLICE_X54Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_216__0/O
                         net (fo=1, routed)           0.979     7.740    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_216__0_n_4
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.864 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_150__0/O
                         net (fo=1, routed)           0.793     8.657    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_150__0_n_4
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.781 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_85/O
                         net (fo=1, routed)           0.445     9.226    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_85_n_4
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.124     9.350 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_22/O
                         net (fo=1, routed)           0.680    10.030    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/DIBDI[4]
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.509    12.688    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    12.422    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.826ns (39.523%)  route 4.324ns (60.477%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.680     2.974    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y30         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.428 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/DOADO[4]
                         net (fo=4, routed)           1.697     7.125    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_508/cipher_U/SubBytes_cipher_rom_U/DOADO[4]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.249 r  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_508/cipher_U/SubBytes_cipher_rom_U/ram_reg_i_141/O
                         net (fo=1, routed)           1.268     8.517    ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_25
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.641 r  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/ram_reg_i_68__0/O
                         net (fo=1, routed)           0.779     9.420    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_16
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.544 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/ram_reg_i_14__0/O
                         net (fo=1, routed)           0.581    10.125    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg_1[4]
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.511    12.690    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    12.524    ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 2.950ns (42.357%)  route 4.015ns (57.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.753     3.047    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y22         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.501 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg/DOBDO[5]
                         net (fo=1, routed)           1.070     6.572    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_q5[5]
    SLICE_X54Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_214/O
                         net (fo=1, routed)           0.739     7.434    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_214_n_4
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_147/O
                         net (fo=1, routed)           1.133     8.692    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_147_n_4
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.816 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_83__0/O
                         net (fo=1, routed)           0.455     9.270    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_83__0_n_4
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.124     9.394 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ram_reg_i_21/O
                         net (fo=1, routed)           0.618    10.012    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/DIBDI[5]
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        1.509    12.688    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    12.422    ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.577     0.913    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.123     1.164    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.844     1.210    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.076    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/i_2_reg_912_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/i1_0_i1_reg_430_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.546     0.882    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  ZAES_i/AES_Full_0/inst/i_2_reg_912_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  ZAES_i/AES_Full_0/inst/i_2_reg_912_reg[0]/Q
                         net (fo=1, routed)           0.056     1.079    ZAES_i/AES_Full_0/inst/i_2_reg_912[0]
    SLICE_X34Y76         FDRE                                         r  ZAES_i/AES_Full_0/inst/i1_0_i1_reg_430_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.810     1.176    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X34Y76         FDRE                                         r  ZAES_i/AES_Full_0/inst/i1_0_i1_reg_430_reg[0]/C
                         clock pessimism             -0.281     0.895    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.075     0.970    ZAES_i/AES_Full_0/inst/i1_0_i1_reg_430_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.575     0.911    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.193     1.244    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y93         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.843     1.209    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/state_load_21_reg_1688_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.745%)  route 0.439ns (70.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.550     0.886    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/ap_clk
    SLICE_X48Y66         FDRE                                         r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/state_load_21_reg_1688_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/state_load_21_reg_1688_reg[0]/Q
                         net (fo=1, routed)           0.118     1.145    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg_4[0]
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.190 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg_i_8__0/O
                         net (fo=4, routed)           0.321     1.511    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_address14[0]
    RAMB18_X3Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.878     1.244    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y27         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg/CLKARDCLK
                         clock pessimism             -0.035     1.209    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.392    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/state_load_21_reg_1688_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.745%)  route 0.439ns (70.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.550     0.886    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/ap_clk
    SLICE_X48Y66         FDRE                                         r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/state_load_21_reg_1688_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/state_load_21_reg_1688_reg[0]/Q
                         net (fo=1, routed)           0.118     1.145    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg_4[0]
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.190 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg_i_8__0/O
                         net (fo=4, routed)           0.321     1.511    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/decipher_address14[0]
    RAMB18_X3Y26         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.878     1.244    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg/CLKARDCLK
                         clock pessimism             -0.035     1.209    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.392    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.573     0.909    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.105    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.843     1.209    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.078     0.987    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.573     0.909    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.105    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.843     1.209    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.076     0.985    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.559     0.895    ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y98         FDRE                                         r  ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.091    ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y98         FDRE                                         r  ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.826     1.192    ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y98         FDRE                                         r  ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.895    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.075     0.970    ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.573     0.909    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.105    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.843     1.209    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.075     0.984    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.577     0.913    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.116     1.170    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y97         SRL16E                                       r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1680, routed)        0.844     1.210    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.048    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27   ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27   ZAES_i/AES_Full_0/inst/state_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29   ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29   ZAES_i/AES_Full_0/inst/state_1_U/AES_Full_state_1_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y25   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y25   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y98   ZAES_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



