{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 10 13:02:17 2025 " "Info: Processing started: Fri Oct 10 13:02:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "outclock " "Info: Assuming node \"outclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -88 80 216 "outclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "outclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1056 1120 288 "inst17" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 136 200 120 "inst10" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock register Block1:inst9\|lpm_counter1:inst44\|lpm_counter:lpm_counter_component\|cntr_5ai:auto_generated\|safe_q\[2\] register Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[1\] 229.25 MHz 4.362 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 229.25 MHz between source register \"Block1:inst9\|lpm_counter1:inst44\|lpm_counter:lpm_counter_component\|cntr_5ai:auto_generated\|safe_q\[2\]\" and destination register \"Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 4.362 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.168 ns + Longest register register " "Info: + Longest register to register delay is 4.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst9\|lpm_counter1:inst44\|lpm_counter:lpm_counter_component\|cntr_5ai:auto_generated\|safe_q\[2\] 1 REG LCFF_X11_Y4_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N5; Fanout = 18; REG Node = 'Block1:inst9\|lpm_counter1:inst44\|lpm_counter:lpm_counter_component\|cntr_5ai:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_5ai.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_5ai.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.272 ns) 1.103 ns lpm_bustri0:inst30\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0 2 COMB LCCOMB_X15_Y6_N2 24 " "Info: 2: + IC(0.831 ns) + CELL(0.272 ns) = 1.103 ns; Loc. = LCCOMB_X15_Y6_N2; Fanout = 24; COMB Node = 'lpm_bustri0:inst30\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.346 ns) 2.555 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31 3 COMB LCCOMB_X19_Y11_N12 6 " "Info: 3: + IC(1.106 ns) + CELL(0.346 ns) = 2.555 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~0 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.309 ns) 4.168 ns Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X10_Y6_N21 1 " "Info: 4: + IC(1.304 ns) + CELL(0.309 ns) = 4.168 ns; Loc. = LCFF_X10_Y6_N21; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.927 ns ( 22.24 % ) " "Info: Total cell delay = 0.927 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 77.76 % ) " "Info: Total interconnect delay = 3.241 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.168 ns" { Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~0 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.168 ns" { Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] {} lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~0 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.831ns 1.106ns 1.304ns } { 0.000ns 0.272ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"inclock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 54 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X10_Y6_N21 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X10_Y6_N21; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"inclock\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 54 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns Block1:inst9\|lpm_counter1:inst44\|lpm_counter:lpm_counter_component\|cntr_5ai:auto_generated\|safe_q\[2\] 3 REG LCFF_X11_Y4_N5 18 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X11_Y4_N5; Fanout = 18; REG Node = 'Block1:inst9\|lpm_counter1:inst44\|lpm_counter:lpm_counter_component\|cntr_5ai:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { inclock~clkctrl Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_5ai.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_5ai.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { inclock inclock~clkctrl Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { inclock inclock~clkctrl Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_5ai.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_5ai.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.168 ns" { Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~0 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.168 ns" { Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] {} lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~0 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.831ns 1.106ns 1.304ns } { 0.000ns 0.272ns 0.346ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { inclock inclock~clkctrl Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom_ram memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 444.44 MHz 2.25 ns Internal " "Info: Clock \"rom_ram\" has Internal fmax of 444.44 MHz between source memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]\" (period= 2.25 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y5; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.469 ns - Smallest " "Info: - Smallest clock skew is -0.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 5.237 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom_ram\" to destination memory is 5.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom_ram 1 CLK PIN_B11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.053 ns) 2.067 ns inst16 2 COMB LCCOMB_X21_Y20_N10 1 " "Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.067 ns; Loc. = LCCOMB_X21_Y20_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { rom_ram inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.000 ns) 4.097 ns inst16~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.030 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.472 ns) 5.237 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y5 1 " "Info: 4: + IC(0.668 ns) + CELL(0.472 ns) = 5.237 ns; Loc. = M4K_X20_Y5; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 25.47 % ) " "Info: Total cell delay = 1.334 ns ( 25.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.903 ns ( 74.53 % ) " "Info: Total interconnect delay = 3.903 ns ( 74.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.205ns 2.030ns 0.668ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 5.706 ns - Longest memory " "Info: - Longest clock path from clock \"rom_ram\" to source memory is 5.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom_ram 1 CLK PIN_B11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.053 ns) 2.570 ns inst10 2 COMB LCCOMB_X19_Y6_N8 1 " "Info: 2: + IC(1.708 ns) + CELL(0.053 ns) = 2.570 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { rom_ram inst10 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 136 200 120 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.000 ns) 4.584 ns inst10~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(2.014 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 136 200 120 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.481 ns) 5.706 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X20_Y5 8 " "Info: 4: + IC(0.641 ns) + CELL(0.481 ns) = 5.706 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 23.54 % ) " "Info: Total cell delay = 1.343 ns ( 23.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.363 ns ( 76.46 % ) " "Info: Total interconnect delay = 4.363 ns ( 76.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { rom_ram inst10 inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { rom_ram {} rom_ram~combout {} inst10 {} inst10~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.708ns 2.014ns 0.641ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.205ns 2.030ns 0.668ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { rom_ram inst10 inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { rom_ram {} rom_ram~combout {} inst10 {} inst10~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.708ns 2.014ns 0.641ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.205ns 2.030ns 0.668ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { rom_ram inst10 inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { rom_ram {} rom_ram~combout {} inst10 {} inst10~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.708ns 2.014ns 0.641ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "outclock " "Info: No valid register-to-register data paths exist for clock \"outclock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "inclock 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"inclock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block1:inst9\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg0 inclock 1.466 ns " "Info: Found hold time violation between source  pin or register \"Block1:inst9\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination pin or register \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg0\" for clock \"inclock\" (Hold time is 1.466 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.885 ns + Largest " "Info: + Largest clock skew is 2.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 5.343 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to destination memory is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.065 ns) + CELL(0.053 ns) 2.972 ns inst11 2 COMB LCCOMB_X21_Y20_N4 1 " "Info: 2: + IC(2.065 ns) + CELL(0.053 ns) = 2.972 ns; Loc. = LCCOMB_X21_Y20_N4; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { inclock inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.218 ns inst11~clkctrl 3 COMB CLKCTRL_G13 25 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.218 ns; Loc. = CLKCTRL_G13; Fanout = 25; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.481 ns) 5.343 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X20_Y4 1 " "Info: 4: + IC(0.644 ns) + CELL(0.481 ns) = 5.343 ns; Loc. = M4K_X20_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.388 ns ( 25.98 % ) " "Info: Total cell delay = 1.388 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.955 ns ( 74.02 % ) " "Info: Total interconnect delay = 3.955 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.065ns 1.246ns 0.644ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.458 ns - Shortest register " "Info: - Shortest clock path from clock \"inclock\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 54 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Block1:inst9\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X19_Y6_N21 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { inclock~clkctrl Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.065ns 1.246ns 0.644ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.528 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst9\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X19_Y6_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_bustri0:inst30\|lpm_bustri:lpm_bustri_component\|dout\[0\]~15 2 COMB LCCOMB_X19_Y6_N20 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 3; COMB Node = 'lpm_bustri0:inst30\|lpm_bustri:lpm_bustri_component\|dout\[0\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.272 ns) 0.770 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[0\]~7 3 COMB LCCOMB_X19_Y6_N28 1 " "Info: 3: + IC(0.257 ns) + CELL(0.272 ns) = 0.770 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~15 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.096 ns) 1.528 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X20_Y4 1 " "Info: 4: + IC(0.662 ns) + CELL(0.096 ns) = 1.528 ns; Loc. = M4K_X20_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 39.86 % ) " "Info: Total cell delay = 0.609 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 60.14 % ) " "Info: Total interconnect delay = 0.919 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~15 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~15 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]~7 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.257ns 0.662ns } { 0.000ns 0.241ns 0.272ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.065ns 1.246ns 0.644ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~15 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]~15 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]~7 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.257ns 0.662ns } { 0.000ns 0.241ns 0.272ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\] write inclock 7.179 ns register " "Info: tsu for register \"Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"write\", clock pin = \"inclock\") is 7.179 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.571 ns + Longest pin register " "Info: + Longest pin to register delay is 9.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns write 1 PIN PIN_C17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C17; Fanout = 6; PIN Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -72 96 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.230 ns) + CELL(0.225 ns) 6.312 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10 2 COMB LCCOMB_X19_Y6_N6 24 " "Info: 2: + IC(5.230 ns) + CELL(0.225 ns) = 6.312 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 24; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { write lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.366 ns) 8.051 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~30 3 COMB LCCOMB_X19_Y11_N24 6 " "Info: 3: + IC(1.373 ns) + CELL(0.366 ns) = 8.051 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.053 ns) 9.416 ns Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder 4 COMB LCCOMB_X10_Y6_N28 1 " "Info: 4: + IC(1.312 ns) + CELL(0.053 ns) = 9.416 ns; Loc. = LCCOMB_X10_Y6_N28; Fanout = 1; COMB Node = 'Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.571 ns Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X10_Y6_N29 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 9.571 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]~feeder Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.656 ns ( 17.30 % ) " "Info: Total cell delay = 1.656 ns ( 17.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.915 ns ( 82.70 % ) " "Info: Total interconnect delay = 7.915 ns ( 82.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.571 ns" { write lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]~feeder Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.571 ns" { write {} write~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]~feeder {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 5.230ns 1.373ns 1.312ns 0.000ns } { 0.000ns 0.857ns 0.225ns 0.366ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"inclock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 54 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 54; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X10_Y6_N29 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.571 ns" { write lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]~feeder Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.571 ns" { write {} write~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]~feeder {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 5.230ns 1.373ns 1.312ns 0.000ns } { 0.000ns 0.857ns 0.225ns 0.366ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "outclock Data\[2\] lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[2\] 12.492 ns memory " "Info: tco from clock \"outclock\" to destination pin \"Data\[2\]\" through memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[2\]\" is 12.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock source 5.564 ns + Longest memory " "Info: + Longest clock path from clock \"outclock\" to source memory is 5.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns outclock 1 CLK PIN_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -88 80 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.154 ns) 2.555 ns inst17 2 COMB LCCOMB_X21_Y20_N20 1 " "Info: 2: + IC(1.602 ns) + CELL(0.154 ns) = 2.555 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { outclock inst17 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1056 1120 288 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.000 ns) 4.448 ns inst17~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.893 ns) + CELL(0.000 ns) = 4.448 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1056 1120 288 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.472 ns) 5.564 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[2\] 4 MEM M4K_X20_Y4 1 " "Info: 4: + IC(0.644 ns) + CELL(0.472 ns) = 5.564 ns; Loc. = M4K_X20_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { inst17~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 25.61 % ) " "Info: Total cell delay = 1.425 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.139 ns ( 74.39 % ) " "Info: Total interconnect delay = 4.139 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { outclock inst17 inst17~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { outclock {} outclock~combout {} inst17 {} inst17~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 1.602ns 1.893ns 0.644ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.792 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[2\] 1 MEM M4K_X20_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.228 ns) 0.917 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~19 2 COMB LCCOMB_X19_Y6_N2 3 " "Info: 2: + IC(0.638 ns) + CELL(0.228 ns) = 0.917 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.228 ns) 3.006 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~20 3 COMB LCCOMB_X19_Y11_N14 1 " "Info: 3: + IC(1.861 ns) + CELL(0.228 ns) = 3.006 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(1.942 ns) 6.792 ns Data\[2\] 4 PIN PIN_U10 0 " "Info: 4: + IC(1.844 ns) + CELL(1.942 ns) = 6.792 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'Data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 Data[2] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.449 ns ( 36.06 % ) " "Info: Total cell delay = 2.449 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.343 ns ( 63.94 % ) " "Info: Total interconnect delay = 4.343 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 Data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 {} Data[2] {} } { 0.000ns 0.638ns 1.861ns 1.844ns } { 0.051ns 0.228ns 0.228ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { outclock inst17 inst17~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { outclock {} outclock~combout {} inst17 {} inst17~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 1.602ns 1.893ns 0.644ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 Data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 {} Data[2] {} } { 0.000ns 0.638ns 1.861ns 1.844ns } { 0.051ns 0.228ns 0.228ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rom_ram Data\[2\] 11.948 ns Longest " "Info: Longest tpd from source pin \"rom_ram\" to destination pin \"Data\[2\]\" is 11.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom_ram 1 CLK PIN_B11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.898 ns) + CELL(0.366 ns) 6.073 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~19 2 COMB LCCOMB_X19_Y6_N2 3 " "Info: 2: + IC(4.898 ns) + CELL(0.366 ns) = 6.073 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.228 ns) 8.162 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~20 3 COMB LCCOMB_X19_Y11_N14 1 " "Info: 3: + IC(1.861 ns) + CELL(0.228 ns) = 8.162 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(1.942 ns) 11.948 ns Data\[2\] 4 PIN PIN_U10 0 " "Info: 4: + IC(1.844 ns) + CELL(1.942 ns) = 11.948 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'Data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 Data[2] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.345 ns ( 28.00 % ) " "Info: Total cell delay = 3.345 ns ( 28.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.603 ns ( 72.00 % ) " "Info: Total interconnect delay = 8.603 ns ( 72.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.948 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 Data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.948 ns" { rom_ram {} rom_ram~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~20 {} Data[2] {} } { 0.000ns 0.000ns 4.898ns 1.861ns 1.844ns } { 0.000ns 0.809ns 0.366ns 0.228ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg3 address\[3\] rom_ram 0.933 ns memory " "Info: th for memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"address\[3\]\", clock pin = \"rom_ram\") is 0.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 5.706 ns + Longest memory " "Info: + Longest clock path from clock \"rom_ram\" to destination memory is 5.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom_ram 1 CLK PIN_B11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.053 ns) 2.570 ns inst10 2 COMB LCCOMB_X19_Y6_N8 1 " "Info: 2: + IC(1.708 ns) + CELL(0.053 ns) = 2.570 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { rom_ram inst10 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 136 200 120 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.000 ns) 4.584 ns inst10~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(2.014 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 136 200 120 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.481 ns) 5.706 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg3 4 MEM M4K_X20_Y5 8 " "Info: 4: + IC(0.641 ns) + CELL(0.481 ns) = 5.706 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 23.54 % ) " "Info: Total cell delay = 1.343 ns ( 23.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.363 ns ( 76.46 % ) " "Info: Total interconnect delay = 4.363 ns ( 76.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { rom_ram inst10 inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { rom_ram {} rom_ram~combout {} inst10 {} inst10~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.708ns 2.014ns 0.641ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.976 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns address\[3\] 1 PIN PIN_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 2; PIN Node = 'address\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -64 16 184 -48 "address\[7..0\]" "" } { -72 184 258 -56 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.064 ns) + CELL(0.103 ns) 4.976 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X20_Y5 8 " "Info: 2: + IC(4.064 ns) + CELL(0.103 ns) = 4.976 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { address[3] lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.912 ns ( 18.33 % ) " "Info: Total cell delay = 0.912 ns ( 18.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.064 ns ( 81.67 % ) " "Info: Total interconnect delay = 4.064 ns ( 81.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.976 ns" { address[3] lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.976 ns" { address[3] {} address[3]~combout {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 4.064ns } { 0.000ns 0.809ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { rom_ram inst10 inst10~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { rom_ram {} rom_ram~combout {} inst10 {} inst10~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.708ns 2.014ns 0.641ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.976 ns" { address[3] lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.976 ns" { address[3] {} address[3]~combout {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 4.064ns } { 0.000ns 0.809ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 10 13:02:17 2025 " "Info: Processing ended: Fri Oct 10 13:02:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
