<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/aarch64/assembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="aarch64.ad.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/assembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 2267,25 ***</span>
  #undef INSN
  
  #define INSN(NAME, opc, opc2, accepted) \
    void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {                   \
      guarantee(T != T1Q &amp;&amp; T != T1D, &quot;incorrect arrangement&quot;);                           \
<span class="line-modified">!     if (accepted &lt; 2) guarantee(T != T2S &amp;&amp; T != T2D, &quot;incorrect arrangement&quot;);         \</span>
<span class="line-modified">!     if (accepted == 0) guarantee(T == T8B || T == T16B, &quot;incorrect arrangement&quot;);       \</span>
      starti;                                                                             \
      f(0, 31), f((int)T &amp; 1, 30), f(opc, 29), f(0b01110, 28, 24);                        \
      f((int)T &gt;&gt; 1, 23, 22), f(opc2, 21, 10);                                            \
      rf(Vn, 5), rf(Vd, 0);                                                               \
    }
  
    INSN(absr,   0, 0b100000101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
<span class="line-modified">!   INSN(negr,   1, 0b100000101110, 2); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D</span>
    INSN(notr,   1, 0b100000010110, 0); // accepted arrangements: T8B, T16B
    INSN(addv,   0, 0b110001101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
    INSN(cls,    0, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
    INSN(clz,    1, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
    INSN(cnt,    0, 0b100000010110, 0); // accepted arrangements: T8B, T16B
    INSN(uaddlv, 1, 0b110000001110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
  
  #undef INSN
  
  #define INSN(NAME, opc) \
<span class="line-new-header">--- 2267,27 ---</span>
  #undef INSN
  
  #define INSN(NAME, opc, opc2, accepted) \
    void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {                   \
      guarantee(T != T1Q &amp;&amp; T != T1D, &quot;incorrect arrangement&quot;);                           \
<span class="line-modified">!     if (accepted &lt; 3) guarantee(T != T2D, &quot;incorrect arrangement&quot;);                     \</span>
<span class="line-modified">!     if (accepted &lt; 2) guarantee(T != T2S, &quot;incorrect arrangement&quot;);                     \</span>
<span class="line-added">+     if (accepted &lt; 1) guarantee(T == T8B || T == T16B, &quot;incorrect arrangement&quot;);        \</span>
      starti;                                                                             \
      f(0, 31), f((int)T &amp; 1, 30), f(opc, 29), f(0b01110, 28, 24);                        \
      f((int)T &gt;&gt; 1, 23, 22), f(opc2, 21, 10);                                            \
      rf(Vn, 5), rf(Vd, 0);                                                               \
    }
  
    INSN(absr,   0, 0b100000101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
<span class="line-modified">!   INSN(negr,   1, 0b100000101110, 3); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D</span>
    INSN(notr,   1, 0b100000010110, 0); // accepted arrangements: T8B, T16B
    INSN(addv,   0, 0b110001101110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
    INSN(cls,    0, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
    INSN(clz,    1, 0b100000010010, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
    INSN(cnt,    0, 0b100000010110, 0); // accepted arrangements: T8B, T16B
<span class="line-added">+   INSN(uaddlp, 1, 0b100000001010, 2); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S</span>
    INSN(uaddlv, 1, 0b110000001110, 1); // accepted arrangements: T8B, T16B, T4H, T8H,      T4S
  
  #undef INSN
  
  #define INSN(NAME, opc) \
</pre>
<center><a href="aarch64.ad.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>