Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 26 15:06:16 2024
| Host         : Moria14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.313        0.000                      0                  517        0.167        0.000                      0                  517        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.313        0.000                      0                  517        0.167        0.000                      0                  517        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.978ns (19.501%)  route 4.037ns (80.499%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008    10.154    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502    14.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[1]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.637    14.467    signal_generate_unit/counter_idle0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.978ns (19.501%)  route 4.037ns (80.499%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008    10.154    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502    14.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[2]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.637    14.467    signal_generate_unit/counter_idle0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.978ns (19.501%)  route 4.037ns (80.499%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008    10.154    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502    14.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.637    14.467    signal_generate_unit/counter_idle0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.978ns (19.501%)  route 4.037ns (80.499%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008    10.154    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502    14.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.637    14.467    signal_generate_unit/counter_idle0_reg[4]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.978ns (20.032%)  route 3.904ns (79.968%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.875    10.022    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502    14.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.732    14.350    signal_generate_unit/counter_idle0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.978ns (20.101%)  route 3.887ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.859    10.005    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.504    14.845    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.637    14.447    signal_generate_unit/counter_idle0_reg[5]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.978ns (20.101%)  route 3.887ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.859    10.005    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.504    14.845    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.637    14.447    signal_generate_unit/counter_idle0_reg[6]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.978ns (20.101%)  route 3.887ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.859    10.005    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.504    14.845    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.637    14.447    signal_generate_unit/counter_idle0_reg[7]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.978ns (20.101%)  route 3.887ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.859    10.005    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.504    14.845    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  signal_generate_unit/counter_idle0_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.637    14.447    signal_generate_unit/counter_idle0_reg[8]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_idle0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.978ns (20.247%)  route 3.852ns (79.753%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_generate_unit/counter_idle0_reg[4]/Q
                         net (fo=3, routed)           0.967     6.563    signal_generate_unit/counter_idle0_reg_n_0_[4]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.687 f  signal_generate_unit/counter_idle0[31]_i_9/O
                         net (fo=1, routed)           0.809     7.496    signal_generate_unit/counter_idle0[31]_i_9_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.620 f  signal_generate_unit/counter_idle0[31]_i_6/O
                         net (fo=1, routed)           0.670     8.290    signal_generate_unit/counter_idle0[31]_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.414 f  signal_generate_unit/counter_idle0[31]_i_3/O
                         net (fo=2, routed)           0.582     8.996    signal_generate_unit/counter_idle0[31]_i_3_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.150     9.146 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.823     9.970    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.511    14.852    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.637    14.454    signal_generate_unit/counter_idle0_reg[29]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.555     1.438    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  signal_generate_unit/counter_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.122     1.702    signal_generate_unit/Q[1]
    SLICE_X56Y24         LUT5 (Prop_lut5_I1_O)        0.048     1.750 r  signal_generate_unit/counter_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    signal_generate_unit/counter_out0_in[3]
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.131     1.582    signal_generate_unit/counter_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.555     1.438    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  signal_generate_unit/counter_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.122     1.702    signal_generate_unit/Q[1]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.747 r  signal_generate_unit/counter_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    signal_generate_unit/counter_out0_in[2]
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.120     1.571    signal_generate_unit/counter_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.711%)  route 0.106ns (39.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.554     1.437    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  rate_generator_unit/output_reg_reg[2]/Q
                         net (fo=1, routed)           0.106     1.707    Inst_UART_TX_CTRL/Q[2]
    SLICE_X57Y23         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.822     1.949    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.047     1.518    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.632%)  route 0.111ns (40.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.554     1.437    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/output_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  rate_generator_unit/output_reg_reg[1]/Q
                         net (fo=1, routed)           0.111     1.712    Inst_UART_TX_CTRL/Q[1]
    SLICE_X57Y23         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.822     1.949    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.047     1.518    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.858%)  route 0.117ns (44.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.554     1.437    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/output_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  rate_generator_unit/output_reg_reg[5]/Q
                         net (fo=1, routed)           0.117     1.702    Inst_UART_TX_CTRL/Q[5]
    SLICE_X57Y23         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.822     1.949    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.017     1.488    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 signal_generate_unit/in3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.247%)  route 0.129ns (37.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  signal_generate_unit/in3_reg_reg[0]/Q
                         net (fo=11, routed)          0.129     1.761    signal_generate_unit/in3_reg[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.048     1.809 r  signal_generate_unit/in3_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.809    signal_generate_unit/in3_reg[3]_i_2_n_0
    SLICE_X65Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.107     1.588    signal_generate_unit/in3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.555     1.438    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  signal_generate_unit/counter_out_reg_reg[2]/Q
                         net (fo=6, routed)           0.117     1.720    signal_generate_unit/Q[2]
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  signal_generate_unit/counter_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    signal_generate_unit/counter_out0_in[4]
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X57Y24         FDCE (Hold_fdce_C_D)         0.092     1.543    signal_generate_unit/counter_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.008%)  route 0.194ns (50.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.556     1.439    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Inst_UART_TX_CTRL/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.194     1.774    Inst_UART_TX_CTRL/bitIndex_reg[2]
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.819    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X56Y23         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.822     1.949    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y23         FDSE (Hold_fdse_C_D)         0.120     1.591    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 signal_generate_unit/in3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in3_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  signal_generate_unit/in3_reg_reg[0]/Q
                         net (fo=11, routed)          0.129     1.761    signal_generate_unit/in3_reg[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  signal_generate_unit/in3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    signal_generate_unit/in3_reg[1]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.091     1.572    signal_generate_unit/in3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.683%)  route 0.189ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.555     1.438    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  signal_generate_unit/counter_out_reg_reg[4]/Q
                         net (fo=4, routed)           0.189     1.768    rate_generator_unit/output_reg_reg[7]_0[4]
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.822     1.949    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.060     1.531    rate_generator_unit/output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 4.036ns (42.915%)  route 5.368ns (57.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.553     5.074    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDSE (Prop_fdse_C_Q)         0.518     5.592 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.368    10.961    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.478 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.478    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.566ns (49.753%)  route 4.612ns (50.247%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.620     5.141    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          1.287     6.884    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.034 r  signal_generate_unit/sseg_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.642     7.677    signal_generate_unit/sseg_OBUF[5]_inst_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.009 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.819     8.828    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.815    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.319 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.319    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 4.598ns (50.989%)  route 4.419ns (49.011%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.620     5.141    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          1.287     6.884    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.034 r  signal_generate_unit/sseg_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.642     7.677    signal_generate_unit/sseg_OBUF[5]_inst_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.009 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.680     8.689    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810    10.623    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.158 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.158    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.277ns (47.869%)  route 4.658ns (52.131%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          2.175     7.831    signal_generate_unit/sel[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.955 r  signal_generate_unit/sseg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.812     8.768    signal_generate_unit/sseg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.892 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.562    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.072 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.072    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.301ns (48.803%)  route 4.512ns (51.197%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          2.197     7.853    signal_generate_unit/sel[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.977 r  signal_generate_unit/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.655     8.632    signal_generate_unit/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.660    10.416    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.952 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.952    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 4.295ns (48.837%)  route 4.500ns (51.163%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.720     7.376    signal_generate_unit/sel[0]
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  signal_generate_unit/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.117     8.617    signal_generate_unit/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.741 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.404    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.933 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.933    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 4.297ns (49.893%)  route 4.316ns (50.107%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          1.472     7.129    signal_generate_unit/sel[1]
    SLICE_X58Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.253 r  signal_generate_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.785     8.038    signal_generate_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.162 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.058    10.220    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.752 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.752    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.286ns (50.891%)  route 4.136ns (49.109%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          1.714     7.371    signal_generate_unit/sel[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.495 r  signal_generate_unit/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.566     8.061    signal_generate_unit/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.855    10.040    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.560 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.560    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.373ns (60.850%)  route 2.813ns (39.150%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          0.910     6.566    displayer_unit/sel[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.150     6.716 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     8.620    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.325 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.325    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 4.388ns (62.648%)  route 2.616ns (37.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.617     5.138    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          0.915     6.571    displayer_unit/sel[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.152     6.723 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.702     8.425    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.143 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.143    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.466ns (71.517%)  route 0.584ns (28.483%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          0.146     1.774    signal_generate_unit/sel[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  signal_generate_unit/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.114     1.933    signal_generate_unit/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.978 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.302    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.514 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.514    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.502ns (71.478%)  route 0.599ns (28.522%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  signal_generate_unit/in3_reg_reg[3]/Q
                         net (fo=10, routed)          0.217     1.813    signal_generate_unit/in3_reg[3]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.099     1.912 r  signal_generate_unit/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.964    signal_generate_unit/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.009 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.339    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.570 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.570    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.409ns (66.934%)  route 0.696ns (33.066%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.247     1.875    displayer_unit/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.369    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.570 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.570    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.437ns (67.419%)  route 0.694ns (32.581%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y22         FDCE                                         r  signal_generate_unit/in2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/in2_reg_reg[0]/Q
                         net (fo=12, routed)          0.232     1.840    signal_generate_unit/in2_reg[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  signal_generate_unit/sseg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.051     1.936    signal_generate_unit/sseg_OBUF[5]_inst_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.981 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.392    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.598 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.598    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.433ns (66.461%)  route 0.723ns (33.539%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.331     1.959    displayer_unit/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.396    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.620 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.620    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.490ns (68.924%)  route 0.672ns (31.076%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.252     1.880    signal_generate_unit/sel[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  signal_generate_unit/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.089     2.014    signal_generate_unit/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.059 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.390    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.626 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.626    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.476ns (68.182%)  route 0.689ns (31.818%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.247     1.875    displayer_unit/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.046     1.921 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.363    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.629 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.629    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.467ns (67.593%)  route 0.704ns (32.407%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.585     1.468    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=11, routed)          0.103     1.712    signal_generate_unit/in3_reg[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  signal_generate_unit/sseg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.208     1.965    signal_generate_unit/sseg_OBUF[3]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.403    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.639 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.639    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.485ns (67.945%)  route 0.701ns (32.055%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.581     1.464    displayer_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.331     1.959    displayer_unit/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.043     2.002 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.370     2.372    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.650 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.650    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.452ns (65.084%)  route 0.779ns (34.916%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          0.273     1.881    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.926 r  signal_generate_unit/sseg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.094     2.021    signal_generate_unit/sseg_OBUF[4]_inst_i_4_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.066 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.477    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.698 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.698    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.605ns (20.103%)  route 6.378ns (79.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.152     6.975 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008     7.983    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.605ns (20.103%)  route 6.378ns (79.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.152     6.975 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008     7.983    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.605ns (20.103%)  route 6.378ns (79.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.152     6.975 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008     7.983    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.605ns (20.103%)  route 6.378ns (79.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.152     6.975 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.008     7.983    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.913ns  (logic 1.577ns (19.927%)  route 6.336ns (80.073%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.947 r  signal_generate_unit/counter_idle0[31]_i_2/O
                         net (fo=32, routed)          0.966     7.913    signal_generate_unit/counter_idle00
    SLICE_X64Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.906ns  (logic 1.577ns (19.945%)  route 6.329ns (80.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.947 r  signal_generate_unit/counter_idle0[31]_i_2/O
                         net (fo=32, routed)          0.959     7.906    signal_generate_unit/counter_idle00
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.906ns  (logic 1.577ns (19.945%)  route 6.329ns (80.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.947 r  signal_generate_unit/counter_idle0[31]_i_2/O
                         net (fo=32, routed)          0.959     7.906    signal_generate_unit/counter_idle00
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.906ns  (logic 1.577ns (19.945%)  route 6.329ns (80.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.947 r  signal_generate_unit/counter_idle0[31]_i_2/O
                         net (fo=32, routed)          0.959     7.906    signal_generate_unit/counter_idle00
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.906ns  (logic 1.577ns (19.945%)  route 6.329ns (80.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.370     6.823    signal_generate_unit/reset_IBUF
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.947 r  signal_generate_unit/counter_idle0[31]_i_2/O
                         net (fo=32, routed)          0.959     7.906    signal_generate_unit/counter_idle00
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.502     4.843    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  signal_generate_unit/counter_idle0_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/idle0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 1.825ns (23.222%)  route 6.033ns (76.778%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=84, routed)          5.083     6.536    signal_generate_unit/reset_IBUF
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  signal_generate_unit/idle0_i_6/O
                         net (fo=1, routed)           0.607     7.267    signal_generate_unit/idle0_i_6_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     7.391 r  signal_generate_unit/idle0_i_2/O
                         net (fo=1, routed)           0.343     7.734    signal_generate_unit/idle0_i_2_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.124     7.858 r  signal_generate_unit/idle0_i_1/O
                         net (fo=1, routed)           0.000     7.858    signal_generate_unit/idle0_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  signal_generate_unit/idle0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.507     4.848    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  signal_generate_unit/idle0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.218ns (14.762%)  route 1.261ns (85.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           1.261     1.479    signal_generate_unit/JA_IBUF[0]
    SLICE_X64Y28         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.229ns (15.171%)  route 1.282ns (84.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.282     1.511    signal_generate_unit/JA_IBUF[1]
    SLICE_X64Y28         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.266ns (15.820%)  route 1.415ns (84.180%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.415     1.636    rate_generator_unit/reset_IBUF
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.681 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.681    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X50Y23         FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.822     1.949    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X56Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X57Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X56Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X56Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X57Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X57Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.221ns (13.139%)  route 1.461ns (86.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.461     1.682    signal_generate_unit/reset_IBUF
    SLICE_X56Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[6]/C





