<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRBLIMITR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRBLIMITR_EL1, Trace Buffer Limit Address Register</h1><p>The TRBLIMITR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Defines the top address for the trace buffer, and controls the trace buffer modes and enable.</p>
      <h2>Configuration</h2><p>External register TRBLIMITR_EL1 bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1[63:0]</a>.</p><p>TRBLIMITR_EL1 is in the Core power domain.
    </p><p>This register is present only when FEAT_TRBE_EXT is implemented. Otherwise, direct accesses to TRBLIMITR_EL1 are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>TRBLIMITR_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_12">LIMIT</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#fieldset_0-63_12">LIMIT</a></td><td class="lr" colspan="5"><a href="#fieldset_0-11_7">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6">XE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">nVM</a></td><td class="lr" colspan="2"><a href="#fieldset_0-4_3">TM</a></td><td class="lr" colspan="2"><a href="#fieldset_0-2_1">FM</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">E</a></td></tr></tbody></table><h4 id="fieldset_0-63_12">LIMIT, bits [63:12]</h4><div class="field">
      <p>Trace buffer Limit pointer address. (TRBLIMITR_EL1.LIMIT &lt;&lt; 12) is the address of the last byte in the trace buffer plus one. Bits [11:0] of the Limit pointer address are always zero. If the smallest implemented translation granule is not 4KB, then TRBLIMITR_EL1[N-1:12] are <span class="arm-defined-word">RES0</span>, where N is the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value Log<sub>2</sub>(smallest implemented translation granule).</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-11_7">Bits [11:7]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-6_6">XE, bit [6]</h4><div class="field">
      <p>Trace Buffer Unit External mode enable. Controls whether the Trace Buffer Unit is enabled when SelfHostedTraceEnabled() == FALSE.</p>
    <table class="valuetable"><tr><th>XE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Trace Buffer Unit is not enabled by this control.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If SelfHostedTraceEnabled() is FALSE, the Trace Buffer Unit is enabled.</p>
        </td></tr></table><p>If SelfHostedTraceEnabled() == TRUE, then TRBLIMITR_EL1.E controls whether the Trace Buffer Unit is enabled.</p>
<p>All output is discarded by the Trace Buffer Unit when the Trace Buffer Unit is disabled.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-5_5">nVM, bit [5]</h4><div class="field">
      <p>Address mode.</p>
    <table class="valuetable"><tr><th>nVM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The trace buffer pointers are virtual addresses.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>The trace buffer pointers are:</p>
<ul>
<li>Physical address in the owning security state if the owning translation regime has no stage 2 translation.
</li><li>Intermediate physical addresses in the owning security state if the owning translation regime has stage 2 translations.
</li></ul></td></tr></table>
      <p>When  SelfHostedTraceEnabled() == FALSE, the trace buffer pointers are always physical addresses.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>Accessing this field has the following behavior:</p><ul><li>When !SelfHostedTraceEnabled(), access to this field
                            is <span class="access_level">RES1</span>.</li><li>
                Otherwise,
                
            access to this field
            is <span class="access_level">RW</span>.</li></ul></div><h4 id="fieldset_0-4_3">TM, bits [4:3]</h4><div class="field">
      <p>Trigger mode.</p>
    <table class="valuetable"><tr><th>TM</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Stop on trigger. Flush trace, then stop collection and set <a href="ext-trbsr_el1.html">TRBSR_EL1</a>.IRQ to 1 on Trigger Event.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>IRQ on trigger. Continue collection and set <a href="ext-trbsr_el1.html">TRBSR_EL1</a>.IRQ to 1 on Trigger Event.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Ignore trigger. Continue collection and leave <a href="ext-trbsr_el1.html">TRBSR_EL1</a>.IRQ unchanged on Trigger Event.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_1">FM, bits [2:1]</h4><div class="field">
      <p>Trace buffer mode.</p>
    <table class="valuetable"><tr><th>FM</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Fill mode. Stop collection and set <a href="ext-trbsr_el1.html">TRBSR_EL1</a>.IRQ to 1 on current write pointer wrap.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>Wrap mode. Continue collection and set <a href="ext-trbsr_el1.html">TRBSR_EL1</a>.IRQ to 1 on current write pointer wrap.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Circular Buffer mode. Continue collection and leave <a href="ext-trbsr_el1.html">TRBSR_EL1</a>.IRQ unchanged on current write pointer wrap.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">E, bit [0]</h4><div class="field">
      <p>Trace Buffer Unit enable. Controls whether the Trace Buffer Unit is enabled when SelfHostedTraceEnabled() == TRUE.</p>
    <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Trace Buffer Unit is not enabled by this control.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If SelfHostedTraceEnabled() is TRUE, the Trace Buffer Unit is enabled.</p>
        </td></tr></table><p>If <span class="xref">FEAT_TRBE_EXT</span> is implemented and SelfHostedTraceEnabled() == FALSE, then TRBLIMITR_EL1.XE controls whether the Trace Buffer Unit is enabled.</p>
<p>If <span class="xref">FEAT_TRBE_EXT</span> is not implemented, then the Trace Buffer Unit is disabled when SelfHostedTraceEnabled() == FALSE.</p>
<p>All output is discarded by the Trace Buffer Unit when the Trace Buffer Unit is disabled.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h2>Accessing TRBLIMITR_EL1</h2>
        <p>The PE might ignore a write to <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>, other than a write that modifies <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>.E or <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>.XE as appropriate, if any of the following apply:</p>

      
        <ul>
<li><a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>.E == <span class="binarynumber">0b1</span>, and either <span class="xref">FEAT_TRBE_EXT</span> is not implemented or the Trace Buffer Unit is using Self-hosted mode.
</li><li><a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>.XE == <span class="binarynumber">0b1</span>, <span class="xref">FEAT_TRBE_EXT</span> is implemented, and the Trace Buffer Unit is using External mode.
</li></ul>
      <h4>TRBLIMITR_EL1 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>TRBE</td><td><span class="hexnumber">0x010</span></td><td>TRBLIMITR_EL1</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalTraceBufferAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
