// Seed: 1625764658
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  localparam id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_5 = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output logic [7:0] id_6;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  inout wire _id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  assign id_6[id_5] = id_3[1];
  wire id_7;
  parameter id_8 = -1;
  uwire id_9;
  ;
  wire [1 : id_1] id_10;
  assign id_9 = 1'b0;
  wire [1 : 1] id_11;
  always $clog2(56);
  ;
endmodule
