/*
 * FreeRTOS STM32 Reference Integration
 *
 * Copyright (C) 2021 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
 * the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * https://www.FreeRTOS.org
 * https://github.com/FreeRTOS
 *
 */
#include "main.h"

#if (defined(HAL_XSPI_MODULE_ENABLED) && !defined(LFS_USE_INTERNAL_NOR))
#include "logging_levels.h"
#define LOG_LEVEL    LOG_ERROR
#include "logging.h"

#include "FreeRTOS.h"
#include "semphr.h"

#include <string.h>

#include "lfs_util.h"
#include "lfs.h"
#include "lfs_port_prv.h"
#include "stm32_extmem.h"
#include "stm32_extmem_conf.h"
#include "xspi_nor_mx66uw1g45g.h"
/*
 * LittleFS port for the external NOR flash connected to the STM32U5 octo-spi interface
 */

/* ── NOR memory-mapped window management ─────────────────────────────────
 * Steady state is MEMORY-MAPPED (XSPI2 FMODE=3) so that the CPU and the
 * NPU can read the AI model weights at 0x70380000 through the 0x70000000
 * window; littlefs reads become a plain memcpy from the window (faster
 * than indirect commands).  Program/erase require indirect mode, so those
 * operations briefly drop the mapping under xNorWindowMutex; the AI
 * inference task holds the same mutex while the NPU fetches weights so it
 * never sees the window down (a bus access to an unmapped window faults).
 *
 * EXTMEM_WriteInMappedMode is deliberately NOT used: it toggles the global
 * D-cache around each page copy (stm32_sfdp_driver.c), which is unsafe
 * next to live DCMIPP/VENC/W6X-SPI DMA in this firmware. */
#define NOR_MAPPED_BASE    ( 0x70000000UL )    /* XSPI2 memory-mapped window */

static volatile uint8_t  ucNorMapped     = 0U;
static SemaphoreHandle_t xNorWindowMutex = NULL;

/* Raw LPUART1 markers (mirror of mp_raw_putc — static there).  The first
 * mapped-window memcpy after a NOR link change is the AXI-stall suspect:
 * a mis-negotiated DTR mapping freezes the core with no fault and no
 * further output, so these brackets are the only evidence that survives. */
static void prvLfsRawPutc( char c )
{
    for( uint32_t i = 0; i < 600000UL; i++ )
    {
        if( *( volatile uint32_t * ) 0x56000C1CUL & ( 1UL << 7 ) )
        {
            *( volatile uint32_t * ) 0x56000C28UL = ( uint32_t ) c;
            return;
        }
    }
}

static void prvLfsRaw( const char * pcStr )
{
    while( *pcStr != '\0' )
    {
        prvLfsRawPutc( *pcStr++ );
    }
}

/* Held by littlefs prog/erase while the window is down, and by the AI task
 * while the NPU/CPU reads the weights region (see ai_detection.c). */
void vNorWindowLock( void )
{
    if( xNorWindowMutex != NULL )
    {
        ( void ) xSemaphoreTake( xNorWindowMutex, portMAX_DELAY );
    }
}

void vNorWindowUnlock( void )
{
    if( xNorWindowMutex != NULL )
    {
        ( void ) xSemaphoreGive( xNorWindowMutex );
    }
}

static void prvNorMapSet( uint8_t ucEnable )
{
    if( EXTMEM_MemoryMappedMode( EXTMEMORY_1,
                                 ( ucEnable != 0U ) ? EXTMEM_ENABLE : EXTMEM_DISABLE )
        == EXTMEM_OK )
    {
        ucNorMapped = ucEnable;
    }
    else
    {
        prvLfsRaw( ( ucEnable != 0U ) ? "[LFS] map-on FAILED\r\n"
                                      : "[LFS] map-off FAILED\r\n" );
        LogError( "NOR mapped-mode %s failed",
                  ( ucEnable != 0U ) ? "enable" : "disable" );
    }
}

#ifdef LFS_NO_MALLOC
static uint8_t __ALIGN_BEGIN ucReadBuffer[ CONFIG_SIZE_CACHE_BUFFER ] __ALIGN_END = { 0 };
static uint8_t __ALIGN_BEGIN ucProgBuffer[ CONFIG_SIZE_CACHE_BUFFER ] __ALIGN_END = { 0 };
static uint8_t __ALIGN_BEGIN ucLookAheadBuffer[ CONFIG_SIZE_LOOKAHEAD_BUFFER ] __ALIGN_END = { 0 };
static struct lfs_config xLfsCfg = { 0 };
static struct LfsPortCtx xLfsCtx = { 0 };
static StaticSemaphore_t xMutexStatic;
#endif


/* Forward declarations */
static int lfs_port_read( const struct lfs_config * c,
                          lfs_block_t block,
                          lfs_off_t off,
                          void * pvBuffer,
                          lfs_size_t size );

static int lfs_port_prog( const struct lfs_config * pxCfg,
                          lfs_block_t block,
                          lfs_off_t off,
                          const void * pvBuffer,
                          lfs_size_t size );

static int lfs_port_erase( const struct lfs_config * pxCfg,
                           lfs_block_t block );

static int lfs_port_sync( const struct lfs_config * c );



static void vPopulateConfig( struct lfs_config * pxCfg,
                             struct LfsPortCtx * pxCtx )
{
    pxCtx->MemId = EXTMEMORY_1;

    /* Read size is one word */
    pxCfg->read_size = 1;
    pxCfg->prog_size = 256;

    /* Number of erasable blocks */
    pxCfg->block_count = ( MX66LM_MEM_SZ_USABLE / MX66LM_SECTOR_SZ );
    pxCfg->block_size = MX66LM_SECTOR_SZ;

    pxCfg->context = pxCtx;

    pxCfg->read = lfs_port_read;
    pxCfg->prog = lfs_port_prog;
    pxCfg->erase = lfs_port_erase;
    pxCfg->sync = lfs_port_sync;

    #ifdef LFS_THREADSAFE
        pxCfg->lock = &lfs_port_lock;
        pxCfg->unlock = &lfs_port_unlock;
    #endif
    /* controls wear leveling */
    pxCfg->block_cycles = 500;
    pxCfg->cache_size = 4096;
    pxCfg->lookahead_size = 256;

    #ifdef LFS_NO_MALLOC
        pxCfg->read_buffer = ucReadBuffer;
        pxCfg->prog_buffer = ucProgBuffer;
        pxCfg->lookahead_buffer = ucLookAheadBuffer;
    #else
        pxCfg->read_buffer = NULL;
        pxCfg->prog_buffer = NULL;
        pxCfg->lookahead_buffer = NULL;
    #endif

    /* Accept default maximums for now */
    pxCfg->name_max = 0;
    pxCfg->file_max = 0;
    pxCfg->attr_max = 0;
    pxCfg->metadata_max = 0;
}

#ifndef LFS_THREADSAFE
    #warning "Building littlefs with LFS_THREADSAFE is strongly suggested."
#endif

#ifdef LFS_NO_MALLOC

/*
 * Initializes littlefs on the internal storage of the STM32U5 without heap allocation.
 * @param xBlockTime Amount of time to wait for the flash interface lock
 */
    const struct lfs_config * pxInitializeOSPIFlashFsStatic( TickType_t xBlockTime )
    {
        xLfsCfg.context = ( void * ) &xLfsCtx;

        xLfsCtx.xMutex = xSemaphoreCreateMutexStatic( &( &xMutexStatic ) );
        ( void ) xSemaphoreGive( xLfsCtx.xMutex );
        xLfsCtx.xBlockTime = xBlockTime;

        configASSERT( xLfsCtx.xMutex != NULL );

        vPopulateConfig( &xLfsCfg, &xLfsCtx );
    }
#else /* ifdef LFS_NO_MALLOC */

/*
 * Initializes littlefs on the internal external XSPI Flash.
 * @param xBlockTime Amount of time to wait for the flash interface lock
 */
    const struct lfs_config * pxInitializeXSPIFlashFs( TickType_t xBlockTime )
    {
        /* Allocate space for lfs_config struct */
        struct lfs_config * pxCfg = ( struct lfs_config * ) pvPortMalloc( sizeof( struct lfs_config ) );

        configASSERT( pxCfg != NULL );

        struct LfsPortCtx * pxCtx = ( struct LfsPortCtx * ) ( pvPortMalloc( sizeof( struct LfsPortCtx ) ) );

        configASSERT( pxCtx != NULL );

        pxCtx->xBlockTime = xBlockTime;
        pxCtx->xMutex = xSemaphoreCreateMutex();
        pxCtx->MemId = EXTMEMORY_1;

        configASSERT( pxCtx->xMutex != NULL );

        vPopulateConfig( pxCfg, pxCtx );

        xNorWindowMutex = xSemaphoreCreateMutex();
        configASSERT( xNorWindowMutex != NULL );

        /* Enter steady-state memory-mapped mode (see header comment). */
        prvNorMapSet( 1U );

        ( void ) xSemaphoreGive( pxCtx->xMutex );

        return pxCfg;
    }

#endif /* LFS_NO_MALLOC */

/*
 * Read bytes from the NOR flash device
 * @param c lfs_config structure for this block device
 * @param block Block number to read from
 * @param off Offset within block.
 * @param buffer Pointer to a buffer in which to store the resulting data
 * @param size Size of data to read and store in buffer
 */
static int lfs_port_read( const struct lfs_config * c,
                          lfs_block_t block,
                          lfs_off_t off,
                          void * pvBuffer,
                          lfs_size_t size )
{
    struct LfsPortCtx * pxCtx = ( struct LfsPortCtx * ) c->context;

    configASSERT( c != NULL );
    configASSERT( block < c->block_count );
    configASSERT( pvBuffer != NULL );
    configASSERT( size > 0 );

    int32_t lReturnValue = 0;

    uint32_t ulReadAddr = XPI_START_ADDRESS + ( block * c->block_size ) + off;

    if( ucNorMapped != 0U )
    {
        static uint8_t ucFirstMapRead = 1U;

        /* Serialize against prog/erase dropping the window mid-read. */
        vNorWindowLock();

        if( ucFirstMapRead != 0U )
        {
            prvLfsRaw( "[LFS] mapread>" );
        }

        memcpy( pvBuffer, ( const void * ) ( NOR_MAPPED_BASE + ulReadAddr ), size );

        if( ucFirstMapRead != 0U )
        {
            ucFirstMapRead = 0U;
            prvLfsRaw( "ok\r\n" );
        }

        vNorWindowUnlock();
    }
    else if( EXTMEM_Read( pxCtx->MemId, ulReadAddr, pvBuffer, size ) != EXTMEM_OK )
    {
        lReturnValue = -1;
    }

    LogDebug( "Reading address 0x%010lX, size: %lu, rv: %ld", ulReadAddr, size, lReturnValue );

    return lReturnValue;
}


static int lfs_port_prog( const struct lfs_config * pxCfg,
                          lfs_block_t block,
                          lfs_off_t off,
                          const void * pvBuffer,
                          lfs_size_t size )
{
    /* validate arguments */
    configASSERT( pxCfg != NULL );
    configASSERT( block < pxCfg->block_count );
    configASSERT( pvBuffer != NULL );
    configASSERT( size > 0 );

    struct LfsPortCtx * pxCtx = ( struct LfsPortCtx * ) pxCfg->context;

    int32_t lReturnValue = 0;

//    configASSERT( ( size % MX66LM_PROGRAM_FIFO_LEN ) == 0 );

    /* Determine the 4-byte write address */
    uint32_t ulStartAddr = XPI_START_ADDRESS + ( block * pxCfg->block_size ) + off;

    uint32_t ulLastAddr = ulStartAddr + size - MX66LM_PROGRAM_FIFO_LEN;

    LogDebug( "Programming Start Addr: 0x%010lX, End Addr: 0x%010lX, size: %lu, block: %lu, offset: %lu, rv: %ld",
              ulStartAddr, ulLastAddr, size, block, off, lReturnValue );

    /* Indirect commands require the mapped window down; restore afterwards. */
    vNorWindowLock();
    uint8_t ucWasMapped = ucNorMapped;

    if( ucWasMapped != 0U )
    {
        prvNorMapSet( 0U );
    }

    for( uint32_t ulWriteAddr = ulStartAddr; ulWriteAddr <= ulLastAddr; ulWriteAddr += MX66LM_PROGRAM_FIFO_LEN )
    {
        LogDebug( "Writing block at addr: 0x%010lX, len: %lu", ulWriteAddr, MX66LM_PROGRAM_FIFO_LEN );

        if(EXTMEM_Write(pxCtx->MemId, ulWriteAddr, &( ( ( uint8_t * ) pvBuffer )[ ulWriteAddr - ulStartAddr ] ), MX66LM_PROGRAM_FIFO_LEN)!= EXTMEM_OK)
        {
            lReturnValue = -1;
            break;
        }
    }

    if( ucWasMapped != 0U )
    {
        prvNorMapSet( 1U );
    }

    vNorWindowUnlock();

    return lReturnValue;
}

static int lfs_port_erase( const struct lfs_config * pxCfg,
                           lfs_block_t block )
{
    configASSERT( pxCfg != NULL );
    configASSERT( block < pxCfg->block_count );

    int32_t lReturnValue = 0;
    struct LfsPortCtx * pxCtx = ( struct LfsPortCtx * ) pxCfg->context;

    /* Determine the 4-byte erase address */
    uint32_t ulEraseAddr = XPI_START_ADDRESS + ( block * pxCfg->block_size );

    LogDebug( "Starting erase operation addr: 0x%010lX ", ulEraseAddr );

    /* Indirect commands require the mapped window down; restore afterwards. */
    vNorWindowLock();
    uint8_t ucWasMapped = ucNorMapped;

    if( ucWasMapped != 0U )
    {
        prvNorMapSet( 0U );
    }

    if(EXTMEM_EraseSector(pxCtx->MemId, ulEraseAddr, pxCfg->block_size)!= EXTMEM_OK)
    {
        lReturnValue = -1;
    }

    if( ucWasMapped != 0U )
    {
        prvNorMapSet( 1U );
    }

    vNorWindowUnlock();

    LogDebug( "Erase operation completed. Address: 0x%010lX Return Value: %ld", ulEraseAddr, lReturnValue );

    return lReturnValue;
}

static int lfs_port_sync( const struct lfs_config * c )
{
    return 0;
}
#endif /* HAL_OSPI_MODULE_ENABLED */
