// TODO: add a parameter block â€” one parameter for number of entries (DEPTH) and one for bits per entry (WIDTH)
module sram (
  input  logic       clk,
  input  logic       we,
  input  logic [3:0] addr,   // TODO: use DEPTH to compute the correct address width
  input  logic [7:0] wdata,  // TODO: use WIDTH for the data width
  output logic [7:0] rdata   // TODO: use WIDTH for the data width
);
  logic [7:0] mem [0:15];    // TODO: use WIDTH and DEPTH to parameterize the memory array

  always_ff @(posedge clk) begin
    if (we) mem[addr] <= wdata;
    rdata <= mem[addr];
  end
endmodule
