# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_time_impl.v"
verilog xil_defaultlib  "../../../../aes256_pipeline.srcs/sim_1/new/tb.v"

# Do not sort compile order
nosort
