{
    "design_name": "bsg_source_sync_channel_control_master_master", 
    "filelist": [
        "basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_master_master.v", 
        "basejump_stl/bsg_misc/bsg_wait_cycles.v"
    ], 
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_30_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_40_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_50_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_60_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_70_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_80_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_90_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size small at a clock period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_source_sync_channel_control_master_master_small_clk_100_FO4", 
            "parameters": [
                "link_channels_p=16", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_30_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_40_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_50_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_60_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_70_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_80_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_90_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size large at a clock period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_source_sync_channel_control_master_master_large_clk_100_FO4", 
            "parameters": [
                "link_channels_p=64", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_30_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_40_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_50_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_60_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_70_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_80_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_90_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size very_large at a clock period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_source_sync_channel_control_master_master_very_large_clk_100_FO4", 
            "parameters": [
                "link_channels_p=128", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_30_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_40_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_50_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_60_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_70_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_80_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_90_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "this module sequences through all of the tests with size medium at a clock period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_source_sync_channel_control_master_master_medium_clk_100_FO4", 
            "parameters": [
                "link_channels_p=32", 
                "tests_p=1", 
                "prepare_cycles=1", 
                "timeout_cycles_p=1"
            ]
        }
    ]
}