;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 2:45:02 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00300D8A  JMP	_main
0x0004	0x00300D84  JMP	___GenExcept
0x0008	0x00300D84  JMP	___GenExcept
0x000C	0x00300D84  JMP	___GenExcept
0x0010	0x00300D84  JMP	___GenExcept
0x0014	0x00300D84  JMP	___GenExcept
0x0018	0x00300D84  JMP	___GenExcept
0x001C	0x00300D84  JMP	___GenExcept
0x0020	0x00300D84  JMP	___GenExcept
0x0024	0x00300D84  JMP	___GenExcept
0x0028	0x00300D84  JMP	___GenExcept
0x002C	0x00300D84  JMP	___GenExcept
0x0030	0x00300D84  JMP	___GenExcept
0x0034	0x00300D84  JMP	___GenExcept
0x0038	0x00300D84  JMP	___GenExcept
0x003C	0x00300D84  JMP	___GenExcept
0x0040	0x00300D84  JMP	___GenExcept
0x0044	0x00300D84  JMP	___GenExcept
0x0048	0x00300D84  JMP	___GenExcept
0x004C	0x00300D84  JMP	___GenExcept
0x0050	0x00300D84  JMP	___GenExcept
0x0054	0x00300D84  JMP	___GenExcept
0x0058	0x00300D84  JMP	___GenExcept
0x005C	0x00300D84  JMP	___GenExcept
0x0060	0x00300D84  JMP	___GenExcept
0x0064	0x00300D84  JMP	___GenExcept
0x0068	0x00300D84  JMP	___GenExcept
0x006C	0x00300D84  JMP	___GenExcept
0x0070	0x00300D84  JMP	___GenExcept
0x0074	0x00300D84  JMP	___GenExcept
0x0078	0x00300D84  JMP	___GenExcept
0x007C	0x00300D84  JMP	___GenExcept
0x0080	0x00300D84  JMP	___GenExcept
0x0084	0x00300D84  JMP	___GenExcept
0x0088	0x00300D84  JMP	___GenExcept
0x008C	0x00300D84  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_3D_Hall_3_FT90x.c, 75 :: 		void main( )
0x3628	0x65F0FFFC  LDK.L	SP, #65532
0x362C	0x00340DFC  CALL	_ZeroStaticLink
0x3630	0x00340D86  CALL	__Lib_System_InitialSetUpCLKPMC
0x3634	0x00340DF3  CALL	_InitStaticLink
;Click_3D_Hall_3_FT90x.c, 77 :: 		systemInit( );
0x3638	0x00340D65  CALL	_systemInit+0
;Click_3D_Hall_3_FT90x.c, 78 :: 		applicationInit( );
0x363C	0x00340D4E  CALL	_applicationInit+0
;Click_3D_Hall_3_FT90x.c, 80 :: 		while (1)
L_main6:
;Click_3D_Hall_3_FT90x.c, 82 :: 		applicationTask( );
0x3640	0x00340D24  CALL	_applicationTask+0
;Click_3D_Hall_3_FT90x.c, 83 :: 		}
0x3644	0x00300D90  JMP	L_main6
;Click_3D_Hall_3_FT90x.c, 84 :: 		}
L_end_main:
L__main_end_loop:
0x3648	0x00300D92  JMP	L__main_end_loop
; end of _main
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x3578	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x357C	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x3580	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x3584	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x3588	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x358C	0x00200D5E  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x3590	0xA0000000  RETURN	
; end of ___CC2DB
_systemInit:
;Click_3D_Hall_3_FT90x.c, 32 :: 		void systemInit( )
;Click_3D_Hall_3_FT90x.c, 34 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x3594	0x64200001  LDK.L	R2, #1
0x3598	0x64100007  LDK.L	R1, #7
0x359C	0x64000000  LDK.L	R0, #0
0x35A0	0x00340CEF  CALL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_FT90x.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x35A4	0x64200000  LDK.L	R2, #0
0x35A8	0x64100001  LDK.L	R1, #1
0x35AC	0x64000000  LDK.L	R0, #0
0x35B0	0x00340CEF  CALL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_FT90x.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x35B4	0x64200000  LDK.L	R2, #0
0x35B8	0x64100002  LDK.L	R1, #2
0x35BC	0x64000000  LDK.L	R0, #0
0x35C0	0x00340CEF  CALL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_FT90x.c, 38 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL3_I2C_CFG[0] );
0x35C4	0x641037C4  LDK.L	R1, #__C3DHALL3_I2C_CFG+0
0x35C8	0x64000000  LDK.L	R0, #0
0x35CC	0x00340CB0  CALL	_mikrobus_i2cInit+0
;Click_3D_Hall_3_FT90x.c, 40 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x35D0	0x64102580  LDK.L	R1, #9600
0x35D4	0x64000010  LDK.L	R0, #16
0x35D8	0x00340D0E  CALL	_mikrobus_logInit+0
;Click_3D_Hall_3_FT90x.c, 42 :: 		Delay_ms(100);
0x35DC	0x6DC00D7D  LPM.L	R28, $+24
0x35E0	0x44004000  NOP	
L_systemInit0:
0x35E4	0x45CE4012  SUB.L	R28, R28, #1
0x35E8	0x5DEE4002  CMP.L	R28, #0
0x35EC	0x00200D79  JMPC	R30, Z, #0, L_systemInit0
0x35F0	0x00300D7E  JMP	$+8
0x35F4	0x0032DCD3  	#3333331
0x35F8	0x44004000  NOP	
0x35FC	0x44004000  NOP	
;Click_3D_Hall_3_FT90x.c, 44 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0x3600	0x64000004  LDK.L	R0, #?lstr1_Click_3D_Hall_3_FT90x+0
0x3604	0x64100002  LDK.L	R1, #2
0x3608	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 45 :: 		}
L_end_systemInit:
0x360C	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_gpioInit:
;easyft90x_v7_FT900.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x33BC	0x95D00004  LINK	LR, #4
0x33C0	0xB1F08000  STI.B	SP, #0, R1
0x33C4	0x4411500D  BEXTU.L	R1, R2, #256
0x33C8	0x4420500D  BEXTU.L	R2, R0, #256
0x33CC	0xA80F8000  LDI.B	R0, SP, #0
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 8 (R2)
; pin start address is: 0 (R0)
; direction start address is: 4 (R1)
;easyft90x_v7_FT900.c, 164 :: 		switch( bus )
0x33D0	0x00300CFB  JMP	L_mikrobus_gpioInit78
; bus end address is: 8 (R2)
;easyft90x_v7_FT900.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
; direction end address is: 4 (R1)
; pin end address is: 0 (R0)
0x33D4	0x00340A80  CALL	easyft90x_v7_FT900__gpioInit_1+0
0x33D8	0x00300D00  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 4 (R1)
; pin start address is: 0 (R0)
; direction end address is: 4 (R1)
; pin end address is: 0 (R0)
0x33DC	0x00340B82  CALL	easyft90x_v7_FT900__gpioInit_2+0
0x33E0	0x00300D00  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x33E4	0x64000001  LDK.L	R0, #1
0x33E8	0x00300D00  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 4 (R1)
; pin start address is: 0 (R0)
; bus start address is: 8 (R2)
0x33EC	0x59E14002  CMP.B	R2, #0
0x33F0	0x00280CF5  JMPC	R30, Z, #1, L_mikrobus_gpioInit80
0x33F4	0x59E14012  CMP.B	R2, #1
0x33F8	0x00280CF7  JMPC	R30, Z, #1, L_mikrobus_gpioInit81
; bus end address is: 8 (R2)
; pin end address is: 0 (R0)
; direction end address is: 4 (R1)
0x33FC	0x00300CF9  JMP	L_mikrobus_gpioInit82
;easyft90x_v7_FT900.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x3400	0x99D00000  UNLINK	LR
0x3404	0xA0000000  RETURN	
; end of _mikrobus_gpioInit
easyft90x_v7_FT900__gpioInit_1:
;__ef_ft900_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 83 :: 		switch( pin )
0x2A00	0x00300AFB  JMP	L_easyft90x_v7_FT900__gpioInit_10
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_08_15, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_08_15, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_12:
0x2A04	0x59E0C012  CMP.B	R1, #1
0x2A08	0x00200A87  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_13
; dir end address is: 4 (R1)
0x2A0C	0x64100002  LDK.L	R1, #2
0x2A10	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x2A14	0x00340943  CALL	_GPIO_Digital_Input+0
0x2A18	0x00300A8A  JMP	L_easyft90x_v7_FT900__gpioInit_14
L_easyft90x_v7_FT900__gpioInit_13:
0x2A1C	0x64100002  LDK.L	R1, #2
0x2A20	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x2A24	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_14:
0x2A28	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_15:
; dir start address is: 4 (R1)
0x2A2C	0x59E0C012  CMP.B	R1, #1
0x2A30	0x00200A91  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_16
; dir end address is: 4 (R1)
0x2A34	0x64100002  LDK.L	R1, #2
0x2A38	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2A3C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2A40	0x00300A94  JMP	L_easyft90x_v7_FT900__gpioInit_17
L_easyft90x_v7_FT900__gpioInit_16:
0x2A44	0x64100002  LDK.L	R1, #2
0x2A48	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2A4C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_17:
0x2A50	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_18:
; dir start address is: 4 (R1)
0x2A54	0x59E0C012  CMP.B	R1, #1
0x2A58	0x00200A9B  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_19
; dir end address is: 4 (R1)
0x2A5C	0x64100010  LDK.L	R1, #16
0x2A60	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2A64	0x00340943  CALL	_GPIO_Digital_Input+0
0x2A68	0x00300A9E  JMP	L_easyft90x_v7_FT900__gpioInit_110
L_easyft90x_v7_FT900__gpioInit_19:
0x2A6C	0x64100010  LDK.L	R1, #16
0x2A70	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2A74	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_110:
0x2A78	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_111:
; dir start address is: 4 (R1)
0x2A7C	0x59E0C012  CMP.B	R1, #1
0x2A80	0x00200AA5  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_112
; dir end address is: 4 (R1)
0x2A84	0x64100008  LDK.L	R1, #8
0x2A88	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2A8C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2A90	0x00300AA8  JMP	L_easyft90x_v7_FT900__gpioInit_113
L_easyft90x_v7_FT900__gpioInit_112:
0x2A94	0x64100008  LDK.L	R1, #8
0x2A98	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2A9C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_113:
0x2AA0	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_114:
; dir start address is: 4 (R1)
0x2AA4	0x59E0C012  CMP.B	R1, #1
0x2AA8	0x00200AAF  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_115
; dir end address is: 4 (R1)
0x2AAC	0x64100040  LDK.L	R1, #64
0x2AB0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2AB4	0x00340943  CALL	_GPIO_Digital_Input+0
0x2AB8	0x00300AB2  JMP	L_easyft90x_v7_FT900__gpioInit_116
L_easyft90x_v7_FT900__gpioInit_115:
0x2ABC	0x64100040  LDK.L	R1, #64
0x2AC0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2AC4	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_116:
0x2AC8	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_117:
; dir start address is: 4 (R1)
0x2ACC	0x59E0C012  CMP.B	R1, #1
0x2AD0	0x00200AB9  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_118
; dir end address is: 4 (R1)
0x2AD4	0x64100020  LDK.L	R1, #32
0x2AD8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2ADC	0x00340943  CALL	_GPIO_Digital_Input+0
0x2AE0	0x00300ABC  JMP	L_easyft90x_v7_FT900__gpioInit_119
L_easyft90x_v7_FT900__gpioInit_118:
0x2AE4	0x64100020  LDK.L	R1, #32
0x2AE8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2AEC	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_119:
0x2AF0	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0); break;
L_easyft90x_v7_FT900__gpioInit_120:
; dir start address is: 4 (R1)
0x2AF4	0x59E0C012  CMP.B	R1, #1
0x2AF8	0x00200AC3  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_121
; dir end address is: 4 (R1)
0x2AFC	0x64100001  LDK.L	R1, #1
0x2B00	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2B04	0x00340943  CALL	_GPIO_Digital_Input+0
0x2B08	0x00300AC6  JMP	L_easyft90x_v7_FT900__gpioInit_122
L_easyft90x_v7_FT900__gpioInit_121:
0x2B0C	0x64100001  LDK.L	R1, #1
0x2B10	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2B14	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_122:
0x2B18	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_123:
; dir start address is: 4 (R1)
0x2B1C	0x59E0C012  CMP.B	R1, #1
0x2B20	0x00200ACD  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_124
; dir end address is: 4 (R1)
0x2B24	0x64100008  LDK.L	R1, #8
0x2B28	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2B2C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2B30	0x00300AD0  JMP	L_easyft90x_v7_FT900__gpioInit_125
L_easyft90x_v7_FT900__gpioInit_124:
0x2B34	0x64100008  LDK.L	R1, #8
0x2B38	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2B3C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_125:
0x2B40	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_126:
; dir start address is: 4 (R1)
0x2B44	0x59E0C012  CMP.B	R1, #1
0x2B48	0x00200AD7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_127
; dir end address is: 4 (R1)
0x2B4C	0x64100020  LDK.L	R1, #32
0x2B50	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2B54	0x00340943  CALL	_GPIO_Digital_Input+0
0x2B58	0x00300ADA  JMP	L_easyft90x_v7_FT900__gpioInit_128
L_easyft90x_v7_FT900__gpioInit_127:
0x2B5C	0x64100020  LDK.L	R1, #32
0x2B60	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2B64	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_128:
0x2B68	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_129:
; dir start address is: 4 (R1)
0x2B6C	0x59E0C012  CMP.B	R1, #1
0x2B70	0x00200AE1  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_130
; dir end address is: 4 (R1)
0x2B74	0x64100010  LDK.L	R1, #16
0x2B78	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2B7C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2B80	0x00300AE4  JMP	L_easyft90x_v7_FT900__gpioInit_131
L_easyft90x_v7_FT900__gpioInit_130:
0x2B84	0x64100010  LDK.L	R1, #16
0x2B88	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2B8C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_131:
0x2B90	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_132:
; dir start address is: 4 (R1)
0x2B94	0x59E0C012  CMP.B	R1, #1
0x2B98	0x00200AEB  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_133
; dir end address is: 4 (R1)
0x2B9C	0x64100010  LDK.L	R1, #16
0x2BA0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2BA4	0x00340943  CALL	_GPIO_Digital_Input+0
0x2BA8	0x00300AEE  JMP	L_easyft90x_v7_FT900__gpioInit_134
L_easyft90x_v7_FT900__gpioInit_133:
0x2BAC	0x64100010  LDK.L	R1, #16
0x2BB0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2BB4	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_134:
0x2BB8	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_135:
; dir start address is: 4 (R1)
0x2BBC	0x59E0C012  CMP.B	R1, #1
0x2BC0	0x00200AF5  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_136
; dir end address is: 4 (R1)
0x2BC4	0x64100020  LDK.L	R1, #32
0x2BC8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2BCC	0x00340943  CALL	_GPIO_Digital_Input+0
0x2BD0	0x00300AF8  JMP	L_easyft90x_v7_FT900__gpioInit_137
L_easyft90x_v7_FT900__gpioInit_136:
0x2BD4	0x64100020  LDK.L	R1, #32
0x2BD8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2BDC	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_137:
0x2BE0	0x00300B14  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_138:
0x2BE4	0x64000001  LDK.L	R0, #1
0x2BE8	0x00300B15  JMP	L_end__gpioInit_1
;__ef_ft900_gpio.c, 98 :: 		}
L_easyft90x_v7_FT900__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2BEC	0x59E04002  CMP.B	R0, #0
0x2BF0	0x00280A81  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_12
0x2BF4	0x59E04012  CMP.B	R0, #1
0x2BF8	0x00280A8B  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_15
0x2BFC	0x59E04022  CMP.B	R0, #2
0x2C00	0x00280A95  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_18
0x2C04	0x59E04032  CMP.B	R0, #3
0x2C08	0x00280A9F  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_111
0x2C0C	0x59E04042  CMP.B	R0, #4
0x2C10	0x00280AA9  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_114
0x2C14	0x59E04052  CMP.B	R0, #5
0x2C18	0x00280AB3  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_117
0x2C1C	0x59E04062  CMP.B	R0, #6
0x2C20	0x00280ABD  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_120
0x2C24	0x59E04072  CMP.B	R0, #7
0x2C28	0x00280AC7  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_123
0x2C2C	0x59E04082  CMP.B	R0, #8
0x2C30	0x00280AD1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_126
0x2C34	0x59E04092  CMP.B	R0, #9
0x2C38	0x00280ADB  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_129
0x2C3C	0x59E040A2  CMP.B	R0, #10
0x2C40	0x00280AE5  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_132
0x2C44	0x59E040B2  CMP.B	R0, #11
0x2C48	0x00280AEF  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2C4C	0x00300AF9  JMP	L_easyft90x_v7_FT900__gpioInit_138
L_easyft90x_v7_FT900__gpioInit_11:
;__ef_ft900_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x2C50	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x2C54	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x250C	0x6C300947  LPM.L	R3, $+16
0x2510	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2514	0x003407E6  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x2518	0xA0000000  RETURN	
0x251C	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1F98	0x95D00004  LINK	LR, #4
0x1F9C	0xB5F18000  STI.L	SP, #0, R3
0x1FA0	0x4441500D  BEXTU.L	R4, R2, #256
0x1FA4	0x44204000  MOVE.L	R2, R0
0x1FA8	0x4430D00D  BEXTU.L	R3, R1, #256
0x1FAC	0xAC1F8000  LDI.L	R1, SP, #0
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 8 (R2)
; pinMask start address is: 12 (R3)
; dir start address is: 16 (R4)
; config start address is: 4 (R1)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 24 (R6)
0x1FB0	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_GPIO.c, 390 :: 		
0x1FB4	0x4400C109  LSHR.L	R0, R1, #16
; config end address is: 4 (R1)
; configHigh start address is: 4 (R1)
0x1FB8	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_GPIO.c, 392 :: 		
0x1FBC	0x6401008C  LDK.L	R0, #GPIO_PORT_64_66+0
0x1FC0	0x5DE10002  CMP.L	R2, R0
0x1FC4	0x002007F4  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 20 (R5)
0x1FC8	0x64500003  LDK.L	R5, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 20 (R5)
0x1FCC	0x003007F5  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 20 (R5)
0x1FD0	0x64500008  LDK.L	R5, #8
; portNumOfPins end address is: 20 (R5)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 20 (R5)
; clearMask start address is: 32 (R8)
0x1FD4	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x1FD8	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x1FDC	0x64010003  LDK.L	R0, #65539
0x1FE0	0x44030004  AND.L	R0, R6, R0
0x1FE4	0x5DE04002  CMP.L	R0, #0
0x1FE8	0x00280800  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x1FEC	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x1FF0	0x4400C014  AND.L	R0, R1, #1
0x1FF4	0x4400400D  BEXTU.L	R0, R0, #0
0x1FF8	0x44738005  OR.L	R7, R7, R0
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x1FFC	0x00300800  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x2000	0x6402000C  LDK.L	R0, #131084
0x2004	0x44030004  AND.L	R0, R6, R0
0x2008	0x5DE04002  CMP.L	R0, #0
0x200C	0x00280809  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x2010	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x2014	0x4400C024  AND.L	R0, R1, #2
0x2018	0x4400400D  BEXTU.L	R0, R0, #0
0x201C	0x44738005  OR.L	R7, R7, R0
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x2020	0x00300809  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x2024	0x6C000861  LPM.L	R0, $+352
0x2028	0x44030004  AND.L	R0, R6, R0
0x202C	0x5DE04002  CMP.L	R0, #0
0x2030	0x00280812  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x2034	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x2038	0x4400C0C4  AND.L	R0, R1, #12
0x203C	0x4400400D  BEXTU.L	R0, R0, #0
0x2040	0x44938005  OR.L	R9, R7, R0
; setMask end address is: 28 (R7)
; setMask start address is: 36 (R9)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 421 :: 		
0x2044	0x00300813  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x2048	0x4493C000  MOVE.L	R9, R7
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
0x204C	0x6C000862  LPM.L	R0, $+316
0x2050	0x44030004  AND.L	R0, R6, R0
; configLow end address is: 24 (R6)
0x2054	0x5DE04002  CMP.L	R0, #0
0x2058	0x0028081C  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x205C	0x44844305  OR.L	R8, R8, #48
;__Lib_GPIO.c, 426 :: 		
0x2060	0x4400C304  AND.L	R0, R1, #48
0x2064	0x4400400D  BEXTU.L	R0, R0, #0
; configHigh end address is: 4 (R1)
0x2068	0x44948005  OR.L	R9, R9, R0
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 427 :: 		
0x206C	0x0030081C  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
0x2070	0x64010084  LDK.L	R0, #GPIO_VAL_00_31+0
0x2074	0x44010002  SUB.L	R0, R2, R0
0x2078	0x44104038  ASHL.L	R1, R0, #3
0x207C	0x6401001C  LDK.L	R0, #PIN_00_03+0
0x2080	0x44700010  ADD.L	R7, R0, R1
; regByteAddr start address is: 28 (R7)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x2084	0x44B1D00D  BEXTU.L	R11, R3, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 24 (R6)
0x2088	0x64600000  LDK.L	R6, #0
; pinMask end address is: 12 (R3)
; portNumOfPins end address is: 20 (R5)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 24 (R6)
; port end address is: 8 (R2)
; dir end address is: 16 (R4)
0x208C	0x44A2D00D  BEXTU.L	R10, R5, #256
0x2090	0x4451D00D  BEXTU.L	R5, R3, #256
0x2094	0x44314000  MOVE.L	R3, R2
L_GPIO_Config28:
; cnt start address is: 24 (R6)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 28 (R7)
; regByteAddr end address is: 28 (R7)
; clearMask start address is: 32 (R8)
; clearMask end address is: 32 (R8)
; setMask start address is: 36 (R9)
; setMask end address is: 36 (R9)
; portNumOfPins start address is: 40 (R10)
; dir start address is: 16 (R4)
; pinMask start address is: 20 (R5)
; port start address is: 12 (R3)
0x2098	0x5DE300A2  CMP.L	R6, R10
0x209C	0x0060083B  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
; regByteAddr start address is: 28 (R7)
0x20A0	0x4405C014  AND.L	R0, R11, #1
0x20A4	0x5DE04002  CMP.L	R0, #0
0x20A8	0x00280838  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x20AC	0x44138060  ADD.L	R1, R7, R6
0x20B0	0xA8008000  LDI.B	R0, R1, #0
0x20B4	0x440043F4  AND.L	R0, R0, #63
0x20B8	0xB0100000  STI.B	R1, #0, R0
;__Lib_GPIO.c, 437 :: 		
0x20BC	0x44238060  ADD.L	R2, R7, R6
0x20C0	0x44147FF6  XOR.L	R1, R8, #-1
0x20C4	0xA8010000  LDI.B	R0, R2, #0
0x20C8	0x44000014  AND.L	R0, R0, R1
0x20CC	0xB0200000  STI.B	R2, #0, R0
;__Lib_GPIO.c, 438 :: 		
0x20D0	0x44138060  ADD.L	R1, R7, R6
0x20D4	0xA8008000  LDI.B	R0, R1, #0
0x20D8	0x44000095  OR.L	R0, R0, R9
0x20DC	0xB0100000  STI.B	R1, #0, R0
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x20E0	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x20E4	0x44634010  ADD.L	R6, R6, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
; portNumOfPins end address is: 40 (R10)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 24 (R6)
0x20E8	0x00300826  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 24 (R6)
0x20EC	0x64600000  LDK.L	R6, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 0 (R0)
0x20F0	0x64000000  LDK.L	R0, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 28 (R7)
0x20F4	0x4472D00D  BEXTU.L	R7, R5, #256
; pinMask end address is: 20 (R5)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x20F8	0x64100000  LDK.L	R1, #0
; port end address is: 12 (R3)
; setMask end address is: 0 (R0)
; tmpPinMask end address is: 28 (R7)
; clearMask end address is: 24 (R6)
; cnt end address is: 4 (R1)
0x20FC	0x4421C000  MOVE.L	R2, R3
0x2100	0x44304000  MOVE.L	R3, R0
0x2104	0x4453C000  MOVE.L	R5, R7
L_GPIO_Config32:
; cnt start address is: 4 (R1)
; tmpPinMask start address is: 20 (R5)
; setMask start address is: 12 (R3)
; clearMask start address is: 24 (R6)
; port start address is: 8 (R2)
; dir start address is: 16 (R4)
; dir end address is: 16 (R4)
0x2108	0x5DE0C202  CMP.L	R1, #32
0x210C	0x00600851  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 16 (R4)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 16 (R4)
0x2110	0x4402C014  AND.L	R0, R5, #1
0x2114	0x5DE04002  CMP.L	R0, #0
0x2118	0x0028084E  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x211C	0x6400000C  LDK.L	R0, #12
0x2120	0x44000018  ASHL.L	R0, R0, R1
0x2124	0x44630005  OR.L	R6, R6, R0
;__Lib_GPIO.c, 456 :: 		
0x2128	0x4402500D  BEXTU.L	R0, R4, #256
0x212C	0x44000018  ASHL.L	R0, R0, R1
0x2130	0x44318005  OR.L	R3, R3, R0
; setMask end address is: 12 (R3)
; clearMask end address is: 24 (R6)
;__Lib_GPIO.c, 457 :: 		
0x2134	0x0030084E  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 12 (R3)
; clearMask start address is: 24 (R6)
0x2138	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_GPIO.c, 451 :: 		
0x213C	0x4410C040  ADD.L	R1, R1, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 16 (R4)
; tmpPinMask end address is: 20 (R5)
; cnt end address is: 4 (R1)
0x2140	0x00300842  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x2144	0x64010084  LDK.L	R0, #GPIO_VAL_00_31+0
0x2148	0x44010002  SUB.L	R0, R2, R0
; port end address is: 8 (R2)
0x214C	0x44104028  ASHL.L	R1, R0, #2
0x2150	0x64010060  LDK.L	R0, #GPIO_CFG_00_07+0
0x2154	0x44200010  ADD.L	R2, R0, R1
; regLongAddr start address is: 16 (R4)
0x2158	0x44414000  MOVE.L	R4, R2
;__Lib_GPIO.c, 462 :: 		
0x215C	0x44137FF6  XOR.L	R1, R6, #-1
; clearMask end address is: 24 (R6)
0x2160	0xAC010000  LDI.L	R0, R2, #0
0x2164	0x44000014  AND.L	R0, R0, R1
0x2168	0xB4200000  STI.L	R2, #0, R0
;__Lib_GPIO.c, 463 :: 		
0x216C	0xAC020000  LDI.L	R0, R4, #0
0x2170	0x44000035  OR.L	R0, R0, R3
; setMask end address is: 12 (R3)
0x2174	0xB4400000  STI.L	R4, #0, R0
; regLongAddr end address is: 16 (R4)
;__Lib_GPIO.c, 465 :: 		
0x2178	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x217C	0x99D00000  UNLINK	LR
0x2180	0xA0000000  RETURN	
0x2184	0x000C00F0  	#786672
0x2188	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x2854	0x6C300A19  LPM.L	R3, $+16
0x2858	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x285C	0x003407E6  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x2860	0xA0000000  RETURN	
0x2864	0x00100215  	#1049109
; end of _GPIO_Digital_Output
easyft90x_v7_FT900__gpioInit_2:
;__ef_ft900_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 104 :: 		switch( pin )
0x2E08	0x00300BFD  JMP	L_easyft90x_v7_FT900__gpioInit_239
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_241:
0x2E0C	0x59E0C012  CMP.B	R1, #1
0x2E10	0x00200B89  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_242
; dir end address is: 4 (R1)
0x2E14	0x64100040  LDK.L	R1, #64
0x2E18	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2E1C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2E20	0x00300B8C  JMP	L_easyft90x_v7_FT900__gpioInit_243
L_easyft90x_v7_FT900__gpioInit_242:
0x2E24	0x64100040  LDK.L	R1, #64
0x2E28	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2E2C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_243:
0x2E30	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_244:
; dir start address is: 4 (R1)
0x2E34	0x59E0C012  CMP.B	R1, #1
0x2E38	0x00200B93  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_245
; dir end address is: 4 (R1)
0x2E3C	0x64100010  LDK.L	R1, #16
0x2E40	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2E44	0x00340943  CALL	_GPIO_Digital_Input+0
0x2E48	0x00300B96  JMP	L_easyft90x_v7_FT900__gpioInit_246
L_easyft90x_v7_FT900__gpioInit_245:
0x2E4C	0x64100010  LDK.L	R1, #16
0x2E50	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2E54	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_246:
0x2E58	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_247:
; dir start address is: 4 (R1)
0x2E5C	0x59E0C012  CMP.B	R1, #1
0x2E60	0x00200B9D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_248
; dir end address is: 4 (R1)
0x2E64	0x64100020  LDK.L	R1, #32
0x2E68	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2E6C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2E70	0x00300BA0  JMP	L_easyft90x_v7_FT900__gpioInit_249
L_easyft90x_v7_FT900__gpioInit_248:
0x2E74	0x64100020  LDK.L	R1, #32
0x2E78	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2E7C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_249:
0x2E80	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_250:
; dir start address is: 4 (R1)
0x2E84	0x59E0C012  CMP.B	R1, #1
0x2E88	0x00200BA7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_251
; dir end address is: 4 (R1)
0x2E8C	0x64100008  LDK.L	R1, #8
0x2E90	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2E94	0x00340943  CALL	_GPIO_Digital_Input+0
0x2E98	0x00300BAA  JMP	L_easyft90x_v7_FT900__gpioInit_252
L_easyft90x_v7_FT900__gpioInit_251:
0x2E9C	0x64100008  LDK.L	R1, #8
0x2EA0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2EA4	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_252:
0x2EA8	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_253:
; dir start address is: 4 (R1)
0x2EAC	0x59E0C012  CMP.B	R1, #1
0x2EB0	0x00200BB1  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_254
; dir end address is: 4 (R1)
0x2EB4	0x64100040  LDK.L	R1, #64
0x2EB8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2EBC	0x00340943  CALL	_GPIO_Digital_Input+0
0x2EC0	0x00300BB4  JMP	L_easyft90x_v7_FT900__gpioInit_255
L_easyft90x_v7_FT900__gpioInit_254:
0x2EC4	0x64100040  LDK.L	R1, #64
0x2EC8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2ECC	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_255:
0x2ED0	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_256:
; dir start address is: 4 (R1)
0x2ED4	0x59E0C012  CMP.B	R1, #1
0x2ED8	0x00200BBB  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_257
; dir end address is: 4 (R1)
0x2EDC	0x64100020  LDK.L	R1, #32
0x2EE0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2EE4	0x00340943  CALL	_GPIO_Digital_Input+0
0x2EE8	0x00300BBE  JMP	L_easyft90x_v7_FT900__gpioInit_258
L_easyft90x_v7_FT900__gpioInit_257:
0x2EEC	0x64100020  LDK.L	R1, #32
0x2EF0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2EF4	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_258:
0x2EF8	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_259:
; dir start address is: 4 (R1)
0x2EFC	0x59E0C012  CMP.B	R1, #1
0x2F00	0x00200BC5  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_260
; dir end address is: 4 (R1)
0x2F04	0x64100002  LDK.L	R1, #2
0x2F08	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2F0C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2F10	0x00300BC8  JMP	L_easyft90x_v7_FT900__gpioInit_261
L_easyft90x_v7_FT900__gpioInit_260:
0x2F14	0x64100002  LDK.L	R1, #2
0x2F18	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2F1C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_261:
0x2F20	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_262:
; dir start address is: 4 (R1)
0x2F24	0x59E0C012  CMP.B	R1, #1
0x2F28	0x00200BCF  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_263
; dir end address is: 4 (R1)
0x2F2C	0x64100020  LDK.L	R1, #32
0x2F30	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2F34	0x00340943  CALL	_GPIO_Digital_Input+0
0x2F38	0x00300BD2  JMP	L_easyft90x_v7_FT900__gpioInit_264
L_easyft90x_v7_FT900__gpioInit_263:
0x2F3C	0x64100020  LDK.L	R1, #32
0x2F40	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2F44	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_264:
0x2F48	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_265:
; dir start address is: 4 (R1)
0x2F4C	0x59E0C012  CMP.B	R1, #1
0x2F50	0x00200BD9  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_266
; dir end address is: 4 (R1)
0x2F54	0x64100020  LDK.L	R1, #32
0x2F58	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2F5C	0x00340943  CALL	_GPIO_Digital_Input+0
0x2F60	0x00300BDC  JMP	L_easyft90x_v7_FT900__gpioInit_267
L_easyft90x_v7_FT900__gpioInit_266:
0x2F64	0x64100020  LDK.L	R1, #32
0x2F68	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2F6C	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_267:
0x2F70	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_268:
; dir start address is: 4 (R1)
0x2F74	0x59E0C012  CMP.B	R1, #1
0x2F78	0x00200BE3  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_269
; dir end address is: 4 (R1)
0x2F7C	0x64100010  LDK.L	R1, #16
0x2F80	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2F84	0x00340943  CALL	_GPIO_Digital_Input+0
0x2F88	0x00300BE6  JMP	L_easyft90x_v7_FT900__gpioInit_270
L_easyft90x_v7_FT900__gpioInit_269:
0x2F8C	0x64100010  LDK.L	R1, #16
0x2F90	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2F94	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_270:
0x2F98	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_271:
; dir start address is: 4 (R1)
0x2F9C	0x59E0C012  CMP.B	R1, #1
0x2FA0	0x00200BED  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_272
; dir end address is: 4 (R1)
0x2FA4	0x64100010  LDK.L	R1, #16
0x2FA8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2FAC	0x00340943  CALL	_GPIO_Digital_Input+0
0x2FB0	0x00300BF0  JMP	L_easyft90x_v7_FT900__gpioInit_273
L_easyft90x_v7_FT900__gpioInit_272:
0x2FB4	0x64100010  LDK.L	R1, #16
0x2FB8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2FBC	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_273:
0x2FC0	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_274:
; dir start address is: 4 (R1)
0x2FC4	0x59E0C012  CMP.B	R1, #1
0x2FC8	0x00200BF7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_275
; dir end address is: 4 (R1)
0x2FCC	0x64100020  LDK.L	R1, #32
0x2FD0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2FD4	0x00340943  CALL	_GPIO_Digital_Input+0
0x2FD8	0x00300BFA  JMP	L_easyft90x_v7_FT900__gpioInit_276
L_easyft90x_v7_FT900__gpioInit_275:
0x2FDC	0x64100020  LDK.L	R1, #32
0x2FE0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2FE4	0x00340A15  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_276:
0x2FE8	0x00300C16  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_277:
0x2FEC	0x64000001  LDK.L	R0, #1
0x2FF0	0x00300C17  JMP	L_end__gpioInit_2
;__ef_ft900_gpio.c, 119 :: 		}
L_easyft90x_v7_FT900__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2FF4	0x59E04002  CMP.B	R0, #0
0x2FF8	0x00280B83  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_241
0x2FFC	0x59E04012  CMP.B	R0, #1
0x3000	0x00280B8D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_244
0x3004	0x59E04022  CMP.B	R0, #2
0x3008	0x00280B97  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_247
0x300C	0x59E04032  CMP.B	R0, #3
0x3010	0x00280BA1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_250
0x3014	0x59E04042  CMP.B	R0, #4
0x3018	0x00280BAB  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_253
0x301C	0x59E04052  CMP.B	R0, #5
0x3020	0x00280BB5  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_256
0x3024	0x59E04062  CMP.B	R0, #6
0x3028	0x00280BBF  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_259
0x302C	0x59E04072  CMP.B	R0, #7
0x3030	0x00280BC9  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_262
0x3034	0x59E04082  CMP.B	R0, #8
0x3038	0x00280BD3  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_265
0x303C	0x59E04092  CMP.B	R0, #9
0x3040	0x00280BDD  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_268
0x3044	0x59E040A2  CMP.B	R0, #10
0x3048	0x00280BE7  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_271
0x304C	0x59E040B2  CMP.B	R0, #11
0x3050	0x00280BF1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x3054	0x00300BFB  JMP	L_easyft90x_v7_FT900__gpioInit_277
L_easyft90x_v7_FT900__gpioInit_240:
;__ef_ft900_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x3058	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x305C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_2
_mikrobus_i2cInit:
;easyft90x_v7_FT900.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x32C0	0x95D00004  LINK	LR, #4
0x32C4	0xB5F08000  STI.L	SP, #0, R1
0x32C8	0x4410500D  BEXTU.L	R1, R0, #256
0x32CC	0xAC0F8000  LDI.L	R0, SP, #0
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 4 (R1)
; cfg start address is: 0 (R0)
;easyft90x_v7_FT900.c, 224 :: 		switch( bus )
0x32D0	0x00300CBB  JMP	L_mikrobus_i2cInit88
; bus end address is: 4 (R1)
;easyft90x_v7_FT900.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit90:
; cfg end address is: 0 (R0)
0x32D4	0x00340A77  CALL	easyft90x_v7_FT900__i2cInit_1+0
0x32D8	0x00300CC0  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit91:
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
0x32DC	0x00340A23  CALL	easyft90x_v7_FT900__i2cInit_2+0
0x32E0	0x00300CC0  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit92:
0x32E4	0x64000001  LDK.L	R0, #1
0x32E8	0x00300CC0  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 245 :: 		}
L_mikrobus_i2cInit88:
; cfg start address is: 0 (R0)
; bus start address is: 4 (R1)
0x32EC	0x59E0C002  CMP.B	R1, #0
0x32F0	0x00280CB5  JMPC	R30, Z, #1, L_mikrobus_i2cInit90
0x32F4	0x59E0C012  CMP.B	R1, #1
0x32F8	0x00280CB7  JMPC	R30, Z, #1, L_mikrobus_i2cInit91
; bus end address is: 4 (R1)
; cfg end address is: 0 (R0)
0x32FC	0x00300CB9  JMP	L_mikrobus_i2cInit92
;easyft90x_v7_FT900.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x3300	0x99D00000  UNLINK	LR
0x3304	0xA0000000  RETURN	
; end of _mikrobus_i2cInit
easyft90x_v7_FT900__i2cInit_1:
;__ef_ft900_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x29DC	0x44204000  MOVE.L	R2, R0
; cfg end address is: 0 (R0)
; cfg start address is: 8 (R2)
;__ef_ft900_i2c.c, 31 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x29E0	0x44014040  ADD.L	R0, R2, #4
0x29E4	0xCC100000  LPMI.L	R1, R0, #0
0x29E8	0xCC010000  LPMI.L	R0, R2, #0
; cfg end address is: 8 (R2)
0x29EC	0x4410D00D  BEXTU.L	R1, R1, #256
0x29F0	0x4400500D  BEXTU.L	R0, R0, #256
0x29F4	0x00340981  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x29F8	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x29FC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_1
_I2CM1_Init:
;__Lib_I2C.c, 280 :: 		
; swap start address is: 4 (R1)
; speedMode start address is: 0 (R0)
0x2604	0x95D00008  LINK	LR, #8
0x2608	0x4420500D  BEXTU.L	R2, R0, #256
0x260C	0x4440D00D  BEXTU.L	R4, R1, #256
; swap end address is: 4 (R1)
; speedMode end address is: 0 (R0)
; speedMode start address is: 8 (R2)
; swap start address is: 16 (R4)
;__Lib_I2C.c, 285 :: 		
0x2610	0x64000000  LDK.L	R0, #0
0x2614	0xBC000050  STA.L	__Lib_I2C__I2CM_TIMEOUT+0, R0
;__Lib_I2C.c, 286 :: 		
0x2618	0x64000000  LDK.L	R0, #0
0x261C	0xBC000170  STA.L	_I2CM_Timeout_Ptr+0, R0
;__Lib_I2C.c, 288 :: 		
0x2620	0x640FFFFF  LDK.L	R0, #_I2CM1_Soft_Reset+0
0x2624	0xBC000174  STA.L	_I2CM_Soft_Reset_Ptr+0, R0
;__Lib_I2C.c, 289 :: 		
0x2628	0x640027E0  LDK.L	R0, #_I2CM1_Set_Slave_Address+0
0x262C	0xBC000178  STA.L	_I2CM_Set_Slave_Address_Ptr+0, R0
;__Lib_I2C.c, 290 :: 		
0x2630	0x6400132C  LDK.L	R0, #_I2CM1_Write+0
0x2634	0xBC00017C  STA.L	_I2CM_Write_Ptr+0, R0
;__Lib_I2C.c, 291 :: 		
0x2638	0x640FFFFF  LDK.L	R0, #_I2CM1_Write_10Bit+0
0x263C	0xBC000180  STA.L	_I2CM_Write_10Bit_Ptr+0, R0
;__Lib_I2C.c, 292 :: 		
0x2640	0x64001BE8  LDK.L	R0, #_I2CM1_Write_Bytes+0
0x2644	0xBC000184  STA.L	_I2CM_Write_Bytes_Ptr+0, R0
;__Lib_I2C.c, 293 :: 		
0x2648	0x64001174  LDK.L	R0, #_I2CM1_Read+0
0x264C	0xBC000188  STA.L	_I2CM_Read_Ptr+0, R0
;__Lib_I2C.c, 294 :: 		
0x2650	0x6400160C  LDK.L	R0, #_I2CM1_Read_10Bit+0
0x2654	0xBC00018C  STA.L	_I2CM_Read_10Bit_Ptr+0, R0
;__Lib_I2C.c, 295 :: 		
0x2658	0x6400187C  LDK.L	R0, #_I2CM1_Read_Bytes+0
0x265C	0xBC000190  STA.L	_I2CM_Read_Bytes_Ptr+0, R0
;__Lib_I2C.c, 297 :: 		
0x2660	0x003407BF  CALL	_Get_Peripheral_Clock_kHz+0
0x2664	0x641003E8  LDK.L	R1, #1000
0x2668	0xF4000018  MUL.L	R0, R0, R1
; sysClk start address is: 0 (R0)
;__Lib_I2C.c, 299 :: 		
0x266C	0x64100000  LDK.L	R1, #0
0x2670	0xB810004E  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R1
;__Lib_I2C.c, 302 :: 		
0x2674	0xC4110008  LDA.L	R1, CLKCFG+0
0x2678	0x4410E29B  BINS.L	R1, R1, #553
0x267C	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_I2C.c, 311 :: 		
0x2680	0x59E14002  CMP.B	R2, #0
0x2684	0x002009A9  JMPC	R30, Z, #0, L_I2CM1_Init2
;__Lib_I2C.c, 313 :: 		
0x2688	0x64100002  LDK.L	R1, #2
0x268C	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 314 :: 		
0x2690	0x64100002  LDK.L	R1, #2
0x2694	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 315 :: 		
0x2698	0x641186A0  LDK.L	R1, #100000
0x269C	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 316 :: 		
0x26A0	0x003009C5  JMP	L_I2CM1_Init3
L_I2CM1_Init2:
;__Lib_I2C.c, 317 :: 		
0x26A4	0x59E14012  CMP.B	R2, #1
0x26A8	0x002009B2  JMPC	R30, Z, #0, L_I2CM1_Init4
;__Lib_I2C.c, 319 :: 		
0x26AC	0x64100002  LDK.L	R1, #2
0x26B0	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 320 :: 		
0x26B4	0x64100001  LDK.L	R1, #1
0x26B8	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 321 :: 		
0x26BC	0x64161A80  LDK.L	R1, #400000
0x26C0	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 322 :: 		
0x26C4	0x003009C5  JMP	L_I2CM1_Init5
L_I2CM1_Init4:
;__Lib_I2C.c, 323 :: 		
0x26C8	0x59E14022  CMP.B	R2, #2
0x26CC	0x002009BB  JMPC	R30, Z, #0, L_I2CM1_Init6
;__Lib_I2C.c, 325 :: 		
0x26D0	0x64100002  LDK.L	R1, #2
0x26D4	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 326 :: 		
0x26D8	0x64100001  LDK.L	R1, #1
0x26DC	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 327 :: 		
0x26E0	0x6C1009EF  LPM.L	R1, $+220
0x26E4	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 328 :: 		
0x26E8	0x003009C5  JMP	L_I2CM1_Init7
L_I2CM1_Init6:
;__Lib_I2C.c, 329 :: 		
0x26EC	0x59E14032  CMP.B	R2, #3
0x26F0	0x002009C5  JMPC	R30, Z, #0, L_I2CM1_Init8
;__Lib_I2C.c, 331 :: 		
0x26F4	0x64100002  LDK.L	R1, #2
0x26F8	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 332 :: 		
0x26FC	0x64100001  LDK.L	R1, #1
0x2700	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 333 :: 		
0x2704	0x6C1009F0  LPM.L	R1, $+188
0x2708	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 335 :: 		
0x270C	0x64100001  LDK.L	R1, #1
0x2710	0xB810004E  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R1
;__Lib_I2C.c, 336 :: 		
L_I2CM1_Init8:
L_I2CM1_Init7:
L_I2CM1_Init5:
L_I2CM1_Init3:
;__Lib_I2C.c, 339 :: 		
0x2714	0x59E14002  CMP.B	R2, #0
0x2718	0x002809CC  JMPC	R30, Z, #1, L__I2CM1_Init150
0x271C	0x59E14012  CMP.B	R2, #1
0x2720	0x002809CC  JMPC	R30, Z, #1, L__I2CM1_Init149
0x2724	0x59E14022  CMP.B	R2, #2
0x2728	0x002809CC  JMPC	R30, Z, #1, L__I2CM1_Init148
0x272C	0x003009DB  JMP	L_I2CM1_Init11
; speedMode end address is: 8 (R2)
L__I2CM1_Init150:
L__I2CM1_Init149:
L__I2CM1_Init148:
;__Lib_I2C.c, 342 :: 		
0x2730	0xAC1F8004  LDI.L	R1, SP, #4
0x2734	0x4420C018  ASHL.L	R2, R1, #1
0x2738	0xA83F8001  LDI.B	R3, SP, #1
0x273C	0xA81F8000  LDI.B	R1, SP, #0
0x2740	0x44108030  ADD.L	R1, R1, R3
0x2744	0x4410C00C  BEXTS.L	R1, R1, #0
0x2748	0xF4110018  MUL.L	R1, R2, R1
0x274C	0xF4100010  UDIV.L	R1, R0, R1
; sysClk end address is: 0 (R0)
0x2750	0x4400C012  SUB.L	R0, R1, #1
;__Lib_I2C.c, 343 :: 		
0x2754	0x4400500D  BEXTU.L	R0, R0, #256
0x2758	0x441047F4  AND.L	R1, R0, #127
;__Lib_I2C.c, 344 :: 		
0x275C	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x2760	0x44004030  ADD.L	R0, R0, #3
0x2764	0xB0008000  STI.B	R0, #0, R1
;__Lib_I2C.c, 345 :: 		
0x2768	0x003009EB  JMP	L_I2CM1_Init12
L_I2CM1_Init11:
;__Lib_I2C.c, 347 :: 		
; sysClk start address is: 0 (R0)
; speedMode start address is: 8 (R2)
0x276C	0x59E14032  CMP.B	R2, #3
0x2770	0x002009EB  JMPC	R30, Z, #0, L_I2CM1_Init13
; speedMode end address is: 8 (R2)
;__Lib_I2C.c, 349 :: 		
0x2774	0xAC1F8004  LDI.L	R1, SP, #4
0x2778	0x4420C018  ASHL.L	R2, R1, #1
0x277C	0xA83F8001  LDI.B	R3, SP, #1
0x2780	0xA81F8000  LDI.B	R1, SP, #0
0x2784	0x44108030  ADD.L	R1, R1, R3
0x2788	0x4410C00C  BEXTS.L	R1, R1, #0
0x278C	0xF4110018  MUL.L	R1, R2, R1
0x2790	0xF4100010  UDIV.L	R1, R0, R1
; sysClk end address is: 0 (R0)
0x2794	0x4400C012  SUB.L	R0, R1, #1
;__Lib_I2C.c, 350 :: 		
0x2798	0x4400500D  BEXTU.L	R0, R0, #256
0x279C	0x44104C05  OR.L	R1, R0, #192
;__Lib_I2C.c, 351 :: 		
0x27A0	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x27A4	0x44004030  ADD.L	R0, R0, #3
0x27A8	0xB0008000  STI.B	R0, #0, R1
;__Lib_I2C.c, 352 :: 		
L_I2CM1_Init13:
L_I2CM1_Init12:
;__Lib_I2C.c, 354 :: 		
0x27AC	0x4402500D  BEXTU.L	R0, R4, #256
; swap end address is: 16 (R4)
0x27B0	0x003407CE  CALL	__Lib_I2C_I2CM1_Pad_Init+0
;__Lib_I2C.c, 355 :: 		
L_end_I2CM1_Init:
0x27B4	0x99D00000  UNLINK	LR
0x27B8	0xA0000000  RETURN	
0x27BC	0x000F4240  	#1000000
0x27C0	0x0033E140  	#3400000
; end of _I2CM1_Init
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x1EFC	0xC4010008  LDA.L	R0, CLKCFG+0
0x1F00	0x440043FD  BEXTU.L	R0, R0, #63
0x1F04	0x5DE04002  CMP.L	R0, #0
0x1F08	0x002807CC  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x1F0C	0xC4010008  LDA.L	R0, CLKCFG+0
0x1F10	0x44004109  LSHR.L	R0, R0, #16
0x1F14	0x440040F4  AND.L	R0, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x1F18	0x64100001  LDK.L	R1, #1
0x1F1C	0x44108008  ASHL.L	R1, R1, R0
0x1F20	0x4410C00C  BEXTS.L	R1, R1, #0
0x1F24	0x640186A0  LDK.L	R0, #100000
0x1F28	0xF4000012  DIV.L	R0, R0, R1
0x1F2C	0x003007CD  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x1F30	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x1F34	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_I2C_I2CM1_Pad_Init:
;__Lib_I2C.c, 248 :: 		
; swap start address is: 0 (R0)
; swap end address is: 0 (R0)
; swap start address is: 0 (R0)
;__Lib_I2C.c, 250 :: 		
0x1F38	0x59E04012  CMP.B	R0, #1
0x1F3C	0x002007DC  JMPC	R30, Z, #0, L___Lib_I2C_I2CM1_Pad_Init0
; swap end address is: 0 (R0)
;__Lib_I2C.c, 253 :: 		
0x1F40	0xC4010018  LDA.L	R0, MSC0CFG+0
0x1F44	0x440063DB  BINS.L	R0, R0, #573
0x1F48	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_I2C.c, 256 :: 		
0x1F4C	0xC4010048  LDA.L	R0, PIN_44_47+0
0x1F50	0x6410FFFF  LDK.L	R1, #65535
0x1F54	0x44000014  AND.L	R0, R0, R1
0x1F58	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 257 :: 		
0x1F5C	0xC4010048  LDA.L	R0, PIN_44_47+0
0x1F60	0x6C1007E5  LPM.L	R1, $+52
0x1F64	0x44000015  OR.L	R0, R0, R1
0x1F68	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 260 :: 		
0x1F6C	0x003007E4  JMP	L___Lib_I2C_I2CM1_Pad_Init1
L___Lib_I2C_I2CM1_Pad_Init0:
;__Lib_I2C.c, 264 :: 		
0x1F70	0xC4010048  LDA.L	R0, PIN_44_47+0
0x1F74	0x641F0000  LDK.L	R1, #-65536
0x1F78	0x44000014  AND.L	R0, R0, R1
0x1F7C	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 265 :: 		
0x1F80	0xC4010048  LDA.L	R0, PIN_44_47+0
0x1F84	0x64105050  LDK.L	R1, #20560
0x1F88	0x44000015  OR.L	R0, R0, R1
0x1F8C	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 267 :: 		
L___Lib_I2C_I2CM1_Pad_Init1:
;__Lib_I2C.c, 268 :: 		
L_end_I2CM1_Pad_Init:
0x1F90	0xA0000000  RETURN	
0x1F94	0x50500000  	#1347420160
; end of __Lib_I2C_I2CM1_Pad_Init
easyft90x_v7_FT900__i2cInit_2:
;__ef_ft900_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x288C	0x44204000  MOVE.L	R2, R0
; cfg end address is: 0 (R0)
; cfg start address is: 8 (R2)
;__ef_ft900_i2c.c, 37 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x2890	0x44014040  ADD.L	R0, R2, #4
0x2894	0xCC100000  LPMI.L	R1, R0, #0
0x2898	0xCC010000  LPMI.L	R0, R2, #0
; cfg end address is: 8 (R2)
0x289C	0x4410D00D  BEXTU.L	R1, R1, #256
0x28A0	0x4400500D  BEXTU.L	R0, R0, #256
0x28A4	0x00340981  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x28A8	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x28AC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x3438	0x95D00004  LINK	LR, #4
0x343C	0xB5F08000  STI.L	SP, #0, R1
0x3440	0x4410500D  BEXTU.L	R1, R0, #256
0x3444	0xAC0F8000  LDI.L	R0, SP, #0
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; baud start address is: 0 (R0)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x3448	0x00300D1B  JMP	L_mikrobus_logInit93
; port end address is: 4 (R1)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
; baud end address is: 0 (R0)
0x344C	0x00340B16  CALL	easyft90x_v7_FT900__log_init1+0
0x3450	0x00300D22  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
0x3454	0x00340B7D  CALL	easyft90x_v7_FT900__log_init2+0
0x3458	0x00300D22  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit97:
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
0x345C	0x00340B78  CALL	easyft90x_v7_FT900__log_initUart+0
0x3460	0x00300D22  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit98:
0x3464	0x64000001  LDK.L	R0, #1
0x3468	0x00300D22  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 0 (R0)
; port start address is: 4 (R1)
0x346C	0x59E0C002  CMP.B	R1, #0
0x3470	0x00280D13  JMPC	R30, Z, #1, L_mikrobus_logInit95
0x3474	0x59E0C012  CMP.B	R1, #1
0x3478	0x00280D15  JMPC	R30, Z, #1, L_mikrobus_logInit96
0x347C	0x59E0C102  CMP.B	R1, #16
0x3480	0x00280D17  JMPC	R30, Z, #1, L_mikrobus_logInit97
; port end address is: 4 (R1)
; baud end address is: 0 (R0)
0x3484	0x00300D19  JMP	L_mikrobus_logInit98
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x3488	0x99D00000  UNLINK	LR
0x348C	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x2C58	0x0034096B  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x2C5C	0x640025C8  LDK.L	R0, #_UART2_Write+0
0x2C60	0xBC000148  STA.L	_logger+0, R0
;__ef_ft900_log.c, 27 :: 		return 0;
0x2C64	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x2C68	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x25AC	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 4 (R1)
;__Lib_UART.c, 684 :: 		
0x25B0	0xC400010C  LDA.L	R0, __Lib_UART_UART2+0
0x25B4	0x64400000  LDK.L	R4, #0
0x25B8	0x64300000  LDK.L	R3, #0
0x25BC	0x64200003  LDK.L	R2, #3
; baudRate end address is: 4 (R1)
0x25C0	0x00340863  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x25C4	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x218C	0x95D0000C  LINK	LR, #12
0x2190	0x44A04000  MOVE.L	R10, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 40 (R10)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x2194	0xC4000108  LDA.L	R0, __Lib_UART_UART1+0
0x2198	0x5DE50002  CMP.L	R10, R0
0x219C	0x00200871  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x21A0	0x640FFFFF  LDK.L	R0, #_UART1_Read+0
0x21A4	0xBC000198  STA.L	_UART_Rd_Ptr+0, R0
;__Lib_UART.c, 1993 :: 		
0x21A8	0x640025F4  LDK.L	R0, #_UART1_Write+0
0x21AC	0xBC00019C  STA.L	_UART_Wr_Ptr+0, R0
;__Lib_UART.c, 1994 :: 		
0x21B0	0x640FFFFF  LDK.L	R0, #_UART1_Data_Ready+0
0x21B4	0xBC0001A0  STA.L	_UART_Rdy_Ptr+0, R0
;__Lib_UART.c, 1995 :: 		
0x21B8	0x640FFFFF  LDK.L	R0, #_UART1_Tx_Idle+0
0x21BC	0xBC0001A4  STA.L	_UART_Tx_Idle_Ptr+0, R0
;__Lib_UART.c, 1996 :: 		
0x21C0	0x0030087C  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x21C4	0xC400010C  LDA.L	R0, __Lib_UART_UART2+0
0x21C8	0x5DE50002  CMP.L	R10, R0
0x21CC	0x0020087C  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x21D0	0x640FFFFF  LDK.L	R0, #_UART2_Read+0
0x21D4	0xBC000198  STA.L	_UART_Rd_Ptr+0, R0
;__Lib_UART.c, 2000 :: 		
0x21D8	0x640025C8  LDK.L	R0, #_UART2_Write+0
0x21DC	0xBC00019C  STA.L	_UART_Wr_Ptr+0, R0
;__Lib_UART.c, 2001 :: 		
0x21E0	0x640FFFFF  LDK.L	R0, #_UART2_Data_Ready+0
0x21E4	0xBC0001A0  STA.L	_UART_Rdy_Ptr+0, R0
;__Lib_UART.c, 2002 :: 		
0x21E8	0x640FFFFF  LDK.L	R0, #_UART2_Tx_Idle+0
0x21EC	0xBC0001A4  STA.L	_UART_Tx_Idle_Ptr+0, R0
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x21F0	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x21F4	0x003407BF  CALL	_Get_Peripheral_Clock_kHz+0
0x21F8	0x641003E8  LDK.L	R1, #1000
0x21FC	0xF4000018  MUL.L	R0, R0, R1
0x2200	0xB5F00000  STI.L	SP, #0, R0
;__Lib_UART.c, 2007 :: 		
0x2204	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x2208	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x220C	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x2210	0x44054000  MOVE.L	R0, R10
0x2214	0x0034041C  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x2218	0x44054000  MOVE.L	R0, R10
0x221C	0x003402F4  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x2220	0x6410000F  LDK.L	R1, #15
0x2224	0x44054000  MOVE.L	R0, R10
0x2228	0x003402F8  CALL	__Lib_UART_UARTx_Read_ICR+0
0x222C	0x44107FE4  AND.L	R1, R0, #-2
0x2230	0x64200026  LDK.L	R2, #38
0x2234	0x4410D00D  BEXTU.L	R1, R1, #256
0x2238	0x44054000  MOVE.L	R0, R10
0x223C	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x2240	0xAC2F8000  LDI.L	R2, SP, #0
0x2244	0xAC1F8008  LDI.L	R1, SP, #8
0x2248	0x44054000  MOVE.L	R0, R10
0x224C	0x003402C7  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x2250	0xA81F8005  LDI.B	R1, SP, #5
0x2254	0x44054000  MOVE.L	R0, R10
0x2258	0x00340291  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x225C	0xA81F8004  LDI.B	R1, SP, #4
0x2260	0x44054000  MOVE.L	R0, R10
0x2264	0x00340449  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x2268	0xA81F8006  LDI.B	R1, SP, #6
0x226C	0x44054000  MOVE.L	R0, R10
0x2270	0x0034053F  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x2274	0x44054000  MOVE.L	R0, R10
; UARTx end address is: 40 (R10)
0x2278	0x00340536  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x227C	0x99D00000  UNLINK	LR
0x2280	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x1070	0xC4100108  LDA.L	R1, __Lib_UART_UART1+0
0x1074	0x5DE00012  CMP.L	R0, R1
0x1078	0x00200433  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x107C	0xC4010008  LDA.L	R0, CLKCFG+0
0x1080	0x44004105  OR.L	R0, R0, #16
0x1084	0xBC010008  STA.L	CLKCFG+0, R0
;__Lib_UART.c, 851 :: 		
0x1088	0xC401004C  LDA.L	R0, PIN_48_51+0
0x108C	0x641F0000  LDK.L	R1, #-65536
0x1090	0x44000014  AND.L	R0, R0, R1
0x1094	0xBC01004C  STA.L	PIN_48_51+0, R0
;__Lib_UART.c, 852 :: 		
0x1098	0xC411004C  LDA.L	R1, PIN_48_51+0
0x109C	0x6400D0D0  LDK.L	R0, #53456
0x10A0	0x44008005  OR.L	R0, R1, R0
0x10A4	0xBC01004C  STA.L	PIN_48_51+0, R0
;__Lib_UART.c, 856 :: 		
0x10A8	0xC4110018  LDA.L	R1, MSC0CFG+0
0x10AC	0x6C000447  LPM.L	R0, $+112
0x10B0	0x44008004  AND.L	R0, R1, R0
0x10B4	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 857 :: 		
0x10B8	0xC4110018  LDA.L	R1, MSC0CFG+0
0x10BC	0x6C000448  LPM.L	R0, $+100
0x10C0	0x44008005  OR.L	R0, R1, R0
0x10C4	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 858 :: 		
0x10C8	0x00300446  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x10CC	0xC4010008  LDA.L	R0, CLKCFG+0
0x10D0	0x44004085  OR.L	R0, R0, #8
0x10D4	0xBC010008  STA.L	CLKCFG+0, R0
;__Lib_UART.c, 865 :: 		
0x10D8	0xC4010050  LDA.L	R0, PIN_52_55+0
0x10DC	0x641F0000  LDK.L	R1, #-65536
0x10E0	0x44000014  AND.L	R0, R0, R1
0x10E4	0xBC010050  STA.L	PIN_52_55+0, R0
;__Lib_UART.c, 866 :: 		
0x10E8	0xC4110050  LDA.L	R1, PIN_52_55+0
0x10EC	0x64009090  LDK.L	R0, #37008
0x10F0	0x44008005  OR.L	R0, R1, R0
0x10F4	0xBC010050  STA.L	PIN_52_55+0, R0
;__Lib_UART.c, 869 :: 		
0x10F8	0xC4110018  LDA.L	R1, MSC0CFG+0
0x10FC	0x6C000447  LPM.L	R0, $+32
0x1100	0x44008004  AND.L	R0, R1, R0
0x1104	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 870 :: 		
0x1108	0xC4110018  LDA.L	R1, MSC0CFG+0
0x110C	0x64050000  LDK.L	R0, #327680
0x1110	0x44008005  OR.L	R0, R1, R0
0x1114	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x1118	0xA0000000  RETURN	
0x111C	0xFF00FFFF  	#-16711681
0x1120	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x0BD0	0x6420000C  LDK.L	R2, #12
0x0BD4	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x0BD8	0x00340265  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x0BDC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0994	0x44604000  MOVE.L	R6, R0
0x0998	0x4450D00D  BEXTU.L	R5, R1, #256
0x099C	0x4441500D  BEXTU.L	R4, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; val start address is: 20 (R5)
; addr start address is: 16 (R4)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 12 (R3)
0x09A0	0x64300000  LDK.L	R3, #0
;__Lib_UART.c, 1595 :: 		
0x09A4	0x44034560  ADD.L	R0, R6, #86
0x09A8	0xA8000000  LDI.B	R0, R0, #0
0x09AC	0x59E04BF2  CMP.B	R0, #191
0x09B0	0x0020027A  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1597 :: 		
0x09B4	0x44034560  ADD.L	R0, R6, #86
0x09B8	0xA8300000  LDI.B	R3, R0, #0
; tmpLCR start address is: 12 (R3)
;__Lib_UART.c, 1598 :: 		
0x09BC	0x44134550  ADD.L	R1, R6, #85
0x09C0	0xA8108000  LDI.B	R1, R1, #0
0x09C4	0x4410C7F4  AND.L	R1, R1, #127
0x09C8	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1599 :: 		
0x09CC	0x44034560  ADD.L	R0, R6, #86
0x09D0	0xA8000000  LDI.B	R0, R0, #0
0x09D4	0x4410500D  BEXTU.L	R1, R0, #256
0x09D8	0x64200027  LDK.L	R2, #39
0x09DC	0x44034000  MOVE.L	R0, R6
0x09E0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1600 :: 		
0x09E4	0x0030027A  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 12 (R3)
0x09E8	0x59E24002  CMP.B	R4, #0
0x09EC	0x0020027E  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x09F0	0x44034540  ADD.L	R0, R6, #84
0x09F4	0xB0028000  STI.B	R0, #0, R5
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x09F8	0x6420002B  LDK.L	R2, #43
0x09FC	0x4412500D  BEXTU.L	R1, R4, #256
; addr end address is: 16 (R4)
0x0A00	0x44034000  MOVE.L	R0, R6
0x0A04	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x0A08	0x64200035  LDK.L	R2, #53
0x0A0C	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0A10	0x44034000  MOVE.L	R0, R6
0x0A14	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x0A18	0x59E1CBF2  CMP.B	R3, #191
0x0A1C	0x00200290  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0A20	0x44034560  ADD.L	R0, R6, #86
0x0A24	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1617 :: 		
0x0A28	0x44034560  ADD.L	R0, R6, #86
0x0A2C	0xA8000000  LDI.B	R0, R0, #0
0x0A30	0x4410500D  BEXTU.L	R1, R0, #256
0x0A34	0x64200027  LDK.L	R2, #39
0x0A38	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0A3C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0A40	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44204040  ADD.L	R2, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC010000  LDI.L	R0, R2, #0
0x009C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC010000  LDI.L	R0, R2, #0
0x00AC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC010000  LDI.L	R0, R2, #0
0x00BC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC010000  LDI.L	R0, R2, #0
0x00CC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44204180  ADD.L	R2, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC010000  LDI.L	R0, R2, #0
0x00DC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC010000  LDI.L	R0, R2, #0
0x00EC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC010000  LDI.L	R0, R2, #0
0x00FC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC010000  LDI.L	R0, R2, #0
0x010C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC010000  LDI.L	R0, R2, #0
0x011C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC010000  LDI.L	R0, R2, #0
0x012C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC010000  LDI.L	R0, R2, #0
0x013C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC010000  LDI.L	R0, R2, #0
0x014C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC010000  LDI.L	R0, R2, #0
0x015C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC010000  LDI.L	R0, R2, #0
0x016C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC010000  LDI.L	R0, R2, #0
0x017C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0BE0	0x44404000  MOVE.L	R4, R0
0x0BE4	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 12 (R3)
0x0BE8	0x64300000  LDK.L	R3, #0
;__Lib_UART.c, 1535 :: 		
0x0BEC	0x44024560  ADD.L	R0, R4, #86
0x0BF0	0xA8000000  LDI.B	R0, R0, #0
0x0BF4	0x59E04BF2  CMP.B	R0, #191
0x0BF8	0x0020030C  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1537 :: 		
0x0BFC	0x44124560  ADD.L	R1, R4, #86
0x0C00	0xA8308000  LDI.B	R3, R1, #0
; tmpLCR start address is: 12 (R3)
;__Lib_UART.c, 1538 :: 		
0x0C04	0x44024550  ADD.L	R0, R4, #85
0x0C08	0xA8000000  LDI.B	R0, R0, #0
0x0C0C	0x440047F4  AND.L	R0, R0, #127
0x0C10	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1539 :: 		
0x0C14	0x44024560  ADD.L	R0, R4, #86
0x0C18	0xA8000000  LDI.B	R0, R0, #0
0x0C1C	0x4410500D  BEXTU.L	R1, R0, #256
0x0C20	0x64200027  LDK.L	R2, #39
0x0C24	0x44024000  MOVE.L	R0, R4
0x0C28	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1540 :: 		
0x0C2C	0x0030030C  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 12 (R3)
0x0C30	0x59E2C002  CMP.B	R5, #0
0x0C34	0x0020031B  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 20 (R5)
;__Lib_UART.c, 1547 :: 		
0x0C38	0x6420002B  LDK.L	R2, #43
0x0C3C	0x64100000  LDK.L	R1, #0
0x0C40	0x44024000  MOVE.L	R0, R4
0x0C44	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x0C48	0x44024540  ADD.L	R0, R4, #84
0x0C4C	0xA8000000  LDI.B	R0, R0, #0
0x0C50	0x4410500D  BEXTU.L	R1, R0, #256
0x0C54	0x64200035  LDK.L	R2, #53
0x0C58	0x44024000  MOVE.L	R0, R4
0x0C5C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x0C60	0x44024540  ADD.L	R0, R4, #84
0x0C64	0xA8500000  LDI.B	R5, R0, #0
; regVal start address is: 20 (R5)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 20 (R5)
0x0C68	0x0030033F  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 20 (R5)
0x0C6C	0x6420002B  LDK.L	R2, #43
0x0C70	0x64100000  LDK.L	R1, #0
0x0C74	0x44024000  MOVE.L	R0, R4
0x0C78	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x0C7C	0x44124540  ADD.L	R1, R4, #84
0x0C80	0xA8008000  LDI.B	R0, R1, #0
0x0C84	0x44004405  OR.L	R0, R0, #64
0x0C88	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1557 :: 		
0x0C8C	0x44024540  ADD.L	R0, R4, #84
0x0C90	0xA8000000  LDI.B	R0, R0, #0
0x0C94	0x4410500D  BEXTU.L	R1, R0, #256
0x0C98	0x64200035  LDK.L	R2, #53
0x0C9C	0x44024000  MOVE.L	R0, R4
0x0CA0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x0CA4	0x6420002B  LDK.L	R2, #43
0x0CA8	0x4412D00D  BEXTU.L	R1, R5, #256
; addr end address is: 20 (R5)
0x0CAC	0x44024000  MOVE.L	R0, R4
0x0CB0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x0CB4	0x64100035  LDK.L	R1, #53
0x0CB8	0x44024000  MOVE.L	R0, R4
0x0CBC	0x003401EE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0CC0	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1563 :: 		
0x0CC4	0x6420002B  LDK.L	R2, #43
0x0CC8	0x64100000  LDK.L	R1, #0
0x0CCC	0x44024000  MOVE.L	R0, R4
0x0CD0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x0CD4	0x44124540  ADD.L	R1, R4, #84
0x0CD8	0xA8008000  LDI.B	R0, R1, #0
0x0CDC	0x44007BF4  AND.L	R0, R0, #-65
0x0CE0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1565 :: 		
0x0CE4	0x44024540  ADD.L	R0, R4, #84
0x0CE8	0xA8000000  LDI.B	R0, R0, #0
0x0CEC	0x4410500D  BEXTU.L	R1, R0, #256
0x0CF0	0x64200035  LDK.L	R2, #53
0x0CF4	0x44024000  MOVE.L	R0, R4
0x0CF8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 20 (R5)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 20 (R5)
0x0CFC	0x59E1CBF2  CMP.B	R3, #191
0x0D00	0x00200349  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x0D04	0x44024560  ADD.L	R0, R4, #86
0x0D08	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1572 :: 		
0x0D0C	0x44024560  ADD.L	R0, R4, #86
0x0D10	0xA8000000  LDI.B	R0, R0, #0
0x0D14	0x4410500D  BEXTU.L	R1, R0, #256
0x0D18	0x64200027  LDK.L	R2, #39
0x0D1C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0D20	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x0D24	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x0D28	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x07B8	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x07BC	0x0030023D  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x07C0	0xAC100000  LDI.L	R1, R0, #0
; UARTx end address is: 0 (R0)
0x07C4	0xA8008000  LDI.B	R0, R1, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x07C8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x07CC	0x441040C0  ADD.L	R1, R0, #12
; UARTx end address is: 0 (R0)
0x07D0	0xAC008000  LDI.L	R0, R1, #0
0x07D4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x07D8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x07DC	0x44104080  ADD.L	R1, R0, #8
; UARTx end address is: 0 (R0)
0x07E0	0xAC008000  LDI.L	R0, R1, #0
0x07E4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x07E8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x07EC	0x44104100  ADD.L	R1, R0, #16
; UARTx end address is: 0 (R0)
0x07F0	0xAC008000  LDI.L	R0, R1, #0
0x07F4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x07F8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x07FC	0x44104140  ADD.L	R1, R0, #20
; UARTx end address is: 0 (R0)
0x0800	0xAC008000  LDI.L	R0, R1, #0
0x0804	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x0808	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x080C	0x441041C0  ADD.L	R1, R0, #28
; UARTx end address is: 0 (R0)
0x0810	0xAC008000  LDI.L	R0, R1, #0
0x0814	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x0818	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x081C	0x44104200  ADD.L	R1, R0, #32
; UARTx end address is: 0 (R0)
0x0820	0xAC008000  LDI.L	R0, R1, #0
0x0824	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x0828	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x082C	0x44104240  ADD.L	R1, R0, #36
; UARTx end address is: 0 (R0)
0x0830	0xAC008000  LDI.L	R0, R1, #0
0x0834	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x0838	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x083C	0x44104280  ADD.L	R1, R0, #40
; UARTx end address is: 0 (R0)
0x0840	0xAC008000  LDI.L	R0, R1, #0
0x0844	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x0848	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x084C	0x441042C0  ADD.L	R1, R0, #44
; UARTx end address is: 0 (R0)
0x0850	0xAC008000  LDI.L	R0, R1, #0
0x0854	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x0858	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x085C	0x44104300  ADD.L	R1, R0, #48
; UARTx end address is: 0 (R0)
0x0860	0xAC008000  LDI.L	R0, R1, #0
0x0864	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x0868	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x086C	0x44104340  ADD.L	R1, R0, #52
; UARTx end address is: 0 (R0)
0x0870	0xAC008000  LDI.L	R0, R1, #0
0x0874	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x0878	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x087C	0x44104380  ADD.L	R1, R0, #56
; UARTx end address is: 0 (R0)
0x0880	0xAC008000  LDI.L	R0, R1, #0
0x0884	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x0888	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x088C	0x441043C0  ADD.L	R1, R0, #60
; UARTx end address is: 0 (R0)
0x0890	0xAC008000  LDI.L	R0, R1, #0
0x0894	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x0898	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x089C	0x44104400  ADD.L	R1, R0, #64
; UARTx end address is: 0 (R0)
0x08A0	0xAC008000  LDI.L	R0, R1, #0
0x08A4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x08A8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x08AC	0x44104440  ADD.L	R1, R0, #68
; UARTx end address is: 0 (R0)
0x08B0	0xAC008000  LDI.L	R0, R1, #0
0x08B4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x08B8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x08BC	0x441044C0  ADD.L	R1, R0, #76
; UARTx end address is: 0 (R0)
0x08C0	0xAC008000  LDI.L	R0, R1, #0
0x08C4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x08C8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x08CC	0x44104480  ADD.L	R1, R0, #72
; UARTx end address is: 0 (R0)
0x08D0	0xAC008000  LDI.L	R0, R1, #0
0x08D4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x08D8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x08DC	0x44104500  ADD.L	R1, R0, #80
; UARTx end address is: 0 (R0)
0x08E0	0xAC008000  LDI.L	R0, R1, #0
0x08E4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x08E8	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x08EC	0x4401500D  BEXTU.L	R0, R2, #256
0x08F0	0x00300264  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x08F4	0x59E0C202  CMP.B	R1, #32
0x08F8	0x002801F0  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x08FC	0x59E0C232  CMP.B	R1, #35
0x0900	0x002801F3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0904	0x59E0C222  CMP.B	R1, #34
0x0908	0x002801F7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x090C	0x59E0C242  CMP.B	R1, #36
0x0910	0x002801FB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0914	0x59E0C252  CMP.B	R1, #37
0x0918	0x002801FF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x091C	0x59E0C272  CMP.B	R1, #39
0x0920	0x00280203  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x0924	0x59E0C282  CMP.B	R1, #40
0x0928	0x00280207  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x092C	0x59E0C292  CMP.B	R1, #41
0x0930	0x0028020B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x0934	0x59E0C2A2  CMP.B	R1, #42
0x0938	0x0028020F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x093C	0x59E0C2B2  CMP.B	R1, #43
0x0940	0x00280213  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0944	0x59E0C2C2  CMP.B	R1, #44
0x0948	0x00280217  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x094C	0x59E0C2D2  CMP.B	R1, #45
0x0950	0x0028021B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0954	0x59E0C2E2  CMP.B	R1, #46
0x0958	0x0028021F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x095C	0x59E0C302  CMP.B	R1, #48
0x0960	0x00280223  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x0964	0x59E0C312  CMP.B	R1, #49
0x0968	0x00280227  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x096C	0x59E0C322  CMP.B	R1, #50
0x0970	0x0028022B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x0974	0x59E0C342  CMP.B	R1, #52
0x0978	0x0028022F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x097C	0x59E0C332  CMP.B	R1, #51
0x0980	0x00280233  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x0984	0x59E0C352  CMP.B	R1, #53
0x0988	0x00280237  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x098C	0x0030023B  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x0990	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D2C	0x44504000  MOVE.L	R5, R0
0x0D30	0x4440D00D  BEXTU.L	R4, R1, #256
0x0D34	0x4431500D  BEXTU.L	R3, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 16 (R4)
; addr start address is: 12 (R3)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 24 (R6)
0x0D38	0x64600000  LDK.L	R6, #0
; tmpLCR1 start address is: 28 (R7)
0x0D3C	0x64700000  LDK.L	R7, #0
;__Lib_UART.c, 1268 :: 		
0x0D40	0x0030040E  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 12 (R3)
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x0D44	0x4402C560  ADD.L	R0, R5, #86
0x0D48	0xA8000000  LDI.B	R0, R0, #0
0x0D4C	0x44004804  AND.L	R0, R0, #128
0x0D50	0x59E04802  CMP.B	R0, #128
0x0D54	0x00200363  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1275 :: 		
0x0D58	0x4412C560  ADD.L	R1, R5, #86
0x0D5C	0xA8608000  LDI.B	R6, R1, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1276 :: 		
0x0D60	0x4402C550  ADD.L	R0, R5, #85
0x0D64	0xA8000000  LDI.B	R0, R0, #0
0x0D68	0x440047F4  AND.L	R0, R0, #127
0x0D6C	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1277 :: 		
0x0D70	0x4402C560  ADD.L	R0, R5, #86
0x0D74	0xA8000000  LDI.B	R0, R0, #0
0x0D78	0x4410500D  BEXTU.L	R1, R0, #256
0x0D7C	0x64200027  LDK.L	R2, #39
0x0D80	0x4402C000  MOVE.L	R0, R5
0x0D84	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1278 :: 		
0x0D88	0x00300363  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 24 (R6)
0x0D8C	0x64200021  LDK.L	R2, #33
0x0D90	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x0D94	0x4402C000  MOVE.L	R0, R5
0x0D98	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x0D9C	0x44034804  AND.L	R0, R6, #128
0x0DA0	0x59E04802  CMP.B	R0, #128
0x0DA4	0x00200372  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x0DA8	0x4402C560  ADD.L	R0, R5, #86
0x0DAC	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1286 :: 		
0x0DB0	0x4402C560  ADD.L	R0, R5, #86
0x0DB4	0xA8000000  LDI.B	R0, R0, #0
0x0DB8	0x4410500D  BEXTU.L	R1, R0, #256
0x0DBC	0x64200027  LDK.L	R2, #39
0x0DC0	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0DC4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x0DC8	0x0030041B  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 24 (R6)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x0DCC	0x4402C560  ADD.L	R0, R5, #86
0x0DD0	0xA8000000  LDI.B	R0, R0, #0
0x0DD4	0x44004804  AND.L	R0, R0, #128
0x0DD8	0x59E04802  CMP.B	R0, #128
0x0DDC	0x00200385  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1297 :: 		
0x0DE0	0x4402C560  ADD.L	R0, R5, #86
0x0DE4	0xA8600000  LDI.B	R6, R0, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1298 :: 		
0x0DE8	0x4412C550  ADD.L	R1, R5, #85
0x0DEC	0xA8108000  LDI.B	R1, R1, #0
0x0DF0	0x4410C7F4  AND.L	R1, R1, #127
0x0DF4	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1299 :: 		
0x0DF8	0x4402C560  ADD.L	R0, R5, #86
0x0DFC	0xA8000000  LDI.B	R0, R0, #0
0x0E00	0x4410500D  BEXTU.L	R1, R0, #256
0x0E04	0x64200027  LDK.L	R2, #39
0x0E08	0x4402C000  MOVE.L	R0, R5
0x0E0C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1300 :: 		
0x0E10	0x00300385  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 24 (R6)
0x0E14	0x4402C540  ADD.L	R0, R5, #84
0x0E18	0xA8000000  LDI.B	R0, R0, #0
0x0E1C	0x44004804  AND.L	R0, R0, #128
0x0E20	0x59E04802  CMP.B	R0, #128
0x0E24	0x00200394  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x0E28	0x6420002B  LDK.L	R2, #43
0x0E2C	0x64100000  LDK.L	R1, #0
0x0E30	0x4402C000  MOVE.L	R0, R5
0x0E34	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x0E38	0x4402C540  ADD.L	R0, R5, #84
0x0E3C	0xA8000000  LDI.B	R0, R0, #0
0x0E40	0x441047F4  AND.L	R1, R0, #127
0x0E44	0x64200035  LDK.L	R2, #53
0x0E48	0x4402C000  MOVE.L	R0, R5
0x0E4C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x0E50	0x64200024  LDK.L	R2, #36
0x0E54	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x0E58	0x4402C000  MOVE.L	R0, R5
0x0E5C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x0E60	0x4402C540  ADD.L	R0, R5, #84
0x0E64	0xA8000000  LDI.B	R0, R0, #0
0x0E68	0x44004804  AND.L	R0, R0, #128
0x0E6C	0x59E04802  CMP.B	R0, #128
0x0E70	0x002003A7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x0E74	0x6420002B  LDK.L	R2, #43
0x0E78	0x64100000  LDK.L	R1, #0
0x0E7C	0x4402C000  MOVE.L	R0, R5
0x0E80	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x0E84	0x4402C540  ADD.L	R0, R5, #84
0x0E88	0xA8000000  LDI.B	R0, R0, #0
0x0E8C	0x44104805  OR.L	R1, R0, #128
0x0E90	0x64200035  LDK.L	R2, #53
0x0E94	0x4402C000  MOVE.L	R0, R5
0x0E98	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x0E9C	0x44034804  AND.L	R0, R6, #128
0x0EA0	0x59E04802  CMP.B	R0, #128
0x0EA4	0x002003B2  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x0EA8	0x4402C560  ADD.L	R0, R5, #86
0x0EAC	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1325 :: 		
0x0EB0	0x4402C560  ADD.L	R0, R5, #86
0x0EB4	0xA8000000  LDI.B	R0, R0, #0
0x0EB8	0x4410500D  BEXTU.L	R1, R0, #256
0x0EBC	0x64200027  LDK.L	R2, #39
0x0EC0	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0EC4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x0EC8	0x0030041B  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR start address is: 24 (R6)
; tmpLCR1 start address is: 28 (R7)
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x0ECC	0x4402C560  ADD.L	R0, R5, #86
0x0ED0	0xA8000000  LDI.B	R0, R0, #0
0x0ED4	0x59E04BF2  CMP.B	R0, #191
0x0ED8	0x002003C4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1338 :: 		
0x0EDC	0x4412C560  ADD.L	R1, R5, #86
0x0EE0	0xA8608000  LDI.B	R6, R1, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1339 :: 		
0x0EE4	0x4402C550  ADD.L	R0, R5, #85
0x0EE8	0xA8000000  LDI.B	R0, R0, #0
0x0EEC	0x440047F4  AND.L	R0, R0, #127
0x0EF0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1340 :: 		
0x0EF4	0x4402C560  ADD.L	R0, R5, #86
0x0EF8	0xA8000000  LDI.B	R0, R0, #0
0x0EFC	0x4410500D  BEXTU.L	R1, R0, #256
0x0F00	0x64200027  LDK.L	R2, #39
0x0F04	0x4402C000  MOVE.L	R0, R5
0x0F08	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1341 :: 		
0x0F0C	0x003003C4  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 24 (R6)
0x0F10	0x59E1C262  CMP.B	R3, #38
0x0F14	0x002003D9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x0F18	0x4402C560  ADD.L	R0, R5, #86
0x0F1C	0xA8000000  LDI.B	R0, R0, #0
0x0F20	0x44004804  AND.L	R0, R0, #128
0x0F24	0x59E04002  CMP.B	R0, #0
0x0F28	0x002003D8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1349 :: 		
0x0F2C	0x4412C560  ADD.L	R1, R5, #86
0x0F30	0xA8708000  LDI.B	R7, R1, #0
; tmpLCR1 start address is: 28 (R7)
;__Lib_UART.c, 1350 :: 		
0x0F34	0x4402C550  ADD.L	R0, R5, #85
0x0F38	0xA8000000  LDI.B	R0, R0, #0
0x0F3C	0x44004805  OR.L	R0, R0, #128
0x0F40	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1351 :: 		
0x0F44	0x4402C560  ADD.L	R0, R5, #86
0x0F48	0xA8000000  LDI.B	R0, R0, #0
0x0F4C	0x4410500D  BEXTU.L	R1, R0, #256
0x0F50	0x64200027  LDK.L	R2, #39
0x0F54	0x4402C000  MOVE.L	R0, R5
0x0F58	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1352 :: 		
0x0F5C	0x003003D8  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 28 (R7)
; tmpLCR1 end address is: 28 (R7)
0x0F60	0x003003D9  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 28 (R7)
0x0F64	0x4421D00D  BEXTU.L	R2, R3, #256
0x0F68	0x4421500D  BEXTU.L	R2, R2, #256
0x0F6C	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x0F70	0x4402C000  MOVE.L	R0, R5
0x0F74	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x0F78	0x59E1C262  CMP.B	R3, #38
0x0F7C	0x002003EB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 12 (R3)
;__Lib_UART.c, 1360 :: 		
0x0F80	0x4403C804  AND.L	R0, R7, #128
0x0F84	0x59E04002  CMP.B	R0, #0
0x0F88	0x002003EB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x0F8C	0x4402C560  ADD.L	R0, R5, #86
0x0F90	0xB0038000  STI.B	R0, #0, R7
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1363 :: 		
0x0F94	0x4402C560  ADD.L	R0, R5, #86
0x0F98	0xA8000000  LDI.B	R0, R0, #0
0x0F9C	0x4410500D  BEXTU.L	R1, R0, #256
0x0FA0	0x64200027  LDK.L	R2, #39
0x0FA4	0x4402C000  MOVE.L	R0, R5
0x0FA8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x0FAC	0x59E34BF2  CMP.B	R6, #191
0x0FB0	0x002003F5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x0FB4	0x4402C560  ADD.L	R0, R5, #86
0x0FB8	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1371 :: 		
0x0FBC	0x4402C560  ADD.L	R0, R5, #86
0x0FC0	0xA8000000  LDI.B	R0, R0, #0
0x0FC4	0x4410500D  BEXTU.L	R1, R0, #256
0x0FC8	0x64200027  LDK.L	R2, #39
0x0FCC	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0FD0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x0FD4	0x0030041B  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x0FD8	0x4402C560  ADD.L	R0, R5, #86
0x0FDC	0xB0020000  STI.B	R0, #0, R4
; val end address is: 16 (R4)
;__Lib_UART.c, 1382 :: 		
0x0FE0	0x4421D00D  BEXTU.L	R2, R3, #256
; addr end address is: 12 (R3)
0x0FE4	0x4402C560  ADD.L	R0, R5, #86
0x0FE8	0xA8000000  LDI.B	R0, R0, #0
0x0FEC	0x4410500D  BEXTU.L	R1, R0, #256
0x0FF0	0x4421500D  BEXTU.L	R2, R2, #256
0x0FF4	0x4402C000  MOVE.L	R0, R5
0x0FF8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x0FFC	0x4402C560  ADD.L	R0, R5, #86
0x1000	0xA8000000  LDI.B	R0, R0, #0
0x1004	0x59E04BF2  CMP.B	R0, #191
0x1008	0x00200408  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x100C	0x4402C550  ADD.L	R0, R5, #85
; UARTx end address is: 20 (R5)
0x1010	0xA8100000  LDI.B	R1, R0, #0
0x1014	0x4410C805  OR.L	R1, R1, #128
0x1018	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1387 :: 		
0x101C	0x0030040C  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x1020	0x4402C550  ADD.L	R0, R5, #85
0x1024	0x4412C560  ADD.L	R1, R5, #86
; UARTx end address is: 20 (R5)
0x1028	0xA8108000  LDI.B	R1, R1, #0
0x102C	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x1030	0x0030041B  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x1034	0x0030041B  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR start address is: 24 (R6)
; tmpLCR1 start address is: 28 (R7)
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x1038	0x59E1C212  CMP.B	R3, #33
0x103C	0x00280351  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x1040	0x59E1C242  CMP.B	R3, #36
0x1044	0x00280373  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x1048	0x59E1C262  CMP.B	R3, #38
0x104C	0x002803B3  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x1050	0x59E1C282  CMP.B	R3, #40
0x1054	0x002803B3  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x1058	0x59E1C2B2  CMP.B	R3, #43
0x105C	0x002803B3  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR1 end address is: 28 (R7)
; tmpLCR end address is: 24 (R6)
0x1060	0x59E1C272  CMP.B	R3, #39
0x1064	0x002803F6  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 16 (R4)
; addr end address is: 12 (R3)
0x1068	0x0030040D  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x106C	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0B1C	0x44604000  MOVE.L	R6, R0
0x0B20	0x4480C000  MOVE.L	R8, R1
0x0B24	0x44714000  MOVE.L	R7, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 28 (R7)
;__Lib_UART.c, 1642 :: 		
0x0B28	0x64100028  LDK.L	R1, #40
0x0B2C	0x44034000  MOVE.L	R0, R6
0x0B30	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B34	0x44004804  AND.L	R0, R0, #128
0x0B38	0x59E04002  CMP.B	R0, #0
0x0B3C	0x002802D8  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x0B40	0x64100001  LDK.L	R1, #1
0x0B44	0x44034000  MOVE.L	R0, R6
0x0B48	0x003402F8  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0B4C	0x44904039  LSHR.L	R9, R0, #3
0x0B50	0x4494D00D  BEXTU.L	R9, R9, #256
0x0B54	0x4494C1F4  AND.L	R9, R9, #31
0x0B58	0x4494D00D  BEXTU.L	R9, R9, #256
; prescaler start address is: 36 (R9)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 36 (R9)
0x0B5C	0x003002D9  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 36 (R9)
0x0B60	0x64900001  LDK.L	R9, #1
; prescaler end address is: 36 (R9)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 36 (R9)
0x0B64	0x64100002  LDK.L	R1, #2
0x0B68	0x44034000  MOVE.L	R0, R6
0x0B6C	0x003402F8  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0B70	0x441040F4  AND.L	R1, R0, #15
; sample_clock start address is: 0 (R0)
0x0B74	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_UART.c, 1653 :: 		
0x0B78	0x59E0C032  CMP.B	R1, #3
0x0B7C	0x01A802E2  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x0B80	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x0B84	0x003002E2  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x0B88	0x4410500D  BEXTU.L	R1, R0, #256
; sample_clock end address is: 0 (R0)
0x0B8C	0xF4008088  MUL.L	R0, R1, R8
; baudrate end address is: 32 (R8)
0x0B90	0x4414D00D  BEXTU.L	R1, R9, #256
; prescaler end address is: 36 (R9)
0x0B94	0xF4000018  MUL.L	R0, R0, R1
0x0B98	0xF4038000  UDIV.L	R0, R7, R0
; clk_freq end address is: 28 (R7)
; divisior start address is: 28 (R7)
0x0B9C	0x4470400D  BEXTU.L	R7, R0, #0
;__Lib_UART.c, 1660 :: 		
0x0BA0	0x4400400D  BEXTU.L	R0, R0, #0
0x0BA4	0x44004089  LSHR.L	R0, R0, #8
0x0BA8	0x4400400D  BEXTU.L	R0, R0, #0
0x0BAC	0x44104FF4  AND.L	R1, R0, #255
0x0BB0	0x4410D00D  BEXTU.L	R1, R1, #256
0x0BB4	0x44034000  MOVE.L	R0, R6
0x0BB8	0x003401D2  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x0BBC	0x4413CFF4  AND.L	R1, R7, #255
; divisior end address is: 28 (R7)
0x0BC0	0x4410D00D  BEXTU.L	R1, R1, #256
0x0BC4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0BC8	0x00340082  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x0BCC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0278	0x44404000  MOVE.L	R4, R0
0x027C	0x4430D00D  BEXTU.L	R3, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 12 (R3)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 20 (R5)
0x0280	0x64500000  LDK.L	R5, #0
; regVal start address is: 0 (R0)
0x0284	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0288	0x003001C0  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 12 (R3)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x028C	0x44024560  ADD.L	R0, R4, #86
0x0290	0xA8000000  LDI.B	R0, R0, #0
0x0294	0x44004804  AND.L	R0, R0, #128
0x0298	0x59E04802  CMP.B	R0, #128
0x029C	0x002000B5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1054 :: 		
0x02A0	0x44124560  ADD.L	R1, R4, #86
0x02A4	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1055 :: 		
0x02A8	0x44024550  ADD.L	R0, R4, #85
0x02AC	0xA8000000  LDI.B	R0, R0, #0
0x02B0	0x440047F4  AND.L	R0, R0, #127
0x02B4	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1056 :: 		
0x02B8	0x44024560  ADD.L	R0, R4, #86
0x02BC	0xA8000000  LDI.B	R0, R0, #0
0x02C0	0x4410500D  BEXTU.L	R1, R0, #256
0x02C4	0x64200027  LDK.L	R2, #39
0x02C8	0x44024000  MOVE.L	R0, R4
0x02CC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1057 :: 		
0x02D0	0x003000B5  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 20 (R5)
0x02D4	0x64100020  LDK.L	R1, #32
0x02D8	0x44024000  MOVE.L	R0, R4
0x02DC	0x003401EE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x02E0	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1063 :: 		
0x02E4	0x4402C804  AND.L	R0, R5, #128
0x02E8	0x59E04802  CMP.B	R0, #128
0x02EC	0x002000C4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x02F0	0x44024560  ADD.L	R0, R4, #86
0x02F4	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1066 :: 		
0x02F8	0x44024560  ADD.L	R0, R4, #86
0x02FC	0xA8000000  LDI.B	R0, R0, #0
0x0300	0x4410500D  BEXTU.L	R1, R0, #256
0x0304	0x64200027  LDK.L	R2, #39
0x0308	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x030C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x0310	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0314	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0318	0x44024560  ADD.L	R0, R4, #86
0x031C	0xA8000000  LDI.B	R0, R0, #0
0x0320	0x44004804  AND.L	R0, R0, #128
0x0324	0x59E04802  CMP.B	R0, #128
0x0328	0x002000D8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1076 :: 		
0x032C	0x44124560  ADD.L	R1, R4, #86
0x0330	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x0334	0x44024550  ADD.L	R0, R4, #85
0x0338	0xA8000000  LDI.B	R0, R0, #0
0x033C	0x440047F4  AND.L	R0, R0, #127
0x0340	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1078 :: 		
0x0344	0x44024560  ADD.L	R0, R4, #86
0x0348	0xA8000000  LDI.B	R0, R0, #0
0x034C	0x4410500D  BEXTU.L	R1, R0, #256
0x0350	0x64200027  LDK.L	R2, #39
0x0354	0x44024000  MOVE.L	R0, R4
0x0358	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x035C	0x003000D8  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0360	0x44024540  ADD.L	R0, R4, #84
0x0364	0xA8000000  LDI.B	R0, R0, #0
0x0368	0x44004804  AND.L	R0, R0, #128
0x036C	0x59E04802  CMP.B	R0, #128
0x0370	0x002000E7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x0374	0x6420002B  LDK.L	R2, #43
0x0378	0x64100000  LDK.L	R1, #0
0x037C	0x44024000  MOVE.L	R0, R4
0x0380	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0384	0x44024540  ADD.L	R0, R4, #84
0x0388	0xA8000000  LDI.B	R0, R0, #0
0x038C	0x441047F4  AND.L	R1, R0, #127
0x0390	0x64200035  LDK.L	R2, #53
0x0394	0x44024000  MOVE.L	R0, R4
0x0398	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x039C	0x64100024  LDK.L	R1, #36
0x03A0	0x44024000  MOVE.L	R0, R4
0x03A4	0x003401EE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x03A8	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1094 :: 		
0x03AC	0x44024540  ADD.L	R0, R4, #84
0x03B0	0xA8000000  LDI.B	R0, R0, #0
0x03B4	0x44004804  AND.L	R0, R0, #128
0x03B8	0x59E04802  CMP.B	R0, #128
0x03BC	0x002000FA  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x03C0	0x6420002B  LDK.L	R2, #43
0x03C4	0x64100000  LDK.L	R1, #0
0x03C8	0x44024000  MOVE.L	R0, R4
0x03CC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x03D0	0x44024540  ADD.L	R0, R4, #84
0x03D4	0xA8000000  LDI.B	R0, R0, #0
0x03D8	0x44104805  OR.L	R1, R0, #128
0x03DC	0x64200035  LDK.L	R2, #53
0x03E0	0x44024000  MOVE.L	R0, R4
0x03E4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x03E8	0x4402C804  AND.L	R0, R5, #128
0x03EC	0x59E04802  CMP.B	R0, #128
0x03F0	0x00200105  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x03F4	0x44024560  ADD.L	R0, R4, #86
0x03F8	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x03FC	0x44024560  ADD.L	R0, R4, #86
0x0400	0xA8000000  LDI.B	R0, R0, #0
0x0404	0x4410500D  BEXTU.L	R1, R0, #256
0x0408	0x64200027  LDK.L	R2, #39
0x040C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0410	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x0414	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0418	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x041C	0x44024560  ADD.L	R0, R4, #86
0x0420	0xA8000000  LDI.B	R0, R0, #0
0x0424	0x59E04BF2  CMP.B	R0, #191
0x0428	0x00200118  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1120 :: 		
0x042C	0x44024560  ADD.L	R0, R4, #86
0x0430	0xA8500000  LDI.B	R5, R0, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1121 :: 		
0x0434	0x44124550  ADD.L	R1, R4, #85
0x0438	0xA8108000  LDI.B	R1, R1, #0
0x043C	0x4410C7F4  AND.L	R1, R1, #127
0x0440	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1122 :: 		
0x0444	0x44024560  ADD.L	R0, R4, #86
0x0448	0xA8000000  LDI.B	R0, R0, #0
0x044C	0x4410500D  BEXTU.L	R1, R0, #256
0x0450	0x64200027  LDK.L	R2, #39
0x0454	0x44024000  MOVE.L	R0, R4
0x0458	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1123 :: 		
0x045C	0x00300118  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 20 (R5)
0x0460	0x4411D00D  BEXTU.L	R1, R3, #256
; addr end address is: 12 (R3)
0x0464	0x4410D00D  BEXTU.L	R1, R1, #256
0x0468	0x44024000  MOVE.L	R0, R4
0x046C	0x003401EE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x0470	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0474	0x59E2CBF2  CMP.B	R5, #191
0x0478	0x00200127  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x047C	0x44024560  ADD.L	R0, R4, #86
0x0480	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1132 :: 		
0x0484	0x44024560  ADD.L	R0, R4, #86
0x0488	0xA8000000  LDI.B	R0, R0, #0
0x048C	0x4410500D  BEXTU.L	R1, R0, #256
0x0490	0x64200027  LDK.L	R2, #39
0x0494	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0498	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x049C	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x04A0	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x04A4	0x44024560  ADD.L	R0, R4, #86
0x04A8	0xA8000000  LDI.B	R0, R0, #0
0x04AC	0x4410500D  BEXTU.L	R1, R0, #256
0x04B0	0x64200027  LDK.L	R2, #39
0x04B4	0x44024000  MOVE.L	R0, R4
0x04B8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x04BC	0x44024560  ADD.L	R0, R4, #86
0x04C0	0xA8000000  LDI.B	R0, R0, #0
0x04C4	0x59E04BF2  CMP.B	R0, #191
0x04C8	0x00200138  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x04CC	0x44024550  ADD.L	R0, R4, #85
0x04D0	0xA8100000  LDI.B	R1, R0, #0
0x04D4	0x4410C805  OR.L	R1, R1, #128
0x04D8	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1149 :: 		
0x04DC	0x0030013C  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x04E0	0x44124550  ADD.L	R1, R4, #85
0x04E4	0x44024560  ADD.L	R0, R4, #86
0x04E8	0xA8000000  LDI.B	R0, R0, #0
0x04EC	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x04F0	0x44024550  ADD.L	R0, R4, #85
; UARTx end address is: 16 (R4)
0x04F4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x04F8	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
0x04FC	0x44024560  ADD.L	R0, R4, #86
0x0500	0xA8000000  LDI.B	R0, R0, #0
0x0504	0x59E04BF2  CMP.B	R0, #191
0x0508	0x00200150  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1168 :: 		
0x050C	0x44124560  ADD.L	R1, R4, #86
0x0510	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1169 :: 		
0x0514	0x44024550  ADD.L	R0, R4, #85
0x0518	0xA8000000  LDI.B	R0, R0, #0
0x051C	0x440047F4  AND.L	R0, R0, #127
0x0520	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1170 :: 		
0x0524	0x44024560  ADD.L	R0, R4, #86
0x0528	0xA8000000  LDI.B	R0, R0, #0
0x052C	0x4410500D  BEXTU.L	R1, R0, #256
0x0530	0x64200027  LDK.L	R2, #39
0x0534	0x44024000  MOVE.L	R0, R4
0x0538	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1171 :: 		
0x053C	0x00300150  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 20 (R5)
0x0540	0x44024540  ADD.L	R0, R4, #84
0x0544	0xA8000000  LDI.B	R0, R0, #0
0x0548	0x44004804  AND.L	R0, R0, #128
0x054C	0x59E04802  CMP.B	R0, #128
0x0550	0x0020015F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x0554	0x6420002B  LDK.L	R2, #43
0x0558	0x64100000  LDK.L	R1, #0
0x055C	0x44024000  MOVE.L	R0, R4
0x0560	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x0564	0x44024540  ADD.L	R0, R4, #84
0x0568	0xA8000000  LDI.B	R0, R0, #0
0x056C	0x441047F4  AND.L	R1, R0, #127
0x0570	0x64200035  LDK.L	R2, #53
0x0574	0x44024000  MOVE.L	R0, R4
0x0578	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x057C	0x4411D00D  BEXTU.L	R1, R3, #256
; addr end address is: 12 (R3)
0x0580	0x4410D00D  BEXTU.L	R1, R1, #256
0x0584	0x44024000  MOVE.L	R0, R4
0x0588	0x003401EE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x058C	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0590	0x44024540  ADD.L	R0, R4, #84
0x0594	0xA8000000  LDI.B	R0, R0, #0
0x0598	0x44004804  AND.L	R0, R0, #128
0x059C	0x59E04802  CMP.B	R0, #128
0x05A0	0x00200173  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x05A4	0x6420002B  LDK.L	R2, #43
0x05A8	0x64100000  LDK.L	R1, #0
0x05AC	0x44024000  MOVE.L	R0, R4
0x05B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x05B4	0x44024540  ADD.L	R0, R4, #84
0x05B8	0xA8000000  LDI.B	R0, R0, #0
0x05BC	0x44104805  OR.L	R1, R0, #128
0x05C0	0x64200035  LDK.L	R2, #53
0x05C4	0x44024000  MOVE.L	R0, R4
0x05C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x05CC	0x59E2CBF2  CMP.B	R5, #191
0x05D0	0x0020017D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x05D4	0x44024560  ADD.L	R0, R4, #86
0x05D8	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1196 :: 		
0x05DC	0x44024560  ADD.L	R0, R4, #86
0x05E0	0xA8000000  LDI.B	R0, R0, #0
0x05E4	0x4410500D  BEXTU.L	R1, R0, #256
0x05E8	0x64200027  LDK.L	R2, #39
0x05EC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x05F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x05F4	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x05F8	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x05FC	0x44024560  ADD.L	R0, R4, #86
0x0600	0xA8000000  LDI.B	R0, R0, #0
0x0604	0x59E04BF2  CMP.B	R0, #191
0x0608	0x00200190  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1210 :: 		
0x060C	0x44124560  ADD.L	R1, R4, #86
0x0610	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x0614	0x44024550  ADD.L	R0, R4, #85
0x0618	0xA8000000  LDI.B	R0, R0, #0
0x061C	0x440047F4  AND.L	R0, R0, #127
0x0620	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1212 :: 		
0x0624	0x44024560  ADD.L	R0, R4, #86
0x0628	0xA8000000  LDI.B	R0, R0, #0
0x062C	0x4410500D  BEXTU.L	R1, R0, #256
0x0630	0x64200027  LDK.L	R2, #39
0x0634	0x44024000  MOVE.L	R0, R4
0x0638	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x063C	0x00300190  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x0640	0x44024540  ADD.L	R0, R4, #84
0x0644	0xA8000000  LDI.B	R0, R0, #0
0x0648	0x44004404  AND.L	R0, R0, #64
0x064C	0x59E04402  CMP.B	R0, #64
0x0650	0x002001A0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x0654	0x6420002B  LDK.L	R2, #43
0x0658	0x64100000  LDK.L	R1, #0
0x065C	0x44024000  MOVE.L	R0, R4
0x0660	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x0664	0x44024540  ADD.L	R0, R4, #84
0x0668	0xA8000000  LDI.B	R0, R0, #0
0x066C	0x44107BF4  AND.L	R1, R0, #-65
0x0670	0x64200035  LDK.L	R2, #53
0x0674	0x4410D00D  BEXTU.L	R1, R1, #256
0x0678	0x44024000  MOVE.L	R0, R4
0x067C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x0680	0x64100029  LDK.L	R1, #41
0x0684	0x44024000  MOVE.L	R0, R4
0x0688	0x003401EE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x068C	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0690	0x44024540  ADD.L	R0, R4, #84
0x0694	0xA8000000  LDI.B	R0, R0, #0
0x0698	0x44004404  AND.L	R0, R0, #64
0x069C	0x59E04402  CMP.B	R0, #64
0x06A0	0x002001B3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x06A4	0x6420002B  LDK.L	R2, #43
0x06A8	0x64100000  LDK.L	R1, #0
0x06AC	0x44024000  MOVE.L	R0, R4
0x06B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x06B4	0x44024540  ADD.L	R0, R4, #84
0x06B8	0xA8000000  LDI.B	R0, R0, #0
0x06BC	0x44104405  OR.L	R1, R0, #64
0x06C0	0x64200035  LDK.L	R2, #53
0x06C4	0x44024000  MOVE.L	R0, R4
0x06C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x06CC	0x59E2CBF2  CMP.B	R5, #191
0x06D0	0x002001BD  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x06D4	0x44024560  ADD.L	R0, R4, #86
0x06D8	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x06DC	0x44024560  ADD.L	R0, R4, #86
0x06E0	0xA8000000  LDI.B	R0, R0, #0
0x06E4	0x4410500D  BEXTU.L	R1, R0, #256
0x06E8	0x64200027  LDK.L	R2, #39
0x06EC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x06F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x06F4	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x06F8	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x06FC	0x003001D1  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
0x0700	0x59E1C202  CMP.B	R3, #32
0x0704	0x002800A3  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x0708	0x59E1C242  CMP.B	R3, #36
0x070C	0x002800C6  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x0710	0x59E1C252  CMP.B	R3, #37
0x0714	0x00280107  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x0718	0x59E1C2A2  CMP.B	R3, #42
0x071C	0x00280107  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x0720	0x59E1C2B2  CMP.B	R3, #43
0x0724	0x00280107  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x0728	0x59E1C272  CMP.B	R3, #39
0x072C	0x00280129  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x0730	0x59E1C282  CMP.B	R3, #40
0x0734	0x0028013F  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x0738	0x59E1C292  CMP.B	R3, #41
0x073C	0x0028017F  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 12 (R3)
; tmpLCR end address is: 20 (R5)
0x0740	0x003001BF  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x0744	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0748	0x44404000  MOVE.L	R4, R0
0x074C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0750	0x44024560  ADD.L	R0, R4, #86
0x0754	0xA8100000  LDI.B	R1, R0, #0
; tmpLCR start address is: 12 (R3)
0x0758	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_UART.c, 1506 :: 		
0x075C	0x44124550  ADD.L	R1, R4, #85
0x0760	0xA8108000  LDI.B	R1, R1, #0
0x0764	0x4410C805  OR.L	R1, R1, #128
0x0768	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1507 :: 		
0x076C	0x44024560  ADD.L	R0, R4, #86
0x0770	0xA8000000  LDI.B	R0, R0, #0
0x0774	0x4410500D  BEXTU.L	R1, R0, #256
0x0778	0x64200027  LDK.L	R2, #39
0x077C	0x44024000  MOVE.L	R0, R4
0x0780	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0784	0x64200022  LDK.L	R2, #34
0x0788	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x078C	0x44024000  MOVE.L	R0, R4
0x0790	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0794	0x44024560  ADD.L	R0, R4, #86
0x0798	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1512 :: 		
0x079C	0x44024560  ADD.L	R0, R4, #86
0x07A0	0xA8000000  LDI.B	R0, R0, #0
0x07A4	0x4410500D  BEXTU.L	R1, R0, #256
0x07A8	0x64200027  LDK.L	R2, #39
0x07AC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x07B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x07B4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0210	0x44024560  ADD.L	R0, R4, #86
0x0214	0xA8100000  LDI.B	R1, R0, #0
; tmpLCR start address is: 12 (R3)
0x0218	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_UART.c, 1449 :: 		
0x021C	0x44124550  ADD.L	R1, R4, #85
0x0220	0xA8108000  LDI.B	R1, R1, #0
0x0224	0x4410C805  OR.L	R1, R1, #128
0x0228	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1450 :: 		
0x022C	0x44024560  ADD.L	R0, R4, #86
0x0230	0xA8000000  LDI.B	R0, R0, #0
0x0234	0x4410500D  BEXTU.L	R1, R0, #256
0x0238	0x64200027  LDK.L	R2, #39
0x023C	0x44024000  MOVE.L	R0, R4
0x0240	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0244	0x64200023  LDK.L	R2, #35
0x0248	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x024C	0x44024000  MOVE.L	R0, R4
0x0250	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0254	0x44024560  ADD.L	R0, R4, #86
0x0258	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1455 :: 		
0x025C	0x44024560  ADD.L	R0, R4, #86
0x0260	0xA8000000  LDI.B	R0, R0, #0
0x0264	0x4410500D  BEXTU.L	R1, R0, #256
0x0268	0x64200027  LDK.L	R2, #39
0x026C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0270	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0274	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A44	0x44604000  MOVE.L	R6, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x0A48	0x003002BD  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x0A4C	0x64100027  LDK.L	R1, #39
0x0A50	0x44034000  MOVE.L	R0, R6
0x0A54	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A58	0x44107FC4  AND.L	R1, R0, #-4
0x0A5C	0x64200027  LDK.L	R2, #39
0x0A60	0x4410D00D  BEXTU.L	R1, R1, #256
0x0A64	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0A68	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x0A6C	0x003002C6  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 24 (R6)
0x0A70	0x64100027  LDK.L	R1, #39
0x0A74	0x44034000  MOVE.L	R0, R6
0x0A78	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A7C	0x44007FD4  AND.L	R0, R0, #-3
0x0A80	0x4400400C  BEXTS.L	R0, R0, #0
0x0A84	0x44104015  OR.L	R1, R0, #1
0x0A88	0x64200027  LDK.L	R2, #39
0x0A8C	0x4410D00D  BEXTU.L	R1, R1, #256
0x0A90	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0A94	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x0A98	0x003002C6  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 24 (R6)
0x0A9C	0x64100027  LDK.L	R1, #39
0x0AA0	0x44034000  MOVE.L	R0, R6
0x0AA4	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AA8	0x44007FE4  AND.L	R0, R0, #-2
0x0AAC	0x4400400C  BEXTS.L	R0, R0, #0
0x0AB0	0x44104025  OR.L	R1, R0, #2
0x0AB4	0x64200027  LDK.L	R2, #39
0x0AB8	0x4410D00D  BEXTU.L	R1, R1, #256
0x0ABC	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0AC0	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x0AC4	0x003002C6  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 24 (R6)
0x0AC8	0x64100027  LDK.L	R1, #39
0x0ACC	0x44034000  MOVE.L	R0, R6
0x0AD0	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AD4	0x44004025  OR.L	R0, R0, #2
0x0AD8	0x4400500D  BEXTU.L	R0, R0, #256
0x0ADC	0x44104015  OR.L	R1, R0, #1
0x0AE0	0x64200027  LDK.L	R2, #39
0x0AE4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0AE8	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x0AEC	0x003002C6  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x0AF0	0x003002C6  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 24 (R6)
0x0AF4	0x59E0C002  CMP.B	R1, #0
0x0AF8	0x00280293  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x0AFC	0x59E0C012  CMP.B	R1, #1
0x0B00	0x0028029C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x0B04	0x59E0C022  CMP.B	R1, #2
0x0B08	0x002802A7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x0B0C	0x59E0C032  CMP.B	R1, #3
0x0B10	0x002802B2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 24 (R6)
; bits end address is: 4 (R1)
0x0B14	0x003002BC  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x0B18	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1124	0x44604000  MOVE.L	R6, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x1128	0x59E0C002  CMP.B	R1, #0
0x112C	0x00200455  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x1130	0x64100027  LDK.L	R1, #39
0x1134	0x44034000  MOVE.L	R0, R6
0x1138	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x113C	0x44107FB4  AND.L	R1, R0, #-5
0x1140	0x64200027  LDK.L	R2, #39
0x1144	0x4410D00D  BEXTU.L	R1, R1, #256
0x1148	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x114C	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x1150	0x0030045C  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 24 (R6)
0x1154	0x64100027  LDK.L	R1, #39
0x1158	0x44034000  MOVE.L	R0, R6
0x115C	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1160	0x44104045  OR.L	R1, R0, #4
0x1164	0x64200027  LDK.L	R2, #39
0x1168	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x116C	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x1170	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x14FC	0x44604000  MOVE.L	R6, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x1500	0x00300578  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x1504	0x64100027  LDK.L	R1, #39
0x1508	0x44034000  MOVE.L	R0, R6
0x150C	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1510	0x44107F74  AND.L	R1, R0, #-9
0x1514	0x64200027  LDK.L	R2, #39
0x1518	0x4410D00D  BEXTU.L	R1, R1, #256
0x151C	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1520	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x1524	0x00300582  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 24 (R6)
0x1528	0x64100027  LDK.L	R1, #39
0x152C	0x44034000  MOVE.L	R0, R6
0x1530	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1534	0x44004085  OR.L	R0, R0, #8
0x1538	0x4400500D  BEXTU.L	R0, R0, #256
0x153C	0x44107EF4  AND.L	R1, R0, #-17
0x1540	0x64200027  LDK.L	R2, #39
0x1544	0x4410D00D  BEXTU.L	R1, R1, #256
0x1548	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x154C	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x1550	0x00300582  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 24 (R6)
0x1554	0x64100027  LDK.L	R1, #39
0x1558	0x44034000  MOVE.L	R0, R6
0x155C	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1560	0x44004085  OR.L	R0, R0, #8
0x1564	0x4400500D  BEXTU.L	R0, R0, #256
0x1568	0x44104105  OR.L	R1, R0, #16
0x156C	0x64200027  LDK.L	R2, #39
0x1570	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1574	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x1578	0x00300582  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 24 (R6)
0x157C	0x64100027  LDK.L	R1, #39
0x1580	0x44034000  MOVE.L	R0, R6
0x1584	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1588	0x44004085  OR.L	R0, R0, #8
0x158C	0x4400500D  BEXTU.L	R0, R0, #256
0x1590	0x44004205  OR.L	R0, R0, #32
0x1594	0x4400500D  BEXTU.L	R0, R0, #256
0x1598	0x44107EF4  AND.L	R1, R0, #-17
0x159C	0x64200027  LDK.L	R2, #39
0x15A0	0x4410D00D  BEXTU.L	R1, R1, #256
0x15A4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x15A8	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x15AC	0x00300582  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 24 (R6)
0x15B0	0x64100027  LDK.L	R1, #39
0x15B4	0x44034000  MOVE.L	R0, R6
0x15B8	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x15BC	0x44004085  OR.L	R0, R0, #8
0x15C0	0x4400500D  BEXTU.L	R0, R0, #256
0x15C4	0x44004205  OR.L	R0, R0, #32
0x15C8	0x4400500D  BEXTU.L	R0, R0, #256
0x15CC	0x44104105  OR.L	R1, R0, #16
0x15D0	0x64200027  LDK.L	R2, #39
0x15D4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x15D8	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x15DC	0x00300582  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 24 (R6)
0x15E0	0x59E0C002  CMP.B	R1, #0
0x15E4	0x00280541  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x15E8	0x59E0C012  CMP.B	R1, #1
0x15EC	0x0028054A  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x15F0	0x59E0C022  CMP.B	R1, #2
0x15F4	0x00280555  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x15F8	0x59E0C032  CMP.B	R1, #3
0x15FC	0x0028055F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x1600	0x59E0C042  CMP.B	R1, #4
0x1604	0x0028056C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 24 (R6)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x1608	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x14D8	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
;__Lib_UART.c, 1797 :: 		
0x14DC	0x64100028  LDK.L	R1, #40
0x14E0	0x44034000  MOVE.L	R0, R6
0x14E4	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x14E8	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x14EC	0x64200028  LDK.L	R2, #40
0x14F0	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x14F4	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x14F8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x2DF4	0x0034096B  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x2DF8	0x640025C8  LDK.L	R0, #_UART2_Write+0
0x2DFC	0xBC000148  STA.L	_logger+0, R0
;__ef_ft900_log.c, 34 :: 		return 0;
0x2E00	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x2E04	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x2DE0	0x003409F1  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x2DE4	0x640025F4  LDK.L	R0, #_UART1_Write+0
0x2DE8	0xBC000148  STA.L	_logger+0, R0
;__ef_ft900_log.c, 41 :: 		return 0;
0x2DEC	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x2DF0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x27C4	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 4 (R1)
;__Lib_UART.c, 626 :: 		
0x27C8	0xC4000108  LDA.L	R0, __Lib_UART_UART1+0
0x27CC	0x64400000  LDK.L	R4, #0
0x27D0	0x64300000  LDK.L	R3, #0
0x27D4	0x64200003  LDK.L	R2, #3
; baudRate end address is: 4 (R1)
0x27D8	0x00340863  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x27DC	0xA0000000  RETURN	
; end of _UART1_Init
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x31FC	0x95D00008  LINK	LR, #8
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 16 (R4)
0x3200	0x44404000  MOVE.L	R4, R0
; data_ end address is: 0 (R0)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x3204	0x6400000D  LDK.L	R0, #13
0x3208	0xB1F00004  STI.B	SP, #4, R0
0x320C	0x6400000A  LDK.L	R0, #10
0x3210	0xB1F00005  STI.B	SP, #5, R0
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x3214	0x00300CA6  JMP	L_mikrobus_logWrite99
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite101:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
0x3218	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x321C	0x00340C18  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x3220	0x00300CAD  JMP	L_mikrobus_logWrite100
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x3224	0x44024000  MOVE.L	R0, R4
L_mikrobus_logWrite103:
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x3228	0xA8100000  LDI.B	R1, R0, #0
0x322C	0x59E0C002  CMP.B	R1, #0
0x3230	0x00280C94  JMPC	R30, Z, #1, L_mikrobus_logWrite104
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x3234	0xB5F00000  STI.L	SP, #0, R0
0x3238	0x00340C18  CALL	easyft90x_v7_FT900__log_write+0
0x323C	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x3240	0x44104010  ADD.L	R1, R0, #1
; ptr end address is: 0 (R0)
; ptr start address is: 16 (R4)
0x3244	0x4440C000  MOVE.L	R4, R1
;easyft90x_v7_FT900.c, 334 :: 		}
0x3248	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x324C	0x00300C8A  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite104:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x3250	0x00300CAD  JMP	L_mikrobus_logWrite100
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite105:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x3254	0x44024000  MOVE.L	R0, R4
L_mikrobus_logWrite106:
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x3258	0xA8100000  LDI.B	R1, R0, #0
0x325C	0x59E0C002  CMP.B	R1, #0
0x3260	0x00280C9F  JMPC	R30, Z, #1, L_mikrobus_logWrite107
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x3264	0xB5F00000  STI.L	SP, #0, R0
0x3268	0x00340C18  CALL	easyft90x_v7_FT900__log_write+0
0x326C	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x3270	0x44404010  ADD.L	R4, R0, #1
; ptr end address is: 0 (R0)
; ptr start address is: 16 (R4)
;easyft90x_v7_FT900.c, 341 :: 		}
0x3274	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x3278	0x00300C96  JMP	L_mikrobus_logWrite106
L_mikrobus_logWrite107:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x327C	0x440FC040  ADD.L	R0, SP, #4
0x3280	0x00340C18  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x3284	0x440FC050  ADD.L	R0, SP, #5
0x3288	0x00340C18  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x328C	0x00300CAD  JMP	L_mikrobus_logWrite100
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite108:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x3290	0x64000006  LDK.L	R0, #6
0x3294	0x00300CAE  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite99:
; ptr start address is: 16 (R4)
; format start address is: 4 (R1)
0x3298	0x59E0C002  CMP.B	R1, #0
0x329C	0x00280C86  JMPC	R30, Z, #1, L_mikrobus_logWrite101
0x32A0	0x59E0C012  CMP.B	R1, #1
0x32A4	0x00280C89  JMPC	R30, Z, #1, L_mikrobus_logWrite102
0x32A8	0x59E0C022  CMP.B	R1, #2
0x32AC	0x00280C95  JMPC	R30, Z, #1, L_mikrobus_logWrite105
; format end address is: 4 (R1)
; ptr end address is: 16 (R4)
0x32B0	0x00300CA4  JMP	L_mikrobus_logWrite108
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x32B4	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x32B8	0x99D00000  UNLINK	LR
0x32BC	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x3060	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x3064	0x4460D00D  BEXTU.L	R6, R1, #256
0x3068	0x4403500D  BEXTU.L	R0, R6, #256
0x306C	0xC4600148  LDA.L	R6, _logger+0
0x3070	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x3074	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x3078	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_I2CM1_Set_Slave_Address:
;__Lib_I2C.c, 382 :: 		
; slaveAddress start address is: 0 (R0)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
;__Lib_I2C.c, 384 :: 		
0x27E0	0x4410500D  BEXTU.L	R1, R0, #256
; slaveAddress end address is: 0 (R0)
0x27E4	0x4400C018  ASHL.L	R0, R1, #1
0x27E8	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x27EC	0xB0100000  STI.B	R1, #0, R0
;__Lib_I2C.c, 385 :: 		
L_end_I2CM1_Set_Slave_Address:
0x27F0	0xA0000000  RETURN	
; end of _I2CM1_Set_Slave_Address
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x25F4	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
; dataOut start address is: 4 (R1)
;__Lib_UART.c, 640 :: 		
0x25F8	0xC4000108  LDA.L	R0, __Lib_UART_UART1+0
; dataOut end address is: 4 (R1)
0x25FC	0x003406E5  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x2600	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x1B94	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x1B98	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 24 (R6)
0x1B9C	0x64100029  LDK.L	R1, #41
0x1BA0	0x44034000  MOVE.L	R0, R6
0x1BA4	0x0034009E  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1BA8	0x44004604  AND.L	R0, R0, #96
0x1BAC	0x59E04602  CMP.B	R0, #96
0x1BB0	0x002806EE  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x1BB4	0x003006E7  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x1BB8	0x64200021  LDK.L	R2, #33
0x1BBC	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x1BC0	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1BC4	0x0034034B  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x1BC8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x25C8	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
; dataOut start address is: 4 (R1)
;__Lib_UART.c, 698 :: 		
0x25CC	0xC400010C  LDA.L	R0, __Lib_UART_UART2+0
; dataOut end address is: 4 (R1)
0x25D0	0x003406E5  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x25D4	0xA0000000  RETURN	
; end of _UART2_Write
_SPIM1_Write:
;__Lib_SPI.c, 396 :: 		
0x25D8	0x95D00004  LINK	LR, #4
0x25DC	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 398 :: 		
0x25E0	0x441FC000  ADD.L	R1, SP, #0
0x25E4	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x25E8	0x003406CC  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 399 :: 		
L_end_SPIM1_Write:
0x25EC	0x99D00000  UNLINK	LR
0x25F0	0xA0000000  RETURN	
; end of _SPIM1_Write
__Lib_SPI_SPIx_Read:
;__Lib_SPI.c, 808 :: 		
; bufferIn start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; bufferIn end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; bufferIn start address is: 4 (R1)
;__Lib_SPI.c, 811 :: 		
0x1B30	0x44204080  ADD.L	R2, R0, #8
0x1B34	0xA8308000  LDI.B	R3, R1, #0
; bufferIn end address is: 4 (R1)
0x1B38	0xB4218000  STI.L	R2, #0, R3
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 814 :: 		
L___Lib_SPI_SPIx_Read36:
; spiBase start address is: 0 (R0)
0x1B3C	0x44104040  ADD.L	R1, R0, #4
0x1B40	0xAC108000  LDI.L	R1, R1, #0
0x1B44	0x4410C044  AND.L	R1, R1, #4
0x1B48	0x5DE0C002  CMP.L	R1, #0
0x1B4C	0x002006D5  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read37
0x1B50	0x003006CF  JMP	L___Lib_SPI_SPIx_Read36
L___Lib_SPI_SPIx_Read37:
;__Lib_SPI.c, 817 :: 		
L___Lib_SPI_SPIx_Read38:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x1B54	0x44104040  ADD.L	R1, R0, #4
0x1B58	0xAC108000  LDI.L	R1, R1, #0
0x1B5C	0x4410C084  AND.L	R1, R1, #8
0x1B60	0x5DE0C002  CMP.L	R1, #0
0x1B64	0x002006DB  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read39
0x1B68	0x003006D5  JMP	L___Lib_SPI_SPIx_Read38
L___Lib_SPI_SPIx_Read39:
;__Lib_SPI.c, 820 :: 		
L___Lib_SPI_SPIx_Read40:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x1B6C	0x44104040  ADD.L	R1, R0, #4
0x1B70	0xAC108000  LDI.L	R1, R1, #0
0x1B74	0x4410C804  AND.L	R1, R1, #128
0x1B78	0x5DE0C002  CMP.L	R1, #0
0x1B7C	0x002006E1  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read41
0x1B80	0x003006DB  JMP	L___Lib_SPI_SPIx_Read40
L___Lib_SPI_SPIx_Read41:
;__Lib_SPI.c, 823 :: 		
0x1B84	0x44104080  ADD.L	R1, R0, #8
; spiBase end address is: 0 (R0)
0x1B88	0xAC008000  LDI.L	R0, R1, #0
0x1B8C	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_SPI.c, 824 :: 		
L_end_SPIx_Read:
0x1B90	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Read
_SPIM1_Enable_SS:
;__Lib_SPI.c, 423 :: 		
; ssLine start address is: 0 (R0)
0x27F4	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 425 :: 		
; ssLine end address is: 4 (R1)
0x27F8	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x27FC	0x003406F3  CALL	__Lib_SPI_SPIx_Enable_SS+0
;__Lib_SPI.c, 426 :: 		
L_end_SPIM1_Enable_SS:
0x2800	0xA0000000  RETURN	
; end of _SPIM1_Enable_SS
__Lib_SPI_SPIx_Enable_SS:
;__Lib_SPI.c, 1086 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1088 :: 		
0x1BCC	0x442040C0  ADD.L	R2, R0, #12
; spiBase end address is: 0 (R0)
0x1BD0	0x4400D00D  BEXTU.L	R0, R1, #256
; ssLine end address is: 4 (R1)
0x1BD4	0x44007FF6  XOR.L	R0, R0, #-1
0x1BD8	0xAC110000  LDI.L	R1, R2, #0
0x1BDC	0x44008004  AND.L	R0, R1, R0
0x1BE0	0xB4200000  STI.L	R2, #0, R0
;__Lib_SPI.c, 1089 :: 		
L_end_SPIx_Enable_SS:
0x1BE4	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Enable_SS
_SPIM1_Disable_SS:
;__Lib_SPI.c, 432 :: 		
; ssLine start address is: 0 (R0)
0x2868	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 434 :: 		
; ssLine end address is: 4 (R1)
0x286C	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x2870	0x003407BA  CALL	__Lib_SPI_SPIx_Disable_SS+0
;__Lib_SPI.c, 435 :: 		
L_end_SPIM1_Disable_SS:
0x2874	0xA0000000  RETURN	
; end of _SPIM1_Disable_SS
__Lib_SPI_SPIx_Disable_SS:
;__Lib_SPI.c, 1102 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1104 :: 		
0x1EE8	0x442040C0  ADD.L	R2, R0, #12
; spiBase end address is: 0 (R0)
0x1EEC	0xAC010000  LDI.L	R0, R2, #0
0x1EF0	0x44000015  OR.L	R0, R0, R1
; ssLine end address is: 4 (R1)
0x1EF4	0xB4200000  STI.L	R2, #0, R0
;__Lib_SPI.c, 1105 :: 		
L_end_SPIx_Disable_SS:
0x1EF8	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Disable_SS
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2878	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x287C	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x2880	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2884	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x2888	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2818	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x281C	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x2820	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2824	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x2828	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2804	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x2808	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x280C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2810	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x2814	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x282C	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x2830	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x2834	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2838	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x283C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2840	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x2844	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x2848	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x284C	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x2850	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2324	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x2328	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x232C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2330	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x2334	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2310	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x2314	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x2318	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x231C	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x2320	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22FC	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x2300	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x2304	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2308	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x230C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2360	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x2364	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x2368	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x236C	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x2370	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x234C	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x2350	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x2354	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2358	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x235C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2338	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x233C	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2340	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2344	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x2348	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2284	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2288	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x228C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2290	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x2294	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2298	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x229C	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x22A0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22A4	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x22A8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22D4	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x22D8	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x22DC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22E0	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x22E4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22E8	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x22EC	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x22F0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22F4	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x22F8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22AC	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x22B0	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x22B4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22B8	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x22BC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22C0	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x22C4	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x22C8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22CC	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x22D0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x255C	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x2560	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x2564	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2568	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x256C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2548	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x254C	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x2550	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2554	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x2558	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2534	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x2538	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x253C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2540	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x2544	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2598	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x259C	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x25A0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25A4	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x25A8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2584	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x2588	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x258C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2590	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x2594	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2570	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2574	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2578	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x257C	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x2580	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2520	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2524	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x2528	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x252C	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x2530	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_applicationInit:
;Click_3D_Hall_3_FT90x.c, 47 :: 		void applicationInit( )
;Click_3D_Hall_3_FT90x.c, 49 :: 		c3dhall3_i2cDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_I2C, 0x1E );
0x3538	0x6420001E  LDK.L	R2, #30
0x353C	0x641037B8  LDK.L	R1, #__MIKROBUS1_I2C+0
0x3540	0x6400370C  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x3544	0x00340D02  CALL	_c3dhall3_i2cDriverInit+0
;Click_3D_Hall_3_FT90x.c, 51 :: 		Delay_ms(500);
0x3548	0x6DC00D58  LPM.L	R28, $+24
0x354C	0x44004000  NOP	
L_applicationInit2:
0x3550	0x45CE4012  SUB.L	R28, R28, #1
0x3554	0x5DEE4002  CMP.L	R28, #0
0x3558	0x00200D54  JMPC	R30, Z, #0, L_applicationInit2
0x355C	0x00300D59  JMP	$+8
0x3560	0x00FE5029  	#16666665
;Click_3D_Hall_3_FT90x.c, 53 :: 		c3dhall3_configuration( );
0x3564	0x00340C69  CALL	_c3dhall3_configuration+0
;Click_3D_Hall_3_FT90x.c, 55 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0x3568	0x64000021  LDK.L	R0, #?lstr2_Click_3D_Hall_3_FT90x+0
0x356C	0x64100002  LDK.L	R1, #2
0x3570	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 56 :: 		}
L_end_applicationInit:
0x3574	0xA0000000  RETURN	
; end of _applicationInit
_c3dhall3_i2cDriverInit:
;__c3dhall3_Driver.c, 113 :: 		void c3dhall3_i2cDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x3408	0x44404000  MOVE.L	R4, R0
0x340C	0x4400C000  MOVE.L	R0, R1
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 0 (R0)
; slave start address is: 8 (R2)
;__c3dhall3_Driver.c, 115 :: 		_slaveAddress = slave;
0x3410	0xB8200154  STA.B	__c3dhall3_Driver__slaveAddress+0, R2
; slave end address is: 8 (R2)
;__c3dhall3_Driver.c, 116 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
; i2cObj end address is: 0 (R0)
0x3414	0x00340C2A  CALL	__c3dhall3_Driver_hal_i2cMap+0
;__c3dhall3_Driver.c, 117 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x3418	0x44024000  MOVE.L	R0, R4
; gpioObj end address is: 16 (R4)
0x341C	0x00340C1F  CALL	__c3dhall3_Driver_hal_gpioMap+0
;__c3dhall3_Driver.c, 119 :: 		c3dhall3_communicationType = 1;
0x3420	0x64000001  LDK.L	R0, #1
0x3424	0xB800004F  STA.B	__c3dhall3_Driver_c3dhall3_communicationType+0, R0
;__c3dhall3_Driver.c, 121 :: 		hal_gpio_csSet(1);
0x3428	0x64000001  LDK.L	R0, #1
0x342C	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x3430	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 122 :: 		}
L_end_c3dhall3_i2cDriverInit:
0x3434	0xA0000000  RETURN	
; end of _c3dhall3_i2cDriverInit
__c3dhall3_Driver_hal_i2cMap:
;__hal_ft90x.c, 87 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_ft90x.c, 91 :: 		fp_i2cStart    = tmp->i2cStart;
0x30A8	0xCC100000  LPMI.L	R1, R0, #0
0x30AC	0xBC10015C  STA.L	__c3dhall3_Driver_fp_i2cStart+0, R1
;__hal_ft90x.c, 92 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x30B0	0x44104040  ADD.L	R1, R0, #4
0x30B4	0xCC108000  LPMI.L	R1, R1, #0
0x30B8	0xBC100160  STA.L	__c3dhall3_Driver_fp_i2cWrite+0, R1
;__hal_ft90x.c, 93 :: 		fp_i2cRead     = tmp->i2cRead;
0x30BC	0x44104080  ADD.L	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x30C0	0xCC008000  LPMI.L	R0, R1, #0
0x30C4	0xBC000164  STA.L	__c3dhall3_Driver_fp_i2cRead+0, R0
;__hal_ft90x.c, 94 :: 		}
L_end_hal_i2cMap:
0x30C8	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_i2cMap
__c3dhall3_Driver_hal_gpioMap:
;__c3dhall3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall3_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x307C	0x44104300  ADD.L	R1, R0, #48
0x3080	0x4410C1C0  ADD.L	R1, R1, #28
0x3084	0xCC108000  LPMI.L	R1, R1, #0
0x3088	0xBC100168  STA.L	__c3dhall3_Driver_hal_gpio_intGet+0, R1
;__c3dhall3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x308C	0x44104080  ADD.L	R1, R0, #8
0x3090	0xCC108000  LPMI.L	R1, R1, #0
0x3094	0xBC100150  STA.L	__c3dhall3_Driver_hal_gpio_csSet+0, R1
;__c3dhall3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x3098	0x44104040  ADD.L	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x309C	0xCC008000  LPMI.L	R0, R1, #0
0x30A0	0xBC00014C  STA.L	__c3dhall3_Driver_hal_gpio_rstSet+0, R0
;__c3dhall3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x30A4	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_gpioMap
_c3dhall3_configuration:
;__c3dhall3_Driver.c, 354 :: 		void c3dhall3_configuration( void )
0x31A4	0x95D00004  LINK	LR, #4
;__c3dhall3_Driver.c, 358 :: 		auxBuffer[0] = _C3DHALL3_CFGA_REBOOT_MEMORY | _C3DHALL3_CFGA_SOFT_RESET | _C3DHALL3_CFGA_MODE_CONTINIOUS;
0x31A8	0x441FC000  ADD.L	R1, SP, #0
0x31AC	0x64000060  LDK.L	R0, #96
0x31B0	0xB0100000  STI.B	R1, #0, R0
;__c3dhall3_Driver.c, 359 :: 		c3dhall3_writeRegisters( _C3DHALL3_CONFIGURATION_REGISTER_A, auxBuffer, 1 );
0x31B4	0x64200001  LDK.L	R2, #1
0x31B8	0x64000060  LDK.L	R0, #96
0x31BC	0x00340A2C  CALL	_c3dhall3_writeRegisters+0
;__c3dhall3_Driver.c, 361 :: 		Delay_100ms( );
0x31C0	0x00340B3A  CALL	_Delay_100ms+0
;__c3dhall3_Driver.c, 363 :: 		auxBuffer[0] = _C3DHALL3_CFGA_TEMPERATURE_COMPENSATION | _C3DHALL3_CFGA_OUTPUT_DATA_RATE_100 | _C3DHALL3_CFGA_MODE_CONTINIOUS;
0x31C4	0x441FC000  ADD.L	R1, SP, #0
0x31C8	0x6400008C  LDK.L	R0, #140
0x31CC	0xB0100000  STI.B	R1, #0, R0
;__c3dhall3_Driver.c, 364 :: 		c3dhall3_writeRegisters( _C3DHALL3_CONFIGURATION_REGISTER_A, auxBuffer, 1 );
0x31D0	0x64200001  LDK.L	R2, #1
0x31D4	0x64000060  LDK.L	R0, #96
0x31D8	0x00340A2C  CALL	_c3dhall3_writeRegisters+0
;__c3dhall3_Driver.c, 366 :: 		auxBuffer[0] = _C3DHALL3_CFGC_ASYNC_DATA_READ | _C3DHALL3_CFGC_DATA_READY_ON_INT;
0x31DC	0x441FC000  ADD.L	R1, SP, #0
0x31E0	0x64000011  LDK.L	R0, #17
0x31E4	0xB0100000  STI.B	R1, #0, R0
;__c3dhall3_Driver.c, 367 :: 		c3dhall3_writeRegisters( _C3DHALL3_CONFIGURATION_REGISTER_C, auxBuffer, 1 );
0x31E8	0x64200001  LDK.L	R2, #1
0x31EC	0x64000062  LDK.L	R0, #98
0x31F0	0x00340A2C  CALL	_c3dhall3_writeRegisters+0
;__c3dhall3_Driver.c, 368 :: 		}
L_end_c3dhall3_configuration:
0x31F4	0x99D00000  UNLINK	LR
0x31F8	0xA0000000  RETURN	
; end of _c3dhall3_configuration
_c3dhall3_writeRegisters:
;__c3dhall3_Driver.c, 171 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerBuffer start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x28B0	0x95D00014  LINK	LR, #20
0x28B4	0xB1F10010  STI.B	SP, #16, R2
; registerBuffer end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; registerBuffer start address is: 4 (R1)
;__c3dhall3_Driver.c, 173 :: 		if (c3dhall3_communicationType == 0)
0x28B8	0xC020004F  LDA.B	R2, __c3dhall3_Driver_c3dhall3_communicationType+0
0x28BC	0x59E14002  CMP.B	R2, #0
0x28C0	0x00200A52  JMPC	R30, Z, #0, L_c3dhall3_writeRegisters13
;__c3dhall3_Driver.c, 178 :: 		spi_auxBufferIn[0] = registerAddress;
0x28C4	0x442FC000  ADD.L	R2, SP, #0
0x28C8	0xB0200000  STI.B	R2, #0, R0
; registerAddress end address is: 0 (R0)
;__c3dhall3_Driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 12 (R3)
0x28CC	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
L_c3dhall3_writeRegisters14:
; i start address is: 12 (R3)
; registerBuffer start address is: 4 (R1)
; registerBuffer end address is: 4 (R1)
0x28D0	0xA80F8010  LDI.B	R0, SP, #16
0x28D4	0x44004010  ADD.L	R0, R0, #1
0x28D8	0x5BE18002  CMP.S	R3, R0
0x28DC	0x01280A43  JMPC	R30, GTE, #1, L_c3dhall3_writeRegisters15
; registerBuffer end address is: 4 (R1)
;__c3dhall3_Driver.c, 182 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 4 (R1)
0x28E0	0x4401C010  ADD.L	R0, R3, #1
0x28E4	0x4400400C  BEXTS.L	R0, R0, #0
0x28E8	0x442FC000  ADD.L	R2, SP, #0
0x28EC	0x44010000  ADD.L	R0, R2, R0
0x28F0	0x44208030  ADD.L	R2, R1, R3
0x28F4	0xA8210000  LDI.B	R2, R2, #0
0x28F8	0xB0010000  STI.B	R0, #0, R2
;__c3dhall3_Driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x28FC	0x4401C010  ADD.L	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 8 (R2)
0x2900	0x4420500D  BEXTU.L	R2, R0, #256
;__c3dhall3_Driver.c, 183 :: 		}
; i end address is: 8 (R2)
; registerBuffer end address is: 4 (R1)
0x2904	0x4431500D  BEXTU.L	R3, R2, #256
0x2908	0x00300A34  JMP	L_c3dhall3_writeRegisters14
L_c3dhall3_writeRegisters15:
;__c3dhall3_Driver.c, 185 :: 		hal_gpio_rstSet(1);
0x290C	0x64000001  LDK.L	R0, #1
0x2910	0xC460014C  LDA.L	R6, __c3dhall3_Driver_hal_gpio_rstSet+0
0x2914	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 186 :: 		hal_gpio_csSet(0);
0x2918	0x64000000  LDK.L	R0, #0
0x291C	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x2920	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 187 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0x2924	0xA80F8010  LDI.B	R0, SP, #16
0x2928	0x44104010  ADD.L	R1, R0, #1
0x292C	0x440FC000  ADD.L	R0, SP, #0
0x2930	0x4410C00D  BEXTU.L	R1, R1, #0
0x2934	0x003408FE  CALL	__c3dhall3_Driver_hal_spiWrite+0
;__c3dhall3_Driver.c, 188 :: 		hal_gpio_csSet(1);
0x2938	0x64000001  LDK.L	R0, #1
0x293C	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x2940	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 189 :: 		}
0x2944	0x00300A75  JMP	L_c3dhall3_writeRegisters17
L_c3dhall3_writeRegisters13:
;__c3dhall3_Driver.c, 190 :: 		else if (c3dhall3_communicationType == 1)
; registerBuffer start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x2948	0xC020004F  LDA.B	R2, __c3dhall3_Driver_c3dhall3_communicationType+0
0x294C	0x59E14012  CMP.B	R2, #1
0x2950	0x00200A75  JMPC	R30, Z, #0, L_c3dhall3_writeRegisters18
;__c3dhall3_Driver.c, 195 :: 		i2c_auxBuffer[0] = registerAddress;
0x2954	0x442FC070  ADD.L	R2, SP, #7
0x2958	0xB0200000  STI.B	R2, #0, R0
; registerAddress end address is: 0 (R0)
;__c3dhall3_Driver.c, 196 :: 		i2c_auxBuffer[0] |= 0x80;
0x295C	0xA8010000  LDI.B	R0, R2, #0
0x2960	0x44004805  OR.L	R0, R0, #128
0x2964	0xB0200000  STI.B	R2, #0, R0
;__c3dhall3_Driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 12 (R3)
0x2968	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
L_c3dhall3_writeRegisters19:
; i start address is: 12 (R3)
; registerBuffer start address is: 4 (R1)
; registerBuffer end address is: 4 (R1)
0x296C	0xA80F8010  LDI.B	R0, SP, #16
0x2970	0x44004010  ADD.L	R0, R0, #1
0x2974	0x5BE18002  CMP.S	R3, R0
0x2978	0x01280A6A  JMPC	R30, GTE, #1, L_c3dhall3_writeRegisters20
; registerBuffer end address is: 4 (R1)
;__c3dhall3_Driver.c, 200 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 4 (R1)
0x297C	0x4401C010  ADD.L	R0, R3, #1
0x2980	0x4400400C  BEXTS.L	R0, R0, #0
0x2984	0x442FC070  ADD.L	R2, SP, #7
0x2988	0x44010000  ADD.L	R0, R2, R0
0x298C	0x44208030  ADD.L	R2, R1, R3
0x2990	0xA8210000  LDI.B	R2, R2, #0
0x2994	0xB0010000  STI.B	R0, #0, R2
;__c3dhall3_Driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x2998	0x4401C010  ADD.L	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 8 (R2)
0x299C	0x4420500D  BEXTU.L	R2, R0, #256
;__c3dhall3_Driver.c, 201 :: 		}
; registerBuffer end address is: 4 (R1)
; i end address is: 8 (R2)
0x29A0	0x4431500D  BEXTU.L	R3, R2, #256
0x29A4	0x00300A5B  JMP	L_c3dhall3_writeRegisters19
L_c3dhall3_writeRegisters20:
;__c3dhall3_Driver.c, 203 :: 		hal_gpio_csSet(1);
0x29A8	0x64000001  LDK.L	R0, #1
0x29AC	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x29B0	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 205 :: 		hal_i2cStart( );
0x29B4	0x003408FA  CALL	__c3dhall3_Driver_hal_i2cStart+0
;__c3dhall3_Driver.c, 206 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0x29B8	0xA80F8010  LDI.B	R0, SP, #16
0x29BC	0x44204010  ADD.L	R2, R0, #1
0x29C0	0x441FC070  ADD.L	R1, SP, #7
0x29C4	0xC0000154  LDA.B	R0, __c3dhall3_Driver__slaveAddress+0
0x29C8	0x64300000  LDK.L	R3, #0
0x29CC	0x4421400D  BEXTU.L	R2, R2, #0
0x29D0	0x003408DD  CALL	__c3dhall3_Driver_hal_i2cWrite+0
;__c3dhall3_Driver.c, 207 :: 		}
L_c3dhall3_writeRegisters18:
L_c3dhall3_writeRegisters17:
;__c3dhall3_Driver.c, 208 :: 		}
L_end_c3dhall3_writeRegisters:
0x29D4	0x99D00000  UNLINK	LR
0x29D8	0xA0000000  RETURN	
; end of _c3dhall3_writeRegisters
__c3dhall3_Driver_hal_spiWrite:
;__hal_ft90x.c, 40 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x23F8	0x95D00008  LINK	LR, #8
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 4 (R1)
;__hal_ft90x.c, 42 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 8 (R2)
0x23FC	0x44204000  MOVE.L	R2, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 4 (R1)
; ptr end address is: 8 (R2)
;__hal_ft90x.c, 43 :: 		while( nBytes-- )
L___c3dhall3_Driver_hal_spiWrite0:
; ptr start address is: 8 (R2)
; nBytes start address is: 0 (R0)
; nBytes start address is: 4 (R1)
0x2400	0x4440C00D  BEXTU.L	R4, R1, #0
0x2404	0x4430C012  SUB.L	R3, R1, #1
; nBytes end address is: 4 (R1)
; nBytes start address is: 0 (R0)
0x2408	0x4401C00D  BEXTU.L	R0, R3, #0
; nBytes end address is: 0 (R0)
0x240C	0x5BE24002  CMP.S	R4, #0
0x2410	0x00280911  JMPC	R30, Z, #1, L___c3dhall3_Driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_ft90x.c, 44 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x2414	0xA8110000  LDI.B	R1, R2, #0
0x2418	0x4460D00D  BEXTU.L	R6, R1, #256
0x241C	0xB3F00000  STI.S	SP, #0, R0
0x2420	0xB5F10004  STI.L	SP, #4, R2
0x2424	0x4403500D  BEXTU.L	R0, R6, #256
0x2428	0xC4600158  LDA.L	R6, __c3dhall3_Driver_fp_spiWrite+0
0x242C	0x08340060  CALLI	R6
0x2430	0xAC2F8004  LDI.L	R2, SP, #4
0x2434	0xAA0F8000  LDI.S	R0, SP, #0
0x2438	0x44214010  ADD.L	R2, R2, #1
0x243C	0x4410400D  BEXTU.L	R1, R0, #0
; nBytes end address is: 0 (R0)
; ptr end address is: 8 (R2)
0x2440	0x00300900  JMP	L___c3dhall3_Driver_hal_spiWrite0
L___c3dhall3_Driver_hal_spiWrite1:
;__hal_ft90x.c, 45 :: 		}
L_end_hal_spiWrite:
0x2444	0x99D00000  UNLINK	LR
0x2448	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_spiWrite
__c3dhall3_Driver_hal_i2cStart:
;__hal_ft90x.c, 96 :: 		static int hal_i2cStart()
;__hal_ft90x.c, 98 :: 		int res = 0;
; res start address is: 0 (R0)
0x23E8	0x64000000  LDK.L	R0, #0
;__hal_ft90x.c, 99 :: 		startF = 1;
0x23EC	0x64100001  LDK.L	R1, #1
0x23F0	0xB810004D  STA.B	__c3dhall3_Driver_startF+0, R1
;__hal_ft90x.c, 100 :: 		return res;
; res end address is: 0 (R0)
;__hal_ft90x.c, 101 :: 		}
L_end_hal_i2cStart:
0x23F4	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_i2cStart
__c3dhall3_Driver_hal_i2cWrite:
;__hal_ft90x.c, 103 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x2374	0x95D00010  LINK	LR, #16
0x2378	0xB3F10008  STI.S	SP, #8, R2
0x237C	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 105 :: 		int res = 0;
0x2380	0x64200000  LDK.L	R2, #0
0x2384	0xB3F10004  STI.S	SP, #4, R2
;__hal_ft90x.c, 106 :: 		uint8_t *ptr = pBuf;
0x2388	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 107 :: 		if( startF ) {
0x238C	0xC010004D  LDA.B	R1, __c3dhall3_Driver_startF+0
0x2390	0x59E0C002  CMP.B	R1, #0
0x2394	0x002808EA  JMPC	R30, Z, #1, L___c3dhall3_Driver_hal_i2cWrite6
;__hal_ft90x.c, 108 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x2398	0xC460015C  LDA.L	R6, __c3dhall3_Driver_fp_i2cStart+0
0x239C	0x08340060  CALLI	R6
;__hal_ft90x.c, 109 :: 		startF = 0;
0x23A0	0x64000000  LDK.L	R0, #0
0x23A4	0xB800004D  STA.B	__c3dhall3_Driver_startF+0, R0
;__hal_ft90x.c, 110 :: 		}
L___c3dhall3_Driver_hal_i2cWrite6:
;__hal_ft90x.c, 111 :: 		res |= fp_i2cWrite(ptr, nBytes);
0x23A8	0xAA1F8008  LDI.S	R1, SP, #8
0x23AC	0xAC0F8000  LDI.L	R0, SP, #0
0x23B0	0xC4600160  LDA.L	R6, __c3dhall3_Driver_fp_i2cWrite+0
0x23B4	0x08340060  CALLI	R6
0x23B8	0xAA1F8004  LDI.S	R1, SP, #4
0x23BC	0x4410C00C  BEXTS.L	R1, R1, #0
0x23C0	0x44008005  OR.L	R0, R1, R0
0x23C4	0xB3F00004  STI.S	SP, #4, R0
;__hal_ft90x.c, 112 :: 		if( endMode == END_MODE_RESTART ) {
0x23C8	0xA80F800C  LDI.B	R0, SP, #12
0x23CC	0x59E04012  CMP.B	R0, #1
0x23D0	0x002008F7  JMPC	R30, Z, #0, L___c3dhall3_Driver_hal_i2cWrite7
;__hal_ft90x.c, 113 :: 		startF = 1;
0x23D4	0x64000001  LDK.L	R0, #1
0x23D8	0xB800004D  STA.B	__c3dhall3_Driver_startF+0, R0
;__hal_ft90x.c, 114 :: 		}
L___c3dhall3_Driver_hal_i2cWrite7:
;__hal_ft90x.c, 115 :: 		return res;
0x23DC	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 116 :: 		}
L_end_hal_i2cWrite:
0x23E0	0x99D00000  UNLINK	LR
0x23E4	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_i2cWrite
_I2CM1_Write_Bytes:
;__Lib_I2C.c, 655 :: 		
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1BE8	0x95D00004  LINK	LR, #4
; numBytesToSend end address is: 4 (R1)
; bufferOut end address is: 0 (R0)
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
;__Lib_I2C.c, 662 :: 		
; numBytesSent start address is: 24 (R6)
0x1BEC	0x64600000  LDK.L	R6, #0
;__Lib_I2C.c, 663 :: 		
; retVal start address is: 12 (R3)
0x1BF0	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 664 :: 		
; timeout start address is: 20 (R5)
0x1BF4	0xC4500050  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 666 :: 		
0x1BF8	0x5BE0C012  CMP.S	R1, #1
0x1BFC	0x00200704  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes50
; numBytesSent end address is: 24 (R6)
; retVal end address is: 12 (R3)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 669 :: 		
0x1C00	0xA8100000  LDI.B	R1, R0, #0
; bufferOut end address is: 0 (R0)
0x1C04	0x4400D00D  BEXTU.L	R0, R1, #256
0x1C08	0x003404CB  CALL	_I2CM1_Write+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 670 :: 		
; retVal end address is: 0 (R0)
0x1C0C	0x003007B8  JMP	L_I2CM1_Write_Bytes51
L_I2CM1_Write_Bytes50:
;__Lib_I2C.c, 671 :: 		
; timeout start address is: 20 (R5)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 24 (R6)
0x1C10	0x5BE0C012  CMP.S	R1, #1
0x1C14	0x01A007B7  JMPC	R30, A, #0, L__I2CM1_Write_Bytes173
;__Lib_I2C.c, 673 :: 		
0x1C18	0xC020004E  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1C1C	0x59E14012  CMP.B	R2, #1
0x1C20	0x0020072A  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes167
;__Lib_I2C.c, 675 :: 		
0x1C24	0xC4700054  LDA.L	R7, __Lib_I2C_i2cm_base+0
0x1C28	0xA8238000  LDI.B	R2, R7, #0
; slaveAddress start address is: 8 (R2)
;__Lib_I2C.c, 679 :: 		
0x1C2C	0x64400009  LDK.L	R4, #9
0x1C30	0xB0720000  STI.B	R7, #0, R4
;__Lib_I2C.c, 680 :: 		
0x1C34	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1C38	0x44424010  ADD.L	R4, R4, #1
0x1C3C	0x64700011  LDK.L	R7, #17
0x1C40	0xB0438000  STI.B	R4, #0, R7
; numBytesSent end address is: 24 (R6)
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x1C44	0x4443400D  BEXTU.L	R4, R6, #0
;__Lib_I2C.c, 683 :: 		
L_I2CM1_Write_Bytes54:
; slaveAddress start address is: 8 (R2)
; timeout start address is: 20 (R5)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 16 (R4)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1C48	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1C4C	0x44634010  ADD.L	R6, R6, #1
0x1C50	0xA8630000  LDI.B	R6, R6, #0
0x1C54	0x44634014  AND.L	R6, R6, #1
0x1C58	0x59E34002  CMP.B	R6, #0
0x1C5C	0x00280725  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes55
;__Lib_I2C.c, 684 :: 		
0x1C60	0xC4600050  LDA.L	R6, __Lib_I2C__I2CM_TIMEOUT+0
0x1C64	0x5DE34002  CMP.L	R6, #0
0x1C68	0x00280724  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes166
;__Lib_I2C.c, 686 :: 		
0x1C6C	0x5DE2C002  CMP.L	R5, #0
0x1C70	0x00200722  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes57
; slaveAddress end address is: 8 (R2)
; numBytesSent end address is: 16 (R4)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 688 :: 		
0x1C74	0x64000005  LDK.L	R0, #5
0x1C78	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1C7C	0x08340060  CALLI	R6
;__Lib_I2C.c, 689 :: 		
0x1C80	0x64000001  LDK.L	R0, #1
0x1C84	0x003007B8  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 690 :: 		
L_I2CM1_Write_Bytes57:
;__Lib_I2C.c, 691 :: 		
; timeout start address is: 20 (R5)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 16 (R4)
; slaveAddress start address is: 8 (R2)
0x1C88	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 692 :: 		
0x1C8C	0x00300724  JMP	L_I2CM1_Write_Bytes56
L__I2CM1_Write_Bytes166:
;__Lib_I2C.c, 684 :: 		
;__Lib_I2C.c, 692 :: 		
L_I2CM1_Write_Bytes56:
;__Lib_I2C.c, 693 :: 		
; timeout start address is: 20 (R5)
0x1C90	0x00300712  JMP	L_I2CM1_Write_Bytes54
L_I2CM1_Write_Bytes55:
;__Lib_I2C.c, 696 :: 		
0x1C94	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1C98	0xB0610000  STI.B	R6, #0, R2
; slaveAddress end address is: 8 (R2)
; numBytesSent end address is: 16 (R4)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x1C9C	0x4422400D  BEXTU.L	R2, R4, #0
0x1CA0	0x4442C000  MOVE.L	R4, R5
;__Lib_I2C.c, 697 :: 		
0x1CA4	0x0030072C  JMP	L_I2CM1_Write_Bytes53
L__I2CM1_Write_Bytes167:
;__Lib_I2C.c, 673 :: 		
0x1CA8	0x4442C000  MOVE.L	R4, R5
0x1CAC	0x4423400D  BEXTU.L	R2, R6, #0
;__Lib_I2C.c, 697 :: 		
L_I2CM1_Write_Bytes53:
;__Lib_I2C.c, 700 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 8 (R2)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1CB0	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1CB4	0x4462C020  ADD.L	R6, R5, #2
0x1CB8	0xA8500000  LDI.B	R5, R0, #0
0x1CBC	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 703 :: 		
0x1CC0	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1CC4	0xA8530000  LDI.B	R5, R6, #0
0x1CC8	0x4452CFE4  AND.L	R5, R5, #254
0x1CCC	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 708 :: 		
0x1CD0	0xC050004E  LDA.B	R5, __Lib_I2C_I2CM_highSpeedStatus+0
0x1CD4	0x59E2C002  CMP.B	R5, #0
0x1CD8	0x00200750  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes169
; numBytesSent end address is: 8 (R2)
; retVal end address is: 12 (R3)
; timeout end address is: 16 (R4)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
0x1CDC	0x44524000  MOVE.L	R5, R4
;__Lib_I2C.c, 710 :: 		
L_I2CM1_Write_Bytes59:
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
; numBytesSent start address is: 8 (R2)
; retVal start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x1CE0	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1CE4	0x44424010  ADD.L	R4, R4, #1
0x1CE8	0xA8420000  LDI.B	R4, R4, #0
0x1CEC	0x44424404  AND.L	R4, R4, #64
0x1CF0	0x59E24002  CMP.B	R4, #0
0x1CF4	0x0028074B  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes60
;__Lib_I2C.c, 711 :: 		
0x1CF8	0xC4400050  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x1CFC	0x5DE24002  CMP.L	R4, #0
0x1D00	0x0028074A  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes168
;__Lib_I2C.c, 713 :: 		
0x1D04	0x5DE2C002  CMP.L	R5, #0
0x1D08	0x00200748  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes62
; numBytesSent end address is: 8 (R2)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 715 :: 		
0x1D0C	0x64000005  LDK.L	R0, #5
0x1D10	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1D14	0x08340060  CALLI	R6
;__Lib_I2C.c, 716 :: 		
0x1D18	0x64000001  LDK.L	R0, #1
0x1D1C	0x003007B8  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 717 :: 		
L_I2CM1_Write_Bytes62:
;__Lib_I2C.c, 718 :: 		
; timeout start address is: 20 (R5)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 8 (R2)
0x1D20	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 719 :: 		
0x1D24	0x0030074A  JMP	L_I2CM1_Write_Bytes61
L__I2CM1_Write_Bytes168:
;__Lib_I2C.c, 711 :: 		
;__Lib_I2C.c, 719 :: 		
L_I2CM1_Write_Bytes61:
;__Lib_I2C.c, 720 :: 		
; timeout start address is: 20 (R5)
0x1D28	0x00300738  JMP	L_I2CM1_Write_Bytes59
L_I2CM1_Write_Bytes60:
;__Lib_I2C.c, 721 :: 		
0x1D2C	0xB3F10000  STI.S	SP, #0, R2
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x1D30	0x4442C000  MOVE.L	R4, R5
0x1D34	0x4421D00D  BEXTU.L	R2, R3, #256
0x1D38	0xAA3F8000  LDI.S	R3, SP, #0
0x1D3C	0x00300753  JMP	L_I2CM1_Write_Bytes58
; numBytesSent end address is: 8 (R2)
L__I2CM1_Write_Bytes169:
;__Lib_I2C.c, 708 :: 		
0x1D40	0xB1F18000  STI.B	SP, #0, R3
0x1D44	0x4431400D  BEXTU.L	R3, R2, #0
0x1D48	0xA82F8000  LDI.B	R2, SP, #0
;__Lib_I2C.c, 721 :: 		
L_I2CM1_Write_Bytes58:
;__Lib_I2C.c, 724 :: 		
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
; numBytesSent start address is: 12 (R3)
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
0x1D4C	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1D50	0x4452C010  ADD.L	R5, R5, #1
0x1D54	0x64600003  LDK.L	R6, #3
0x1D58	0xB0530000  STI.B	R5, #0, R6
; timeout end address is: 16 (R4)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 726 :: 		
L_I2CM1_Write_Bytes63:
;__Lib_I2C.c, 729 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1D5C	0x44524000  MOVE.L	R5, R4
; timeout end address is: 16 (R4)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; retVal end address is: 8 (R2)
L_I2CM1_Write_Bytes65:
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
; numBytesSent start address is: 12 (R3)
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
0x1D60	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1D64	0x44424010  ADD.L	R4, R4, #1
0x1D68	0xA8420000  LDI.B	R4, R4, #0
0x1D6C	0x44424014  AND.L	R4, R4, #1
0x1D70	0x59E24002  CMP.B	R4, #0
0x1D74	0x0028076B  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes66
;__Lib_I2C.c, 731 :: 		
0x1D78	0xC4400050  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x1D7C	0x5DE24002  CMP.L	R4, #0
0x1D80	0x0028076A  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes170
;__Lib_I2C.c, 733 :: 		
0x1D84	0x5DE2C002  CMP.L	R5, #0
0x1D88	0x00200768  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes68
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 735 :: 		
0x1D8C	0x64000005  LDK.L	R0, #5
0x1D90	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1D94	0x08340060  CALLI	R6
;__Lib_I2C.c, 736 :: 		
0x1D98	0x64000001  LDK.L	R0, #1
0x1D9C	0x003007B8  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 737 :: 		
L_I2CM1_Write_Bytes68:
;__Lib_I2C.c, 738 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1DA0	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 739 :: 		
0x1DA4	0x0030076A  JMP	L_I2CM1_Write_Bytes67
L__I2CM1_Write_Bytes170:
;__Lib_I2C.c, 731 :: 		
;__Lib_I2C.c, 739 :: 		
L_I2CM1_Write_Bytes67:
;__Lib_I2C.c, 741 :: 		
; timeout start address is: 20 (R5)
0x1DA8	0x00300758  JMP	L_I2CM1_Write_Bytes65
L_I2CM1_Write_Bytes66:
;__Lib_I2C.c, 744 :: 		
0x1DAC	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1DB0	0x44424010  ADD.L	R4, R4, #1
0x1DB4	0xA8420000  LDI.B	R4, R4, #0
0x1DB8	0x44424024  AND.L	R4, R4, #2
0x1DBC	0x59E24002  CMP.B	R4, #0
0x1DC0	0x00280780  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes69
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 746 :: 		
; retVal start address is: 4 (R1)
0x1DC4	0x64100001  LDK.L	R1, #1
;__Lib_I2C.c, 748 :: 		
0x1DC8	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1DCC	0x44004010  ADD.L	R0, R0, #1
0x1DD0	0xA8000000  LDI.B	R0, R0, #0
0x1DD4	0x44004104  AND.L	R0, R0, #16
0x1DD8	0x59E04002  CMP.B	R0, #0
0x1DDC	0x0028077A  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes70
;__Lib_I2C.c, 750 :: 		
0x1DE0	0x64100002  LDK.L	R1, #2
;__Lib_I2C.c, 751 :: 		
0x1DE4	0x0030077E  JMP	L_I2CM1_Write_Bytes71
L_I2CM1_Write_Bytes70:
;__Lib_I2C.c, 754 :: 		
0x1DE8	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1DEC	0x44204010  ADD.L	R2, R0, #1
0x1DF0	0x64000005  LDK.L	R0, #5
0x1DF4	0xB0200000  STI.B	R2, #0, R0
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 755 :: 		
L_I2CM1_Write_Bytes71:
;__Lib_I2C.c, 756 :: 		
; retVal start address is: 4 (R1)
0x1DF8	0x4400D00D  BEXTU.L	R0, R1, #256
; retVal end address is: 4 (R1)
0x1DFC	0x003007B6  JMP	L_I2CM1_Write_Bytes64
;__Lib_I2C.c, 757 :: 		
L_I2CM1_Write_Bytes69:
;__Lib_I2C.c, 760 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1E00	0x4441C010  ADD.L	R4, R3, #1
0x1E04	0x4432400D  BEXTU.L	R3, R4, #0
;__Lib_I2C.c, 761 :: 		
0x1E08	0x4460C012  SUB.L	R6, R1, #1
0x1E0C	0x5BE20062  CMP.S	R4, R6
0x1E10	0x002007AB  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes72
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 764 :: 		
0x1E14	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1E18	0x4440C020  ADD.L	R4, R1, #2
0x1E1C	0x44100030  ADD.L	R1, R0, R3
; bufferOut end address is: 0 (R0)
; numBytesSent end address is: 12 (R3)
0x1E20	0xA8008000  LDI.B	R0, R1, #0
0x1E24	0xB0400000  STI.B	R4, #0, R0
;__Lib_I2C.c, 767 :: 		
0x1E28	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1E2C	0x44004010  ADD.L	R0, R0, #1
0x1E30	0x64100005  LDK.L	R1, #5
0x1E34	0xB0008000  STI.B	R0, #0, R1
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 770 :: 		
L_I2CM1_Write_Bytes73:
; timeout start address is: 20 (R5)
; retVal start address is: 8 (R2)
0x1E38	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1E3C	0x44004010  ADD.L	R0, R0, #1
0x1E40	0xA8000000  LDI.B	R0, R0, #0
0x1E44	0x44004014  AND.L	R0, R0, #1
0x1E48	0x59E04002  CMP.B	R0, #0
0x1E4C	0x002807A1  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes74
;__Lib_I2C.c, 772 :: 		
0x1E50	0xC4000050  LDA.L	R0, __Lib_I2C__I2CM_TIMEOUT+0
0x1E54	0x5DE04002  CMP.L	R0, #0
0x1E58	0x002807A0  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes171
;__Lib_I2C.c, 774 :: 		
0x1E5C	0x5DE2C002  CMP.L	R5, #0
0x1E60	0x0020079E  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes76
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 776 :: 		
0x1E64	0x64000005  LDK.L	R0, #5
0x1E68	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1E6C	0x08340060  CALLI	R6
;__Lib_I2C.c, 777 :: 		
0x1E70	0x64000001  LDK.L	R0, #1
0x1E74	0x003007B8  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 778 :: 		
L_I2CM1_Write_Bytes76:
;__Lib_I2C.c, 779 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
0x1E78	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 780 :: 		
0x1E7C	0x003007A0  JMP	L_I2CM1_Write_Bytes75
L__I2CM1_Write_Bytes171:
;__Lib_I2C.c, 772 :: 		
;__Lib_I2C.c, 780 :: 		
L_I2CM1_Write_Bytes75:
;__Lib_I2C.c, 781 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x1E80	0x0030078E  JMP	L_I2CM1_Write_Bytes73
L_I2CM1_Write_Bytes74:
;__Lib_I2C.c, 784 :: 		
0x1E84	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1E88	0x44004010  ADD.L	R0, R0, #1
0x1E8C	0xA8000000  LDI.B	R0, R0, #0
0x1E90	0x44004024  AND.L	R0, R0, #2
0x1E94	0x59E04002  CMP.B	R0, #0
0x1E98	0x002807A9  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes172
;__Lib_I2C.c, 786 :: 		
0x1E9C	0x64200001  LDK.L	R2, #1
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 787 :: 		
0x1EA0	0x003007A9  JMP	L_I2CM1_Write_Bytes77
L__I2CM1_Write_Bytes172:
;__Lib_I2C.c, 784 :: 		
;__Lib_I2C.c, 787 :: 		
L_I2CM1_Write_Bytes77:
;__Lib_I2C.c, 788 :: 		
; retVal start address is: 8 (R2)
0x1EA4	0x4401500D  BEXTU.L	R0, R2, #256
0x1EA8	0x003007B6  JMP	L_I2CM1_Write_Bytes64
;__Lib_I2C.c, 789 :: 		
L_I2CM1_Write_Bytes72:
;__Lib_I2C.c, 793 :: 		
; timeout start address is: 20 (R5)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1EAC	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1EB0	0x44424020  ADD.L	R4, R4, #2
0x1EB4	0x44600030  ADD.L	R6, R0, R3
0x1EB8	0xA8630000  LDI.B	R6, R6, #0
0x1EBC	0xB0430000  STI.B	R4, #0, R6
;__Lib_I2C.c, 795 :: 		
0x1EC0	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1EC4	0x44424010  ADD.L	R4, R4, #1
0x1EC8	0x64600001  LDK.L	R6, #1
0x1ECC	0xB0430000  STI.B	R4, #0, R6
;__Lib_I2C.c, 797 :: 		
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
0x1ED0	0x4442C000  MOVE.L	R4, R5
0x1ED4	0x00300757  JMP	L_I2CM1_Write_Bytes63
L_I2CM1_Write_Bytes64:
;__Lib_I2C.c, 798 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1ED8	0x003007B8  JMP	L_I2CM1_Write_Bytes52
L__I2CM1_Write_Bytes173:
;__Lib_I2C.c, 671 :: 		
0x1EDC	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 798 :: 		
L_I2CM1_Write_Bytes52:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Write_Bytes51:
;__Lib_I2C.c, 800 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 801 :: 		
L_end_I2CM1_Write_Bytes:
0x1EE0	0x99D00000  UNLINK	LR
0x1EE4	0xA0000000  RETURN	
; end of _I2CM1_Write_Bytes
_I2CM1_Write:
;__Lib_I2C.c, 403 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_I2C.c, 409 :: 		
; retVal start address is: 8 (R2)
0x132C	0x64200000  LDK.L	R2, #0
;__Lib_I2C.c, 410 :: 		
; timeout start address is: 16 (R4)
0x1330	0xC4400050  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 413 :: 		
0x1334	0xC010004E  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x1338	0x59E0C012  CMP.B	R1, #1
0x133C	0x002004EE  JMPC	R30, Z, #0, L__I2CM1_Write152
;__Lib_I2C.c, 415 :: 		
0x1340	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1344	0xA8128000  LDI.B	R1, R5, #0
; slaveAddress start address is: 4 (R1)
;__Lib_I2C.c, 419 :: 		
0x1348	0x64300009  LDK.L	R3, #9
0x134C	0xB0518000  STI.B	R5, #0, R3
;__Lib_I2C.c, 420 :: 		
0x1350	0xC4300054  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1354	0x4431C010  ADD.L	R3, R3, #1
0x1358	0x64500011  LDK.L	R5, #17
0x135C	0xB0328000  STI.B	R3, #0, R5
; slaveAddress end address is: 4 (R1)
; retVal end address is: 8 (R2)
; dataOut end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 423 :: 		
L_I2CM1_Write15:
; slaveAddress start address is: 4 (R1)
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; dataOut start address is: 0 (R0)
0x1360	0xC4300054  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1364	0x4431C010  ADD.L	R3, R3, #1
0x1368	0xA8318000  LDI.B	R3, R3, #0
0x136C	0x4431C014  AND.L	R3, R3, #1
0x1370	0x59E1C002  CMP.B	R3, #0
0x1374	0x002804EB  JMPC	R30, Z, #1, L_I2CM1_Write16
;__Lib_I2C.c, 424 :: 		
0x1378	0xC4300050  LDA.L	R3, __Lib_I2C__I2CM_TIMEOUT+0
0x137C	0x5DE1C002  CMP.L	R3, #0
0x1380	0x002804EA  JMPC	R30, Z, #1, L__I2CM1_Write151
;__Lib_I2C.c, 426 :: 		
0x1384	0x5DE24002  CMP.L	R4, #0
0x1388	0x002004E8  JMPC	R30, Z, #0, L_I2CM1_Write18
; slaveAddress end address is: 4 (R1)
; retVal end address is: 8 (R2)
; dataOut end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 428 :: 		
0x138C	0x64000001  LDK.L	R0, #1
0x1390	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1394	0x08340060  CALLI	R6
;__Lib_I2C.c, 429 :: 		
0x1398	0x64000001  LDK.L	R0, #1
0x139C	0x00300535  JMP	L_end_I2CM1_Write
;__Lib_I2C.c, 430 :: 		
L_I2CM1_Write18:
;__Lib_I2C.c, 431 :: 		
; timeout start address is: 16 (R4)
; dataOut start address is: 0 (R0)
; retVal start address is: 8 (R2)
; slaveAddress start address is: 4 (R1)
0x13A0	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 432 :: 		
0x13A4	0x003004EA  JMP	L_I2CM1_Write17
L__I2CM1_Write151:
;__Lib_I2C.c, 424 :: 		
;__Lib_I2C.c, 432 :: 		
L_I2CM1_Write17:
;__Lib_I2C.c, 433 :: 		
; timeout start address is: 16 (R4)
0x13A8	0x003004D8  JMP	L_I2CM1_Write15
L_I2CM1_Write16:
;__Lib_I2C.c, 436 :: 		
0x13AC	0xC4300054  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x13B0	0xB0308000  STI.B	R3, #0, R1
; slaveAddress end address is: 4 (R1)
; retVal end address is: 8 (R2)
; dataOut end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 437 :: 		
0x13B4	0x003004EE  JMP	L_I2CM1_Write14
L__I2CM1_Write152:
;__Lib_I2C.c, 413 :: 		
;__Lib_I2C.c, 437 :: 		
L_I2CM1_Write14:
;__Lib_I2C.c, 440 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; dataOut start address is: 0 (R0)
0x13B8	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x13BC	0x4410C020  ADD.L	R1, R1, #2
0x13C0	0xB0100000  STI.B	R1, #0, R0
; dataOut end address is: 0 (R0)
;__Lib_I2C.c, 443 :: 		
0x13C4	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x13C8	0xA8100000  LDI.B	R1, R0, #0
0x13CC	0x4410CFE4  AND.L	R1, R1, #254
0x13D0	0xB0008000  STI.B	R0, #0, R1
;__Lib_I2C.c, 448 :: 		
0x13D4	0xC000004E  LDA.B	R0, __Lib_I2C_I2CM_highSpeedStatus+0
0x13D8	0x59E04002  CMP.B	R0, #0
0x13DC	0x0020050D  JMPC	R30, Z, #0, L__I2CM1_Write154
; retVal end address is: 8 (R2)
; timeout end address is: 16 (R4)
0x13E0	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_I2C.c, 450 :: 		
L_I2CM1_Write20:
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x13E4	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x13E8	0x4410C010  ADD.L	R1, R1, #1
0x13EC	0xA8108000  LDI.B	R1, R1, #0
0x13F0	0x4410C404  AND.L	R1, R1, #64
0x13F4	0x59E0C002  CMP.B	R1, #0
0x13F8	0x0028050C  JMPC	R30, Z, #1, L_I2CM1_Write21
;__Lib_I2C.c, 452 :: 		
0x13FC	0xC4100050  LDA.L	R1, __Lib_I2C__I2CM_TIMEOUT+0
0x1400	0x5DE0C002  CMP.L	R1, #0
0x1404	0x0028050B  JMPC	R30, Z, #1, L__I2CM1_Write153
;__Lib_I2C.c, 454 :: 		
0x1408	0x5DE24002  CMP.L	R4, #0
0x140C	0x00200509  JMPC	R30, Z, #0, L_I2CM1_Write23
; timeout end address is: 16 (R4)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 456 :: 		
0x1410	0x64000001  LDK.L	R0, #1
0x1414	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1418	0x08340060  CALLI	R6
;__Lib_I2C.c, 457 :: 		
0x141C	0x64000001  LDK.L	R0, #1
0x1420	0x00300535  JMP	L_end_I2CM1_Write
;__Lib_I2C.c, 458 :: 		
L_I2CM1_Write23:
;__Lib_I2C.c, 459 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x1424	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 460 :: 		
0x1428	0x0030050B  JMP	L_I2CM1_Write22
L__I2CM1_Write153:
;__Lib_I2C.c, 452 :: 		
;__Lib_I2C.c, 460 :: 		
L_I2CM1_Write22:
;__Lib_I2C.c, 461 :: 		
; timeout start address is: 16 (R4)
0x142C	0x003004F9  JMP	L_I2CM1_Write20
L_I2CM1_Write21:
;__Lib_I2C.c, 462 :: 		
; retVal end address is: 0 (R0)
0x1430	0x0030050E  JMP	L_I2CM1_Write19
; timeout end address is: 16 (R4)
L__I2CM1_Write154:
;__Lib_I2C.c, 448 :: 		
0x1434	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_I2C.c, 462 :: 		
L_I2CM1_Write19:
;__Lib_I2C.c, 465 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x1438	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x143C	0x4420C010  ADD.L	R2, R1, #1
0x1440	0x64100007  LDK.L	R1, #7
0x1444	0xB0208000  STI.B	R2, #0, R1
; timeout end address is: 16 (R4)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 468 :: 		
L_I2CM1_Write24:
; timeout start address is: 16 (R4)
; retVal start address is: 0 (R0)
0x1448	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x144C	0x4410C010  ADD.L	R1, R1, #1
0x1450	0xA8108000  LDI.B	R1, R1, #0
0x1454	0x4410C014  AND.L	R1, R1, #1
0x1458	0x59E0C002  CMP.B	R1, #0
0x145C	0x00280525  JMPC	R30, Z, #1, L_I2CM1_Write25
;__Lib_I2C.c, 470 :: 		
0x1460	0xC4100050  LDA.L	R1, __Lib_I2C__I2CM_TIMEOUT+0
0x1464	0x5DE0C002  CMP.L	R1, #0
0x1468	0x00280524  JMPC	R30, Z, #1, L__I2CM1_Write155
;__Lib_I2C.c, 472 :: 		
0x146C	0x5DE24002  CMP.L	R4, #0
0x1470	0x00200522  JMPC	R30, Z, #0, L_I2CM1_Write27
; timeout end address is: 16 (R4)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 474 :: 		
0x1474	0x64000001  LDK.L	R0, #1
0x1478	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x147C	0x08340060  CALLI	R6
;__Lib_I2C.c, 475 :: 		
0x1480	0x64000001  LDK.L	R0, #1
0x1484	0x00300535  JMP	L_end_I2CM1_Write
;__Lib_I2C.c, 476 :: 		
L_I2CM1_Write27:
;__Lib_I2C.c, 477 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x1488	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 478 :: 		
0x148C	0x00300524  JMP	L_I2CM1_Write26
L__I2CM1_Write155:
;__Lib_I2C.c, 470 :: 		
;__Lib_I2C.c, 478 :: 		
L_I2CM1_Write26:
;__Lib_I2C.c, 480 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x1490	0x00300512  JMP	L_I2CM1_Write24
L_I2CM1_Write25:
;__Lib_I2C.c, 483 :: 		
0x1494	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1498	0x4410C010  ADD.L	R1, R1, #1
0x149C	0xA8108000  LDI.B	R1, R1, #0
0x14A0	0x4410C024  AND.L	R1, R1, #2
0x14A4	0x59E0C002  CMP.B	R1, #0
0x14A8	0x00280535  JMPC	R30, Z, #1, L__I2CM1_Write157
;__Lib_I2C.c, 485 :: 		
0x14AC	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 487 :: 		
0x14B0	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x14B4	0x4410C010  ADD.L	R1, R1, #1
0x14B8	0xA8108000  LDI.B	R1, R1, #0
0x14BC	0x4410C104  AND.L	R1, R1, #16
0x14C0	0x59E0C002  CMP.B	R1, #0
0x14C4	0x00280534  JMPC	R30, Z, #1, L__I2CM1_Write156
;__Lib_I2C.c, 489 :: 		
0x14C8	0x64000002  LDK.L	R0, #2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 490 :: 		
0x14CC	0x00300534  JMP	L_I2CM1_Write29
L__I2CM1_Write156:
;__Lib_I2C.c, 487 :: 		
;__Lib_I2C.c, 490 :: 		
L_I2CM1_Write29:
;__Lib_I2C.c, 491 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x14D0	0x00300535  JMP	L_I2CM1_Write28
L__I2CM1_Write157:
;__Lib_I2C.c, 483 :: 		
;__Lib_I2C.c, 491 :: 		
L_I2CM1_Write28:
;__Lib_I2C.c, 492 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 493 :: 		
L_end_I2CM1_Write:
0x14D4	0xA0000000  RETURN	
; end of _I2CM1_Write
_I2CM1_Read_10Bit:
;__Lib_I2C.c, 925 :: 		
; address10Bit start address is: 4 (R1)
; dataIn start address is: 0 (R0)
; address10Bit end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; dataIn start address is: 0 (R0)
; address10Bit start address is: 4 (R1)
;__Lib_I2C.c, 931 :: 		
; retVal start address is: 12 (R3)
0x160C	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 932 :: 		
; timeout start address is: 16 (R4)
0x1610	0xC4400050  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 935 :: 		
0x1614	0xC020004E  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1618	0x59E14012  CMP.B	R2, #1
0x161C	0x002005A6  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit181
;__Lib_I2C.c, 937 :: 		
0x1620	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1624	0xA8230000  LDI.B	R2, R6, #0
; slaveAddress start address is: 8 (R2)
;__Lib_I2C.c, 941 :: 		
0x1628	0x64500009  LDK.L	R5, #9
0x162C	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 942 :: 		
0x1630	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1634	0x4452C010  ADD.L	R5, R5, #1
0x1638	0x64600011  LDK.L	R6, #17
0x163C	0xB0530000  STI.B	R5, #0, R6
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; address10Bit end address is: 4 (R1)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
;__Lib_I2C.c, 945 :: 		
L_I2CM1_Read_10Bit97:
; slaveAddress start address is: 8 (R2)
; timeout start address is: 16 (R4)
; retVal start address is: 12 (R3)
; address10Bit start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1640	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1644	0x4452C010  ADD.L	R5, R5, #1
0x1648	0xA8528000  LDI.B	R5, R5, #0
0x164C	0x4452C014  AND.L	R5, R5, #1
0x1650	0x59E2C002  CMP.B	R5, #0
0x1654	0x002805A3  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit98
;__Lib_I2C.c, 947 :: 		
0x1658	0xC4500050  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
0x165C	0x5DE2C002  CMP.L	R5, #0
0x1660	0x002805A2  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit180
;__Lib_I2C.c, 949 :: 		
0x1664	0x5DE24002  CMP.L	R4, #0
0x1668	0x002005A0  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit100
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; address10Bit end address is: 4 (R1)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
;__Lib_I2C.c, 951 :: 		
0x166C	0x64000004  LDK.L	R0, #4
0x1670	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1674	0x08340060  CALLI	R6
;__Lib_I2C.c, 952 :: 		
0x1678	0x64000001  LDK.L	R0, #1
0x167C	0x00300617  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 953 :: 		
L_I2CM1_Read_10Bit100:
;__Lib_I2C.c, 954 :: 		
; dataIn start address is: 0 (R0)
; timeout start address is: 16 (R4)
; address10Bit start address is: 4 (R1)
; retVal start address is: 12 (R3)
; slaveAddress start address is: 8 (R2)
0x1680	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 955 :: 		
0x1684	0x003005A2  JMP	L_I2CM1_Read_10Bit99
L__I2CM1_Read_10Bit180:
;__Lib_I2C.c, 947 :: 		
;__Lib_I2C.c, 955 :: 		
L_I2CM1_Read_10Bit99:
;__Lib_I2C.c, 956 :: 		
; timeout start address is: 16 (R4)
0x1688	0x00300590  JMP	L_I2CM1_Read_10Bit97
L_I2CM1_Read_10Bit98:
;__Lib_I2C.c, 959 :: 		
0x168C	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1690	0xB0510000  STI.B	R5, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; address10Bit end address is: 4 (R1)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
;__Lib_I2C.c, 960 :: 		
0x1694	0x003005A6  JMP	L_I2CM1_Read_10Bit96
L__I2CM1_Read_10Bit181:
;__Lib_I2C.c, 935 :: 		
;__Lib_I2C.c, 960 :: 		
L_I2CM1_Read_10Bit96:
;__Lib_I2C.c, 963 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 12 (R3)
; address10Bit start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1698	0x4420C00D  BEXTU.L	R2, R1, #0
0x169C	0x44214079  LSHR.L	R2, R2, #7
;__Lib_I2C.c, 964 :: 		
0x16A0	0x4421500D  BEXTU.L	R2, R2, #256
0x16A4	0x44214F05  OR.L	R2, R2, #240
0x16A8	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_I2C.c, 965 :: 		
0x16AC	0x44514F64  AND.L	R5, R2, #246
;__Lib_I2C.c, 966 :: 		
0x16B0	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x16B4	0xB0228000  STI.B	R2, #0, R5
;__Lib_I2C.c, 969 :: 		
0x16B8	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x16BC	0xA8510000  LDI.B	R5, R2, #0
0x16C0	0x4452CFE4  AND.L	R5, R5, #254
0x16C4	0xB0228000  STI.B	R2, #0, R5
;__Lib_I2C.c, 973 :: 		
0x16C8	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x16CC	0x44214020  ADD.L	R2, R2, #2
0x16D0	0x4450D00D  BEXTU.L	R5, R1, #256
; address10Bit end address is: 4 (R1)
0x16D4	0xB0228000  STI.B	R2, #0, R5
;__Lib_I2C.c, 978 :: 		
0x16D8	0xC010004E  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x16DC	0x59E0C002  CMP.B	R1, #0
0x16E0	0x002005CE  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit183
; retVal end address is: 12 (R3)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
0x16E4	0x4411D00D  BEXTU.L	R1, R3, #256
;__Lib_I2C.c, 980 :: 		
L_I2CM1_Read_10Bit102:
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 16 (R4)
0x16E8	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x16EC	0x44214010  ADD.L	R2, R2, #1
0x16F0	0xA8210000  LDI.B	R2, R2, #0
0x16F4	0x44214404  AND.L	R2, R2, #64
0x16F8	0x59E14002  CMP.B	R2, #0
0x16FC	0x002805CD  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit103
;__Lib_I2C.c, 982 :: 		
0x1700	0xC4200050  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x1704	0x5DE14002  CMP.L	R2, #0
0x1708	0x002805CC  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit182
;__Lib_I2C.c, 984 :: 		
0x170C	0x5DE24002  CMP.L	R4, #0
0x1710	0x002005CA  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit105
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 986 :: 		
0x1714	0x64000004  LDK.L	R0, #4
0x1718	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x171C	0x08340060  CALLI	R6
;__Lib_I2C.c, 987 :: 		
0x1720	0x64000001  LDK.L	R0, #1
0x1724	0x00300617  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 988 :: 		
L_I2CM1_Read_10Bit105:
;__Lib_I2C.c, 989 :: 		
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x1728	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 990 :: 		
0x172C	0x003005CC  JMP	L_I2CM1_Read_10Bit104
L__I2CM1_Read_10Bit182:
;__Lib_I2C.c, 982 :: 		
;__Lib_I2C.c, 990 :: 		
L_I2CM1_Read_10Bit104:
;__Lib_I2C.c, 991 :: 		
; timeout start address is: 16 (R4)
0x1730	0x003005BA  JMP	L_I2CM1_Read_10Bit102
L_I2CM1_Read_10Bit103:
;__Lib_I2C.c, 992 :: 		
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
0x1734	0x003005CF  JMP	L_I2CM1_Read_10Bit101
; timeout end address is: 16 (R4)
L__I2CM1_Read_10Bit183:
;__Lib_I2C.c, 978 :: 		
0x1738	0x4411D00D  BEXTU.L	R1, R3, #256
;__Lib_I2C.c, 992 :: 		
L_I2CM1_Read_10Bit101:
;__Lib_I2C.c, 995 :: 		
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 16 (R4)
0x173C	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1740	0x44314010  ADD.L	R3, R2, #1
0x1744	0x64200003  LDK.L	R2, #3
0x1748	0xB0310000  STI.B	R3, #0, R2
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
0x174C	0x44324000  MOVE.L	R3, R4
;__Lib_I2C.c, 998 :: 		
L_I2CM1_Read_10Bit106:
; timeout start address is: 12 (R3)
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1750	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1754	0x44214010  ADD.L	R2, R2, #1
0x1758	0xA8210000  LDI.B	R2, R2, #0
0x175C	0x44214014  AND.L	R2, R2, #1
0x1760	0x59E14002  CMP.B	R2, #0
0x1764	0x002805E7  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit107
;__Lib_I2C.c, 1000 :: 		
0x1768	0xC4200050  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x176C	0x5DE14002  CMP.L	R2, #0
0x1770	0x002805E6  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit184
;__Lib_I2C.c, 1002 :: 		
0x1774	0x5DE1C002  CMP.L	R3, #0
0x1778	0x002005E4  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit109
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1004 :: 		
0x177C	0x64000004  LDK.L	R0, #4
0x1780	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1784	0x08340060  CALLI	R6
;__Lib_I2C.c, 1005 :: 		
0x1788	0x64000001  LDK.L	R0, #1
0x178C	0x00300617  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 1006 :: 		
L_I2CM1_Read_10Bit109:
;__Lib_I2C.c, 1007 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1790	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1008 :: 		
0x1794	0x003005E6  JMP	L_I2CM1_Read_10Bit108
L__I2CM1_Read_10Bit184:
;__Lib_I2C.c, 1000 :: 		
;__Lib_I2C.c, 1008 :: 		
L_I2CM1_Read_10Bit108:
;__Lib_I2C.c, 1009 :: 		
; timeout start address is: 12 (R3)
0x1798	0x003005D4  JMP	L_I2CM1_Read_10Bit106
L_I2CM1_Read_10Bit107:
;__Lib_I2C.c, 1012 :: 		
0x179C	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x17A0	0xA8220000  LDI.B	R2, R4, #0
0x17A4	0x44214015  OR.L	R2, R2, #1
0x17A8	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 1023 :: 		
0x17AC	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x17B0	0x44214010  ADD.L	R2, R2, #1
0x17B4	0x64400007  LDK.L	R4, #7
0x17B8	0xB0220000  STI.B	R2, #0, R4
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1026 :: 		
L_I2CM1_Read_10Bit110:
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 12 (R3)
0x17BC	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x17C0	0x44214010  ADD.L	R2, R2, #1
0x17C4	0xA8210000  LDI.B	R2, R2, #0
0x17C8	0x44214014  AND.L	R2, R2, #1
0x17CC	0x59E14002  CMP.B	R2, #0
0x17D0	0x00280602  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit111
;__Lib_I2C.c, 1028 :: 		
0x17D4	0xC4200050  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x17D8	0x5DE14002  CMP.L	R2, #0
0x17DC	0x00280601  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit185
;__Lib_I2C.c, 1030 :: 		
0x17E0	0x5DE1C002  CMP.L	R3, #0
0x17E4	0x002005FF  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit113
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1032 :: 		
0x17E8	0x64000004  LDK.L	R0, #4
0x17EC	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x17F0	0x08340060  CALLI	R6
;__Lib_I2C.c, 1033 :: 		
0x17F4	0x64000001  LDK.L	R0, #1
0x17F8	0x00300617  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 1034 :: 		
L_I2CM1_Read_10Bit113:
;__Lib_I2C.c, 1035 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x17FC	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1036 :: 		
0x1800	0x00300601  JMP	L_I2CM1_Read_10Bit112
L__I2CM1_Read_10Bit185:
;__Lib_I2C.c, 1028 :: 		
;__Lib_I2C.c, 1036 :: 		
L_I2CM1_Read_10Bit112:
;__Lib_I2C.c, 1038 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x1804	0x003005EF  JMP	L_I2CM1_Read_10Bit110
L_I2CM1_Read_10Bit111:
;__Lib_I2C.c, 1041 :: 		
0x1808	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x180C	0x44214010  ADD.L	R2, R2, #1
0x1810	0xA8210000  LDI.B	R2, R2, #0
0x1814	0x44214024  AND.L	R2, R2, #2
0x1818	0x59E14002  CMP.B	R2, #0
0x181C	0x00280612  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit114
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 1043 :: 		
; retVal start address is: 0 (R0)
0x1820	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 1045 :: 		
0x1824	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1828	0x4410C010  ADD.L	R1, R1, #1
0x182C	0xA8108000  LDI.B	R1, R1, #0
0x1830	0x4410C104  AND.L	R1, R1, #16
0x1834	0x59E0C002  CMP.B	R1, #0
0x1838	0x00280611  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit186
;__Lib_I2C.c, 1047 :: 		
0x183C	0x64000002  LDK.L	R0, #2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 1048 :: 		
0x1840	0x00300611  JMP	L_I2CM1_Read_10Bit115
L__I2CM1_Read_10Bit186:
;__Lib_I2C.c, 1045 :: 		
;__Lib_I2C.c, 1048 :: 		
L_I2CM1_Read_10Bit115:
;__Lib_I2C.c, 1049 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1844	0x00300617  JMP	L_I2CM1_Read_10Bit116
L_I2CM1_Read_10Bit114:
;__Lib_I2C.c, 1052 :: 		
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1848	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x184C	0x44214020  ADD.L	R2, R2, #2
0x1850	0xA8210000  LDI.B	R2, R2, #0
0x1854	0xB0010000  STI.B	R0, #0, R2
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
0x1858	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 1053 :: 		
L_I2CM1_Read_10Bit116:
;__Lib_I2C.c, 1055 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 1056 :: 		
L_end_I2CM1_Read_10Bit:
0x185C	0xA0000000  RETURN	
; end of _I2CM1_Read_10Bit
_I2CM1_Read_Bytes:
;__Lib_I2C.c, 1073 :: 		
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
;__Lib_I2C.c, 1080 :: 		
; retVal start address is: 16 (R4)
0x187C	0x64400000  LDK.L	R4, #0
;__Lib_I2C.c, 1081 :: 		
; numBytesReceived start address is: 12 (R3)
0x1880	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 1082 :: 		
; timeout start address is: 20 (R5)
0x1884	0xC4500050  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 1084 :: 		
0x1888	0x5BE0C012  CMP.S	R1, #1
0x188C	0x00200626  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes117
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
;__Lib_I2C.c, 1086 :: 		
; bufferIn end address is: 0 (R0)
0x1890	0x0034045D  CALL	_I2CM1_Read+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 1087 :: 		
; retVal end address is: 0 (R0)
0x1894	0x003006CB  JMP	L_I2CM1_Read_Bytes118
L_I2CM1_Read_Bytes117:
;__Lib_I2C.c, 1088 :: 		
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
; timeout start address is: 20 (R5)
; retVal start address is: 16 (R4)
0x1898	0x5BE0C012  CMP.S	R1, #1
0x189C	0x01A006CA  JMPC	R30, A, #0, L__I2CM1_Read_Bytes193
;__Lib_I2C.c, 1091 :: 		
0x18A0	0xC020004E  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x18A4	0x59E14012  CMP.B	R2, #1
0x18A8	0x00200649  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes188
;__Lib_I2C.c, 1093 :: 		
0x18AC	0xC4700054  LDA.L	R7, __Lib_I2C_i2cm_base+0
0x18B0	0xA8238000  LDI.B	R2, R7, #0
; slaveAddress start address is: 8 (R2)
;__Lib_I2C.c, 1097 :: 		
0x18B4	0x64600009  LDK.L	R6, #9
0x18B8	0xB0730000  STI.B	R7, #0, R6
;__Lib_I2C.c, 1098 :: 		
0x18BC	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x18C0	0x44634010  ADD.L	R6, R6, #1
0x18C4	0x64700011  LDK.L	R7, #17
0x18C8	0xB0638000  STI.B	R6, #0, R7
; slaveAddress end address is: 8 (R2)
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1101 :: 		
L_I2CM1_Read_Bytes121:
; slaveAddress start address is: 8 (R2)
; timeout start address is: 20 (R5)
; numBytesReceived start address is: 12 (R3)
; retVal start address is: 16 (R4)
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x18CC	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x18D0	0x44634010  ADD.L	R6, R6, #1
0x18D4	0xA8630000  LDI.B	R6, R6, #0
0x18D8	0x44634014  AND.L	R6, R6, #1
0x18DC	0x59E34002  CMP.B	R6, #0
0x18E0	0x00280646  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes122
;__Lib_I2C.c, 1103 :: 		
0x18E4	0xC4600050  LDA.L	R6, __Lib_I2C__I2CM_TIMEOUT+0
0x18E8	0x5DE34002  CMP.L	R6, #0
0x18EC	0x00280645  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes187
;__Lib_I2C.c, 1105 :: 		
0x18F0	0x5DE2C002  CMP.L	R5, #0
0x18F4	0x00200643  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes124
; slaveAddress end address is: 8 (R2)
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1107 :: 		
0x18F8	0x64000006  LDK.L	R0, #6
0x18FC	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1900	0x08340060  CALLI	R6
;__Lib_I2C.c, 1108 :: 		
0x1904	0x64000001  LDK.L	R0, #1
0x1908	0x003006CB  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1109 :: 		
L_I2CM1_Read_Bytes124:
;__Lib_I2C.c, 1110 :: 		
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
; timeout start address is: 20 (R5)
; retVal start address is: 16 (R4)
; slaveAddress start address is: 8 (R2)
0x190C	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 1111 :: 		
0x1910	0x00300645  JMP	L_I2CM1_Read_Bytes123
L__I2CM1_Read_Bytes187:
;__Lib_I2C.c, 1103 :: 		
;__Lib_I2C.c, 1111 :: 		
L_I2CM1_Read_Bytes123:
;__Lib_I2C.c, 1112 :: 		
; timeout start address is: 20 (R5)
0x1914	0x00300633  JMP	L_I2CM1_Read_Bytes121
L_I2CM1_Read_Bytes122:
;__Lib_I2C.c, 1115 :: 		
0x1918	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x191C	0xB0610000  STI.B	R6, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1116 :: 		
0x1920	0x00300649  JMP	L_I2CM1_Read_Bytes120
L__I2CM1_Read_Bytes188:
;__Lib_I2C.c, 1091 :: 		
;__Lib_I2C.c, 1116 :: 		
L_I2CM1_Read_Bytes120:
;__Lib_I2C.c, 1119 :: 		
; timeout start address is: 20 (R5)
; numBytesReceived start address is: 12 (R3)
; retVal start address is: 16 (R4)
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x1924	0xC4600054  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1928	0xA8230000  LDI.B	R2, R6, #0
0x192C	0x44214015  OR.L	R2, R2, #1
0x1930	0xB0610000  STI.B	R6, #0, R2
;__Lib_I2C.c, 1124 :: 		
0x1934	0xC020004E  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1938	0x59E14002  CMP.B	R2, #0
0x193C	0x00200665  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes190
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
0x1940	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 1126 :: 		
L_I2CM1_Read_Bytes126:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 8 (R2)
; numBytesReceived start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x1944	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1948	0x44424010  ADD.L	R4, R4, #1
0x194C	0xA8420000  LDI.B	R4, R4, #0
0x1950	0x44424404  AND.L	R4, R4, #64
0x1954	0x59E24002  CMP.B	R4, #0
0x1958	0x00280664  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes127
;__Lib_I2C.c, 1128 :: 		
0x195C	0xC4400050  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x1960	0x5DE24002  CMP.L	R4, #0
0x1964	0x00280663  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes189
;__Lib_I2C.c, 1130 :: 		
0x1968	0x5DE2C002  CMP.L	R5, #0
0x196C	0x00200661  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes129
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1132 :: 		
0x1970	0x64000006  LDK.L	R0, #6
0x1974	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1978	0x08340060  CALLI	R6
;__Lib_I2C.c, 1133 :: 		
0x197C	0x64000001  LDK.L	R0, #1
0x1980	0x003006CB  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1134 :: 		
L_I2CM1_Read_Bytes129:
;__Lib_I2C.c, 1135 :: 		
; retVal start address is: 8 (R2)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
; timeout start address is: 20 (R5)
0x1984	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 1136 :: 		
0x1988	0x00300663  JMP	L_I2CM1_Read_Bytes128
L__I2CM1_Read_Bytes189:
;__Lib_I2C.c, 1128 :: 		
;__Lib_I2C.c, 1136 :: 		
L_I2CM1_Read_Bytes128:
;__Lib_I2C.c, 1137 :: 		
; timeout start address is: 20 (R5)
0x198C	0x00300651  JMP	L_I2CM1_Read_Bytes126
L_I2CM1_Read_Bytes127:
;__Lib_I2C.c, 1138 :: 		
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
0x1990	0x00300666  JMP	L_I2CM1_Read_Bytes125
; timeout end address is: 20 (R5)
L__I2CM1_Read_Bytes190:
;__Lib_I2C.c, 1124 :: 		
0x1994	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 1138 :: 		
L_I2CM1_Read_Bytes125:
;__Lib_I2C.c, 1141 :: 		
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 8 (R2)
; numBytesReceived start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x1998	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x199C	0x44624010  ADD.L	R6, R4, #1
0x19A0	0x6440000B  LDK.L	R4, #11
0x19A4	0xB0620000  STI.B	R6, #0, R4
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
0x19A8	0x4442C000  MOVE.L	R4, R5
;__Lib_I2C.c, 1142 :: 		
L_I2CM1_Read_Bytes130:
;__Lib_I2C.c, 1145 :: 		
; timeout start address is: 16 (R4)
; numBytesReceived start address is: 12 (R3)
; retVal start address is: 8 (R2)
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
L_I2CM1_Read_Bytes132:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 8 (R2)
; numBytesReceived start address is: 12 (R3)
; timeout start address is: 16 (R4)
0x19AC	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x19B0	0x4452C010  ADD.L	R5, R5, #1
0x19B4	0xA8528000  LDI.B	R5, R5, #0
0x19B8	0x4452C014  AND.L	R5, R5, #1
0x19BC	0x59E2C002  CMP.B	R5, #0
0x19C0	0x0028067E  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes133
;__Lib_I2C.c, 1147 :: 		
0x19C4	0xC4500050  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
0x19C8	0x5DE2C002  CMP.L	R5, #0
0x19CC	0x0028067D  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes191
;__Lib_I2C.c, 1149 :: 		
0x19D0	0x5DE24002  CMP.L	R4, #0
0x19D4	0x0020067B  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes135
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1151 :: 		
0x19D8	0x64000006  LDK.L	R0, #6
0x19DC	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x19E0	0x08340060  CALLI	R6
;__Lib_I2C.c, 1152 :: 		
0x19E4	0x64000001  LDK.L	R0, #1
0x19E8	0x003006CB  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1153 :: 		
L_I2CM1_Read_Bytes135:
;__Lib_I2C.c, 1154 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
0x19EC	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 1155 :: 		
0x19F0	0x0030067D  JMP	L_I2CM1_Read_Bytes134
L__I2CM1_Read_Bytes191:
;__Lib_I2C.c, 1147 :: 		
;__Lib_I2C.c, 1155 :: 		
L_I2CM1_Read_Bytes134:
;__Lib_I2C.c, 1156 :: 		
; timeout start address is: 16 (R4)
0x19F4	0x0030066B  JMP	L_I2CM1_Read_Bytes132
L_I2CM1_Read_Bytes133:
;__Lib_I2C.c, 1159 :: 		
0x19F8	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x19FC	0x4452C010  ADD.L	R5, R5, #1
0x1A00	0xA8528000  LDI.B	R5, R5, #0
0x1A04	0x4452C024  AND.L	R5, R5, #2
0x1A08	0x59E2C002  CMP.B	R5, #0
0x1A0C	0x00280693  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes136
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1161 :: 		
; retVal start address is: 4 (R1)
0x1A10	0x64100001  LDK.L	R1, #1
;__Lib_I2C.c, 1162 :: 		
0x1A14	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1A18	0x44004010  ADD.L	R0, R0, #1
0x1A1C	0xA8000000  LDI.B	R0, R0, #0
0x1A20	0x44004104  AND.L	R0, R0, #16
0x1A24	0x59E04002  CMP.B	R0, #0
0x1A28	0x0028068D  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes137
;__Lib_I2C.c, 1164 :: 		
0x1A2C	0x64100002  LDK.L	R1, #2
;__Lib_I2C.c, 1165 :: 		
0x1A30	0x00300691  JMP	L_I2CM1_Read_Bytes138
L_I2CM1_Read_Bytes137:
;__Lib_I2C.c, 1169 :: 		
0x1A34	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1A38	0x44004010  ADD.L	R0, R0, #1
0x1A3C	0x64200004  LDK.L	R2, #4
0x1A40	0xB0010000  STI.B	R0, #0, R2
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 1170 :: 		
L_I2CM1_Read_Bytes138:
;__Lib_I2C.c, 1171 :: 		
; retVal start address is: 4 (R1)
0x1A44	0x4400D00D  BEXTU.L	R0, R1, #256
; retVal end address is: 4 (R1)
0x1A48	0x003006C9  JMP	L_I2CM1_Read_Bytes131
;__Lib_I2C.c, 1172 :: 		
L_I2CM1_Read_Bytes136:
;__Lib_I2C.c, 1176 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
0x1A4C	0x44600030  ADD.L	R6, R0, R3
0x1A50	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1A54	0x4452C020  ADD.L	R5, R5, #2
0x1A58	0xA8528000  LDI.B	R5, R5, #0
0x1A5C	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 1177 :: 		
0x1A60	0x4451C010  ADD.L	R5, R3, #1
0x1A64	0x4432C00D  BEXTU.L	R3, R5, #0
;__Lib_I2C.c, 1179 :: 		
0x1A68	0x4460C012  SUB.L	R6, R1, #1
0x1A6C	0x5BE28062  CMP.S	R5, R6
0x1A70	0x002006C4  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes139
; numBytesToReceive end address is: 4 (R1)
;__Lib_I2C.c, 1182 :: 		
0x1A74	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1A78	0x4410C010  ADD.L	R1, R1, #1
0x1A7C	0x64500005  LDK.L	R5, #5
0x1A80	0xB0128000  STI.B	R1, #0, R5
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
0x1A84	0x4411C00D  BEXTU.L	R1, R3, #0
;__Lib_I2C.c, 1185 :: 		
L_I2CM1_Read_Bytes140:
; numBytesReceived start address is: 4 (R1)
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; bufferIn start address is: 0 (R0)
0x1A88	0xC4300054  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1A8C	0x4431C010  ADD.L	R3, R3, #1
0x1A90	0xA8318000  LDI.B	R3, R3, #0
0x1A94	0x4431C014  AND.L	R3, R3, #1
0x1A98	0x59E1C002  CMP.B	R3, #0
0x1A9C	0x002806B5  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes141
;__Lib_I2C.c, 1187 :: 		
0x1AA0	0xC4300050  LDA.L	R3, __Lib_I2C__I2CM_TIMEOUT+0
0x1AA4	0x5DE1C002  CMP.L	R3, #0
0x1AA8	0x002806B4  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes192
;__Lib_I2C.c, 1189 :: 		
0x1AAC	0x5DE24002  CMP.L	R4, #0
0x1AB0	0x002006B2  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes143
; numBytesReceived end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1191 :: 		
0x1AB4	0x64000006  LDK.L	R0, #6
0x1AB8	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1ABC	0x08340060  CALLI	R6
;__Lib_I2C.c, 1192 :: 		
0x1AC0	0x64000001  LDK.L	R0, #1
0x1AC4	0x003006CB  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1193 :: 		
L_I2CM1_Read_Bytes143:
;__Lib_I2C.c, 1194 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 4 (R1)
0x1AC8	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 1195 :: 		
0x1ACC	0x003006B4  JMP	L_I2CM1_Read_Bytes142
L__I2CM1_Read_Bytes192:
;__Lib_I2C.c, 1187 :: 		
;__Lib_I2C.c, 1195 :: 		
L_I2CM1_Read_Bytes142:
;__Lib_I2C.c, 1196 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x1AD0	0x003006A2  JMP	L_I2CM1_Read_Bytes140
L_I2CM1_Read_Bytes141:
;__Lib_I2C.c, 1199 :: 		
0x1AD4	0xC4300054  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1AD8	0x4431C010  ADD.L	R3, R3, #1
0x1ADC	0xA8318000  LDI.B	R3, R3, #0
0x1AE0	0x4431C014  AND.L	R3, R3, #1
0x1AE4	0x59E1C002  CMP.B	R3, #0
0x1AE8	0x002806BD  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes144
; numBytesReceived end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1201 :: 		
0x1AEC	0x64200001  LDK.L	R2, #1
;__Lib_I2C.c, 1202 :: 		
0x1AF0	0x003006C2  JMP	L_I2CM1_Read_Bytes145
L_I2CM1_Read_Bytes144:
;__Lib_I2C.c, 1203 :: 		
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 4 (R1)
0x1AF4	0x44300010  ADD.L	R3, R0, R1
; numBytesReceived end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x1AF8	0xC4000054  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1AFC	0x44004020  ADD.L	R0, R0, #2
0x1B00	0xA8000000  LDI.B	R0, R0, #0
0x1B04	0xB0300000  STI.B	R3, #0, R0
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1204 :: 		
L_I2CM1_Read_Bytes145:
;__Lib_I2C.c, 1206 :: 		
; retVal start address is: 8 (R2)
0x1B08	0x4401500D  BEXTU.L	R0, R2, #256
0x1B0C	0x003006C9  JMP	L_I2CM1_Read_Bytes131
;__Lib_I2C.c, 1207 :: 		
L_I2CM1_Read_Bytes139:
;__Lib_I2C.c, 1211 :: 		
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
0x1B10	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1B14	0x4462C010  ADD.L	R6, R5, #1
0x1B18	0x64500009  LDK.L	R5, #9
0x1B1C	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 1213 :: 		
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
0x1B20	0x0030066B  JMP	L_I2CM1_Read_Bytes130
L_I2CM1_Read_Bytes131:
;__Lib_I2C.c, 1214 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1B24	0x003006CB  JMP	L_I2CM1_Read_Bytes119
L__I2CM1_Read_Bytes193:
;__Lib_I2C.c, 1088 :: 		
0x1B28	0x4402500D  BEXTU.L	R0, R4, #256
;__Lib_I2C.c, 1214 :: 		
L_I2CM1_Read_Bytes119:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Read_Bytes118:
;__Lib_I2C.c, 1215 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 1216 :: 		
L_end_I2CM1_Read_Bytes:
0x1B2C	0xA0000000  RETURN	
; end of _I2CM1_Read_Bytes
_I2CM1_Read:
;__Lib_I2C.c, 817 :: 		
; dataIn start address is: 0 (R0)
; dataIn end address is: 0 (R0)
; dataIn start address is: 0 (R0)
;__Lib_I2C.c, 823 :: 		
; retVal start address is: 8 (R2)
0x1174	0x64200000  LDK.L	R2, #0
;__Lib_I2C.c, 824 :: 		
; timeout start address is: 12 (R3)
0x1178	0xC4300050  LDA.L	R3, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 826 :: 		
0x117C	0xC010004E  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x1180	0x59E0C012  CMP.B	R1, #1
0x1184	0x00200480  JMPC	R30, Z, #0, L__I2CM1_Read175
;__Lib_I2C.c, 828 :: 		
0x1188	0xC4500054  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x118C	0xA8128000  LDI.B	R1, R5, #0
; slaveAddress start address is: 4 (R1)
;__Lib_I2C.c, 832 :: 		
0x1190	0x64400009  LDK.L	R4, #9
0x1194	0xB0520000  STI.B	R5, #0, R4
;__Lib_I2C.c, 833 :: 		
0x1198	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x119C	0x44424010  ADD.L	R4, R4, #1
0x11A0	0x64500011  LDK.L	R5, #17
0x11A4	0xB0428000  STI.B	R4, #0, R5
; slaveAddress end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 836 :: 		
L_I2CM1_Read80:
; slaveAddress start address is: 4 (R1)
; timeout start address is: 12 (R3)
; retVal start address is: 8 (R2)
; dataIn start address is: 0 (R0)
0x11A8	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x11AC	0x44424010  ADD.L	R4, R4, #1
0x11B0	0xA8420000  LDI.B	R4, R4, #0
0x11B4	0x44424014  AND.L	R4, R4, #1
0x11B8	0x59E24002  CMP.B	R4, #0
0x11BC	0x0028047D  JMPC	R30, Z, #1, L_I2CM1_Read81
;__Lib_I2C.c, 838 :: 		
0x11C0	0xC4400050  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x11C4	0x5DE24002  CMP.L	R4, #0
0x11C8	0x0028047C  JMPC	R30, Z, #1, L__I2CM1_Read174
;__Lib_I2C.c, 840 :: 		
0x11CC	0x5DE1C002  CMP.L	R3, #0
0x11D0	0x0020047A  JMPC	R30, Z, #0, L_I2CM1_Read83
; slaveAddress end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 842 :: 		
0x11D4	0x64000002  LDK.L	R0, #2
0x11D8	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x11DC	0x08340060  CALLI	R6
;__Lib_I2C.c, 843 :: 		
0x11E0	0x64000001  LDK.L	R0, #1
0x11E4	0x003004CA  JMP	L_end_I2CM1_Read
;__Lib_I2C.c, 844 :: 		
L_I2CM1_Read83:
;__Lib_I2C.c, 845 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 8 (R2)
; dataIn start address is: 0 (R0)
; slaveAddress start address is: 4 (R1)
0x11E8	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 846 :: 		
0x11EC	0x0030047C  JMP	L_I2CM1_Read82
L__I2CM1_Read174:
;__Lib_I2C.c, 838 :: 		
;__Lib_I2C.c, 846 :: 		
L_I2CM1_Read82:
;__Lib_I2C.c, 847 :: 		
; timeout start address is: 12 (R3)
0x11F0	0x0030046A  JMP	L_I2CM1_Read80
L_I2CM1_Read81:
;__Lib_I2C.c, 850 :: 		
0x11F4	0xC4400054  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x11F8	0xB0408000  STI.B	R4, #0, R1
; slaveAddress end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 851 :: 		
0x11FC	0x00300480  JMP	L_I2CM1_Read79
L__I2CM1_Read175:
;__Lib_I2C.c, 826 :: 		
;__Lib_I2C.c, 851 :: 		
L_I2CM1_Read79:
;__Lib_I2C.c, 854 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 8 (R2)
; dataIn start address is: 0 (R0)
0x1200	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1204	0xA8408000  LDI.B	R4, R1, #0
0x1208	0x44424015  OR.L	R4, R4, #1
0x120C	0xB0120000  STI.B	R1, #0, R4
;__Lib_I2C.c, 859 :: 		
0x1210	0xC010004E  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x1214	0x59E0C002  CMP.B	R1, #0
0x1218	0x0020049D  JMPC	R30, Z, #0, L__I2CM1_Read177
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
0x121C	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 861 :: 		
L_I2CM1_Read85:
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 12 (R3)
0x1220	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1224	0x44214010  ADD.L	R2, R2, #1
0x1228	0xA8210000  LDI.B	R2, R2, #0
0x122C	0x44214404  AND.L	R2, R2, #64
0x1230	0x59E14002  CMP.B	R2, #0
0x1234	0x0028049B  JMPC	R30, Z, #1, L_I2CM1_Read86
;__Lib_I2C.c, 863 :: 		
0x1238	0xC4200050  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x123C	0x5DE14002  CMP.L	R2, #0
0x1240	0x0028049A  JMPC	R30, Z, #1, L__I2CM1_Read176
;__Lib_I2C.c, 865 :: 		
0x1244	0x5DE1C002  CMP.L	R3, #0
0x1248	0x00200498  JMPC	R30, Z, #0, L_I2CM1_Read88
; retVal end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 867 :: 		
0x124C	0x64000002  LDK.L	R0, #2
0x1250	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1254	0x08340060  CALLI	R6
;__Lib_I2C.c, 868 :: 		
0x1258	0x64000001  LDK.L	R0, #1
0x125C	0x003004CA  JMP	L_end_I2CM1_Read
;__Lib_I2C.c, 869 :: 		
L_I2CM1_Read88:
;__Lib_I2C.c, 870 :: 		
; timeout start address is: 12 (R3)
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
0x1260	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 871 :: 		
0x1264	0x0030049A  JMP	L_I2CM1_Read87
L__I2CM1_Read176:
;__Lib_I2C.c, 863 :: 		
;__Lib_I2C.c, 871 :: 		
L_I2CM1_Read87:
;__Lib_I2C.c, 872 :: 		
; timeout start address is: 12 (R3)
0x1268	0x00300488  JMP	L_I2CM1_Read85
L_I2CM1_Read86:
;__Lib_I2C.c, 873 :: 		
; dataIn end address is: 0 (R0)
; timeout end address is: 12 (R3)
0x126C	0x4420D00D  BEXTU.L	R2, R1, #256
0x1270	0x0030049D  JMP	L_I2CM1_Read84
; retVal end address is: 4 (R1)
L__I2CM1_Read177:
;__Lib_I2C.c, 859 :: 		
;__Lib_I2C.c, 873 :: 		
L_I2CM1_Read84:
;__Lib_I2C.c, 876 :: 		
; dataIn start address is: 0 (R0)
; retVal start address is: 8 (R2)
; timeout start address is: 12 (R3)
0x1274	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1278	0x4440C010  ADD.L	R4, R1, #1
0x127C	0x64100007  LDK.L	R1, #7
0x1280	0xB0408000  STI.B	R4, #0, R1
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
0x1284	0x44104000  MOVE.L	R1, R0
0x1288	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_I2C.c, 879 :: 		
L_I2CM1_Read89:
; timeout start address is: 12 (R3)
; retVal start address is: 0 (R0)
; dataIn start address is: 4 (R1)
0x128C	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1290	0x44214010  ADD.L	R2, R2, #1
0x1294	0xA8210000  LDI.B	R2, R2, #0
0x1298	0x44214014  AND.L	R2, R2, #1
0x129C	0x59E14002  CMP.B	R2, #0
0x12A0	0x002804B6  JMPC	R30, Z, #1, L_I2CM1_Read90
;__Lib_I2C.c, 881 :: 		
0x12A4	0xC4200050  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x12A8	0x5DE14002  CMP.L	R2, #0
0x12AC	0x002804B5  JMPC	R30, Z, #1, L__I2CM1_Read178
;__Lib_I2C.c, 883 :: 		
0x12B0	0x5DE1C002  CMP.L	R3, #0
0x12B4	0x002004B3  JMPC	R30, Z, #0, L_I2CM1_Read92
; dataIn end address is: 4 (R1)
; timeout end address is: 12 (R3)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 885 :: 		
0x12B8	0x64000002  LDK.L	R0, #2
0x12BC	0xC4600170  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x12C0	0x08340060  CALLI	R6
;__Lib_I2C.c, 886 :: 		
0x12C4	0x64000001  LDK.L	R0, #1
0x12C8	0x003004CA  JMP	L_end_I2CM1_Read
;__Lib_I2C.c, 887 :: 		
L_I2CM1_Read92:
;__Lib_I2C.c, 888 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 12 (R3)
; dataIn start address is: 4 (R1)
0x12CC	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 889 :: 		
0x12D0	0x003004B5  JMP	L_I2CM1_Read91
L__I2CM1_Read178:
;__Lib_I2C.c, 881 :: 		
;__Lib_I2C.c, 889 :: 		
L_I2CM1_Read91:
;__Lib_I2C.c, 891 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x12D4	0x003004A3  JMP	L_I2CM1_Read89
L_I2CM1_Read90:
;__Lib_I2C.c, 894 :: 		
0x12D8	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x12DC	0x44214010  ADD.L	R2, R2, #1
0x12E0	0xA8210000  LDI.B	R2, R2, #0
0x12E4	0x44214024  AND.L	R2, R2, #2
0x12E8	0x59E14002  CMP.B	R2, #0
0x12EC	0x002804C6  JMPC	R30, Z, #1, L_I2CM1_Read93
; dataIn end address is: 4 (R1)
;__Lib_I2C.c, 896 :: 		
0x12F0	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 898 :: 		
0x12F4	0xC4100054  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x12F8	0x4410C010  ADD.L	R1, R1, #1
0x12FC	0xA8108000  LDI.B	R1, R1, #0
0x1300	0x4410C104  AND.L	R1, R1, #16
0x1304	0x59E0C002  CMP.B	R1, #0
0x1308	0x002804C5  JMPC	R30, Z, #1, L__I2CM1_Read179
;__Lib_I2C.c, 900 :: 		
0x130C	0x64000002  LDK.L	R0, #2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 901 :: 		
0x1310	0x003004C5  JMP	L_I2CM1_Read94
L__I2CM1_Read179:
;__Lib_I2C.c, 898 :: 		
;__Lib_I2C.c, 901 :: 		
L_I2CM1_Read94:
;__Lib_I2C.c, 902 :: 		
; retVal start address is: 0 (R0)
0x1314	0x003004CA  JMP	L_I2CM1_Read95
L_I2CM1_Read93:
;__Lib_I2C.c, 905 :: 		
; dataIn start address is: 4 (R1)
0x1318	0xC4200054  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x131C	0x44214020  ADD.L	R2, R2, #2
0x1320	0xA8210000  LDI.B	R2, R2, #0
0x1324	0xB0110000  STI.B	R1, #0, R2
; dataIn end address is: 4 (R1)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 906 :: 		
L_I2CM1_Read95:
;__Lib_I2C.c, 907 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 908 :: 		
L_end_I2CM1_Read:
0x1328	0xA0000000  RETURN	
; end of _I2CM1_Read
_Delay_100ms:
;__Lib_Delays.c, 68 :: 		void Delay_100ms() {
;__Lib_Delays.c, 69 :: 		Delay_ms(100);
0x2CE8	0x6DC00B40  LPM.L	R28, $+24
0x2CEC	0x44004000  NOP	
L_Delay_100ms22:
0x2CF0	0x45CE4012  SUB.L	R28, R28, #1
0x2CF4	0x5DEE4002  CMP.L	R28, #0
0x2CF8	0x00200B3C  JMPC	R30, Z, #0, L_Delay_100ms22
0x2CFC	0x00300B41  JMP	$+8
0x2D00	0x0032DCD3  	#3333331
0x2D04	0x44004000  NOP	
0x2D08	0x44004000  NOP	
;__Lib_Delays.c, 70 :: 		}
L_end_Delay_100ms:
0x2D0C	0xA0000000  RETURN	
; end of _Delay_100ms
_applicationTask:
;Click_3D_Hall_3_FT90x.c, 58 :: 		void applicationTask( )
;Click_3D_Hall_3_FT90x.c, 60 :: 		c3dhall3_readXYZ( &axes_xyz[0] );
0x3490	0x64000110  LDK.L	R0, #_axes_xyz+0
0x3494	0x00340C33  CALL	_c3dhall3_readXYZ+0
;Click_3D_Hall_3_FT90x.c, 62 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0x3498	0x64000041  LDK.L	R0, #?lstr3_Click_3D_Hall_3_FT90x+0
0x349C	0x64100001  LDK.L	R1, #1
0x34A0	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 63 :: 		IntToStr( axes_xyz[0], text );
0x34A4	0xC2000110  LDA.S	R0, _axes_xyz+0
0x34A8	0x4400400C  BEXTS.L	R0, R0, #0
0x34AC	0x64100116  LDK.L	R1, #_text+0
0x34B0	0x00340CC2  CALL	_IntToStr+0
;Click_3D_Hall_3_FT90x.c, 64 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x34B4	0x64100001  LDK.L	R1, #1
0x34B8	0x64000116  LDK.L	R0, #_text+0
0x34BC	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 65 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0x34C0	0x64000045  LDK.L	R0, #?lstr4_Click_3D_Hall_3_FT90x+0
0x34C4	0x64100001  LDK.L	R1, #1
0x34C8	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 66 :: 		IntToStr( axes_xyz[1], text );
0x34CC	0xC2000112  LDA.S	R0, _axes_xyz+2
0x34D0	0x4400400C  BEXTS.L	R0, R0, #0
0x34D4	0x64100116  LDK.L	R1, #_text+0
0x34D8	0x00340CC2  CALL	_IntToStr+0
;Click_3D_Hall_3_FT90x.c, 67 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x34DC	0x64100001  LDK.L	R1, #1
0x34E0	0x64000116  LDK.L	R0, #_text+0
0x34E4	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 68 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0x34E8	0x64000049  LDK.L	R0, #?lstr5_Click_3D_Hall_3_FT90x+0
0x34EC	0x64100001  LDK.L	R1, #1
0x34F0	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 69 :: 		IntToStr( axes_xyz[2], text );
0x34F4	0xC2000114  LDA.S	R0, _axes_xyz+4
0x34F8	0x4400400C  BEXTS.L	R0, R0, #0
0x34FC	0x64100116  LDK.L	R1, #_text+0
0x3500	0x00340CC2  CALL	_IntToStr+0
;Click_3D_Hall_3_FT90x.c, 70 :: 		mikrobus_logWrite( text, _LOG_LINE );
0x3504	0x64100002  LDK.L	R1, #2
0x3508	0x64000116  LDK.L	R0, #_text+0
0x350C	0x00340C7F  CALL	_mikrobus_logWrite+0
;Click_3D_Hall_3_FT90x.c, 72 :: 		Delay_ms(100);
0x3510	0x6DC00D4A  LPM.L	R28, $+24
0x3514	0x44004000  NOP	
L_applicationTask4:
0x3518	0x45CE4012  SUB.L	R28, R28, #1
0x351C	0x5DEE4002  CMP.L	R28, #0
0x3520	0x00200D46  JMPC	R30, Z, #0, L_applicationTask4
0x3524	0x00300D4B  JMP	$+8
0x3528	0x0032DCD3  	#3333331
0x352C	0x44004000  NOP	
0x3530	0x44004000  NOP	
;Click_3D_Hall_3_FT90x.c, 73 :: 		}
L_end_applicationTask:
0x3534	0xA0000000  RETURN	
; end of _applicationTask
_c3dhall3_readXYZ:
;__c3dhall3_Driver.c, 261 :: 		void c3dhall3_readXYZ( int16_t *OUT_XYZ )
; OUT_XYZ start address is: 0 (R0)
0x30CC	0x95D0000C  LINK	LR, #12
; OUT_XYZ end address is: 0 (R0)
; OUT_XYZ start address is: 0 (R0)
;__c3dhall3_Driver.c, 265 :: 		c3dhall3_readRegisters( _C3DHALL3_OUTX_L, auxBuffer, 6 );
0x30D0	0x441FC040  ADD.L	R1, SP, #4
0x30D4	0xB5F00000  STI.L	SP, #0, R0
0x30D8	0x64200006  LDK.L	R2, #6
0x30DC	0x64000068  LDK.L	R0, #104
0x30E0	0x00340B44  CALL	_c3dhall3_readRegisters+0
0x30E4	0xAC0F8000  LDI.L	R0, SP, #0
;__c3dhall3_Driver.c, 267 :: 		OUT_XYZ[0] = auxBuffer[1];
0x30E8	0x443FC040  ADD.L	R3, SP, #4
0x30EC	0x4411C010  ADD.L	R1, R3, #1
0x30F0	0xA8108000  LDI.B	R1, R1, #0
0x30F4	0xB2008000  STI.S	R0, #0, R1
;__c3dhall3_Driver.c, 268 :: 		OUT_XYZ[0] <<= 8;
0x30F8	0xAA100000  LDI.S	R1, R0, #0
0x30FC	0x4410C00C  BEXTS.L	R1, R1, #0
0x3100	0x4410C088  ASHL.L	R1, R1, #8
0x3104	0xB2008000  STI.S	R0, #0, R1
;__c3dhall3_Driver.c, 269 :: 		OUT_XYZ[0] |= auxBuffer[0];
0x3108	0xA8218000  LDI.B	R2, R3, #0
0x310C	0xAA100000  LDI.S	R1, R0, #0
0x3110	0x4410C00C  BEXTS.L	R1, R1, #0
0x3114	0x44108025  OR.L	R1, R1, R2
0x3118	0xB2008000  STI.S	R0, #0, R1
;__c3dhall3_Driver.c, 271 :: 		OUT_XYZ[1] = auxBuffer[3];
0x311C	0x44104020  ADD.L	R1, R0, #2
0x3120	0x4421C030  ADD.L	R2, R3, #3
0x3124	0xA8210000  LDI.B	R2, R2, #0
0x3128	0xB2110000  STI.S	R1, #0, R2
;__c3dhall3_Driver.c, 272 :: 		OUT_XYZ[1] <<= 8;
0x312C	0x44204020  ADD.L	R2, R0, #2
0x3130	0xAA110000  LDI.S	R1, R2, #0
0x3134	0x4410C00C  BEXTS.L	R1, R1, #0
0x3138	0x4410C088  ASHL.L	R1, R1, #8
0x313C	0xB2208000  STI.S	R2, #0, R1
;__c3dhall3_Driver.c, 273 :: 		OUT_XYZ[1] |= auxBuffer[2];
0x3140	0x44104020  ADD.L	R1, R0, #2
0x3144	0x4421C020  ADD.L	R2, R3, #2
0x3148	0xA8410000  LDI.B	R4, R2, #0
0x314C	0xAA208000  LDI.S	R2, R1, #0
0x3150	0x4421400C  BEXTS.L	R2, R2, #0
0x3154	0x44210045  OR.L	R2, R2, R4
0x3158	0xB2110000  STI.S	R1, #0, R2
;__c3dhall3_Driver.c, 275 :: 		OUT_XYZ[2] = auxBuffer[5];
0x315C	0x44204040  ADD.L	R2, R0, #4
0x3160	0x4411C050  ADD.L	R1, R3, #5
0x3164	0xA8108000  LDI.B	R1, R1, #0
0x3168	0xB2208000  STI.S	R2, #0, R1
;__c3dhall3_Driver.c, 276 :: 		OUT_XYZ[2] <<= 8;
0x316C	0x44104040  ADD.L	R1, R0, #4
0x3170	0xAA208000  LDI.S	R2, R1, #0
0x3174	0x4421400C  BEXTS.L	R2, R2, #0
0x3178	0x44214088  ASHL.L	R2, R2, #8
0x317C	0xB2110000  STI.S	R1, #0, R2
;__c3dhall3_Driver.c, 277 :: 		OUT_XYZ[2] |= auxBuffer[4];
0x3180	0x44104040  ADD.L	R1, R0, #4
; OUT_XYZ end address is: 0 (R0)
0x3184	0x4401C040  ADD.L	R0, R3, #4
0x3188	0xA8000000  LDI.B	R0, R0, #0
0x318C	0xAA208000  LDI.S	R2, R1, #0
0x3190	0x4421400C  BEXTS.L	R2, R2, #0
0x3194	0x44010005  OR.L	R0, R2, R0
0x3198	0xB2100000  STI.S	R1, #0, R0
;__c3dhall3_Driver.c, 278 :: 		}
L_end_c3dhall3_readXYZ:
0x319C	0x99D00000  UNLINK	LR
0x31A0	0xA0000000  RETURN	
; end of _c3dhall3_readXYZ
_c3dhall3_readRegisters:
;__c3dhall3_Driver.c, 137 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerAddress start address is: 0 (R0)
0x2D10	0x95D0000C  LINK	LR, #12
0x2D14	0xB5F08004  STI.L	SP, #4, R1
0x2D18	0xB1F10008  STI.B	SP, #8, R2
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;__c3dhall3_Driver.c, 139 :: 		if (c3dhall3_communicationType == 0)
0x2D1C	0xC010004F  LDA.B	R1, __c3dhall3_Driver_c3dhall3_communicationType+0
0x2D20	0x59E0C002  CMP.B	R1, #0
0x2D24	0x00200B62  JMPC	R30, Z, #0, L_c3dhall3_readRegisters10
;__c3dhall3_Driver.c, 145 :: 		spi_auxBufferIn[0] = registerAddress;
0x2D28	0x441FC000  ADD.L	R1, SP, #0
0x2D2C	0xB0100000  STI.B	R1, #0, R0
; registerAddress end address is: 0 (R0)
;__c3dhall3_Driver.c, 146 :: 		spi_auxBufferIn[0] |= 0x80;
0x2D30	0xA8008000  LDI.B	R0, R1, #0
0x2D34	0x44004805  OR.L	R0, R0, #128
0x2D38	0xB0100000  STI.B	R1, #0, R0
;__c3dhall3_Driver.c, 148 :: 		hal_gpio_rstSet(1);
0x2D3C	0x64000001  LDK.L	R0, #1
0x2D40	0xC460014C  LDA.L	R6, __c3dhall3_Driver_hal_gpio_rstSet+0
0x2D44	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 149 :: 		hal_gpio_csSet(0);
0x2D48	0x64000000  LDK.L	R0, #0
0x2D4C	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x2D50	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 150 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0x2D54	0x440FC000  ADD.L	R0, SP, #0
0x2D58	0x64100001  LDK.L	R1, #1
0x2D5C	0x003408FE  CALL	__c3dhall3_Driver_hal_spiWrite+0
;__c3dhall3_Driver.c, 151 :: 		hal_gpio_rstSet(0);
0x2D60	0x64000000  LDK.L	R0, #0
0x2D64	0xC460014C  LDA.L	R6, __c3dhall3_Driver_hal_gpio_rstSet+0
0x2D68	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 152 :: 		hal_spiRead( registerBuffer, nRegisters );
0x2D6C	0xA81F8008  LDI.B	R1, SP, #8
0x2D70	0xAC0F8004  LDI.L	R0, SP, #4
0x2D74	0x00340930  CALL	__c3dhall3_Driver_hal_spiRead+0
;__c3dhall3_Driver.c, 153 :: 		hal_gpio_csSet(1);
0x2D78	0x64000001  LDK.L	R0, #1
0x2D7C	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x2D80	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 155 :: 		}
0x2D84	0x00300B76  JMP	L_c3dhall3_readRegisters11
L_c3dhall3_readRegisters10:
;__c3dhall3_Driver.c, 156 :: 		else if (c3dhall3_communicationType == 1)
; registerAddress start address is: 0 (R0)
0x2D88	0xC010004F  LDA.B	R1, __c3dhall3_Driver_c3dhall3_communicationType+0
0x2D8C	0x59E0C012  CMP.B	R1, #1
0x2D90	0x00200B76  JMPC	R30, Z, #0, L_c3dhall3_readRegisters12
;__c3dhall3_Driver.c, 160 :: 		i2c_regAddr = registerAddress;
0x2D94	0xB1F00001  STI.B	SP, #1, R0
;__c3dhall3_Driver.c, 161 :: 		i2c_regAddr |= 0x80;
0x2D98	0x44104805  OR.L	R1, R0, #128
; registerAddress end address is: 0 (R0)
0x2D9C	0xB1F08001  STI.B	SP, #1, R1
;__c3dhall3_Driver.c, 163 :: 		hal_gpio_csSet(1);
0x2DA0	0x64000001  LDK.L	R0, #1
0x2DA4	0xC4600150  LDA.L	R6, __c3dhall3_Driver_hal_gpio_csSet+0
0x2DA8	0x08340060  CALLI	R6
;__c3dhall3_Driver.c, 165 :: 		hal_i2cStart( );
0x2DAC	0x003408FA  CALL	__c3dhall3_Driver_hal_i2cStart+0
;__c3dhall3_Driver.c, 166 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0x2DB0	0x441FC010  ADD.L	R1, SP, #1
0x2DB4	0xC0000154  LDA.B	R0, __c3dhall3_Driver__slaveAddress+0
0x2DB8	0x64300001  LDK.L	R3, #1
0x2DBC	0x64200001  LDK.L	R2, #1
0x2DC0	0x003408DD  CALL	__c3dhall3_Driver_hal_i2cWrite+0
;__c3dhall3_Driver.c, 167 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0x2DC4	0xC0000154  LDA.B	R0, __c3dhall3_Driver__slaveAddress+0
0x2DC8	0x64300000  LDK.L	R3, #0
0x2DCC	0xA82F8008  LDI.B	R2, SP, #8
0x2DD0	0xAC1F8004  LDI.L	R1, SP, #4
0x2DD4	0x00340913  CALL	__c3dhall3_Driver_hal_i2cRead+0
;__c3dhall3_Driver.c, 168 :: 		}
L_c3dhall3_readRegisters12:
L_c3dhall3_readRegisters11:
;__c3dhall3_Driver.c, 169 :: 		}
L_end_c3dhall3_readRegisters:
0x2DD8	0x99D00000  UNLINK	LR
0x2DDC	0xA0000000  RETURN	
; end of _c3dhall3_readRegisters
__c3dhall3_Driver_hal_spiRead:
;__hal_ft90x.c, 47 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x24C0	0x95D00008  LINK	LR, #8
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 4 (R1)
;__hal_ft90x.c, 49 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 8 (R2)
0x24C4	0x44204000  MOVE.L	R2, R0
; pBuf end address is: 0 (R0)
; ptr end address is: 8 (R2)
;__hal_ft90x.c, 50 :: 		while( nBytes-- )
L___c3dhall3_Driver_hal_spiRead2:
; ptr start address is: 8 (R2)
; nBytes start address is: 4 (R1)
0x24C8	0x4430C00D  BEXTU.L	R3, R1, #0
0x24CC	0x4400C012  SUB.L	R0, R1, #1
0x24D0	0x4410400D  BEXTU.L	R1, R0, #0
; nBytes end address is: 4 (R1)
0x24D4	0x5BE1C002  CMP.S	R3, #0
0x24D8	0x00280941  JMPC	R30, Z, #1, L___c3dhall3_Driver_hal_spiRead3
; nBytes end address is: 4 (R1)
;__hal_ft90x.c, 51 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
; nBytes start address is: 4 (R1)
0x24DC	0xB3F08000  STI.S	SP, #0, R1
0x24E0	0xB5F10004  STI.L	SP, #4, R2
0x24E4	0x64000000  LDK.L	R0, #0
0x24E8	0xC460016C  LDA.L	R6, __c3dhall3_Driver_fp_spiRead+0
0x24EC	0x08340060  CALLI	R6
0x24F0	0xAC2F8004  LDI.L	R2, SP, #4
0x24F4	0xAA1F8000  LDI.S	R1, SP, #0
0x24F8	0xB0200000  STI.B	R2, #0, R0
0x24FC	0x44214010  ADD.L	R2, R2, #1
; nBytes end address is: 4 (R1)
; ptr end address is: 8 (R2)
0x2500	0x00300932  JMP	L___c3dhall3_Driver_hal_spiRead2
L___c3dhall3_Driver_hal_spiRead3:
;__hal_ft90x.c, 52 :: 		}
L_end_hal_spiRead:
0x2504	0x99D00000  UNLINK	LR
0x2508	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_spiRead
_SPIM1_Read:
;__Lib_SPI.c, 414 :: 		
0x1860	0x95D00004  LINK	LR, #4
0x1864	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 416 :: 		
0x1868	0x441FC000  ADD.L	R1, SP, #0
0x186C	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x1870	0x003406CC  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 417 :: 		
L_end_SPIM1_Read:
0x1874	0x99D00000  UNLINK	LR
0x1878	0xA0000000  RETURN	
; end of _SPIM1_Read
__c3dhall3_Driver_hal_i2cRead:
;__hal_ft90x.c, 118 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x244C	0x95D00010  LINK	LR, #16
0x2450	0xB3F10008  STI.S	SP, #8, R2
0x2454	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 120 :: 		int res = 0;
0x2458	0x64200000  LDK.L	R2, #0
0x245C	0xB3F10004  STI.S	SP, #4, R2
;__hal_ft90x.c, 121 :: 		uint8_t *ptr = pBuf;
0x2460	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 122 :: 		if( startF ) {
0x2464	0xC010004D  LDA.B	R1, __c3dhall3_Driver_startF+0
0x2468	0x59E0C002  CMP.B	R1, #0
0x246C	0x00280920  JMPC	R30, Z, #1, L___c3dhall3_Driver_hal_i2cRead8
;__hal_ft90x.c, 123 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x2470	0xC460015C  LDA.L	R6, __c3dhall3_Driver_fp_i2cStart+0
0x2474	0x08340060  CALLI	R6
;__hal_ft90x.c, 124 :: 		startF = 0;
0x2478	0x64000000  LDK.L	R0, #0
0x247C	0xB800004D  STA.B	__c3dhall3_Driver_startF+0, R0
;__hal_ft90x.c, 125 :: 		}
L___c3dhall3_Driver_hal_i2cRead8:
;__hal_ft90x.c, 126 :: 		res |= fp_i2cRead(ptr, nBytes);
0x2480	0xAA1F8008  LDI.S	R1, SP, #8
0x2484	0xAC0F8000  LDI.L	R0, SP, #0
0x2488	0xC4600164  LDA.L	R6, __c3dhall3_Driver_fp_i2cRead+0
0x248C	0x08340060  CALLI	R6
0x2490	0xAA1F8004  LDI.S	R1, SP, #4
0x2494	0x4410C00C  BEXTS.L	R1, R1, #0
0x2498	0x44008005  OR.L	R0, R1, R0
0x249C	0xB3F00004  STI.S	SP, #4, R0
;__hal_ft90x.c, 127 :: 		if( endMode == END_MODE_RESTART ) {
0x24A0	0xA80F800C  LDI.B	R0, SP, #12
0x24A4	0x59E04012  CMP.B	R0, #1
0x24A8	0x0020092D  JMPC	R30, Z, #0, L___c3dhall3_Driver_hal_i2cRead9
;__hal_ft90x.c, 128 :: 		startF = 1;
0x24AC	0x64000001  LDK.L	R0, #1
0x24B0	0xB800004D  STA.B	__c3dhall3_Driver_startF+0, R0
;__hal_ft90x.c, 129 :: 		}
L___c3dhall3_Driver_hal_i2cRead9:
;__hal_ft90x.c, 130 :: 		return res;
0x24B4	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 131 :: 		}
L_end_hal_i2cRead:
0x24B8	0x99D00000  UNLINK	LR
0x24BC	0xA0000000  RETURN	
; end of __c3dhall3_Driver_hal_i2cRead
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x3308	0x4450C000  MOVE.L	R5, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 20 (R5)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 24 (R6)
0x330C	0x64600000  LDK.L	R6, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 4 (R1)
0x3310	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_Conversions.c, 219 :: 		
0x3314	0x5BE04002  CMP.S	R0, #0
0x3318	0x01280CCD  JMPC	R30, GTE, #1, L__IntToStr113
; inword end address is: 4 (R1)
; negative end address is: 24 (R6)
;__Lib_Conversions.c, 220 :: 		
; negative start address is: 4 (R1)
0x331C	0x64100001  LDK.L	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x3320	0x64200000  LDK.L	R2, #0
0x3324	0x44010002  SUB.L	R0, R2, R0
0x3328	0x4400400D  BEXTU.L	R0, R0, #0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x332C	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_Conversions.c, 222 :: 		
0x3330	0x00300CCE  JMP	L_IntToStr37
L__IntToStr113:
;__Lib_Conversions.c, 219 :: 		
0x3334	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 24 (R6)
0x3338	0x4412C000  MOVE.L	R1, R5
; inword end address is: 0 (R0)
0x333C	0x00340B1B  CALL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x3340	0x64100006  LDK.L	R1, #6
; negative end address is: 24 (R6)
; i end address is: 4 (R1)
; output end address is: 20 (R5)
0x3344	0x4403400D  BEXTU.L	R0, R6, #0
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 20 (R5)
0x3348	0x5BE0C002  CMP.S	R1, #0
0x334C	0x01A00CDD  JMPC	R30, A, #0, L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x3350	0x44228010  ADD.L	R2, R5, R1
0x3354	0x4430C012  SUB.L	R3, R1, #1
0x3358	0x4431C00D  BEXTU.L	R3, R3, #0
0x335C	0x44328030  ADD.L	R3, R5, R3
0x3360	0xA8318000  LDI.B	R3, R3, #0
0x3364	0xB0218000  STI.B	R2, #0, R3
;__Lib_Conversions.c, 228 :: 		
0x3368	0x4410C012  SUB.L	R1, R1, #1
0x336C	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x3370	0x00300CD2  JMP	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x3374	0x64100020  LDK.L	R1, #32
0x3378	0xB0508000  STI.B	R5, #0, R1
;__Lib_Conversions.c, 231 :: 		
0x337C	0x5BE04002  CMP.S	R0, #0
0x3380	0x00280CEE  JMPC	R30, Z, #1, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x3384	0x64000000  LDK.L	R0, #0
; output end address is: 20 (R5)
; i end address is: 0 (R0)
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 0 (R0)
; output start address is: 20 (R5)
0x3388	0x44128000  ADD.L	R1, R5, R0
0x338C	0xA8108000  LDI.B	R1, R1, #0
0x3390	0x59E0C202  CMP.B	R1, #32
0x3394	0x00200CE9  JMPC	R30, Z, #0, L_IntToStr42
0x3398	0x44004010  ADD.L	R0, R0, #1
0x339C	0x4400400D  BEXTU.L	R0, R0, #0
0x33A0	0x00300CE2  JMP	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x33A4	0x44104012  SUB.L	R1, R0, #1
0x33A8	0x4410C00D  BEXTU.L	R1, R1, #0
; i end address is: 0 (R0)
;__Lib_Conversions.c, 235 :: 		
0x33AC	0x44028010  ADD.L	R0, R5, R1
; output end address is: 20 (R5)
0x33B0	0x6410002D  LDK.L	R1, #45
0x33B4	0xB0008000  STI.B	R0, #0, R1
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x33B8	0xA0000000  RETURN	
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 8 (R2)
0x2C6C	0x64200000  LDK.L	R2, #0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; len end address is: 8 (R2)
0x2C70	0x4431500D  BEXTU.L	R3, R2, #256
L_WordToStr11:
; len start address is: 12 (R3)
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2C74	0x59E1C052  CMP.B	R3, #5
0x2C78	0x00600B26  JMPC	R30, C, #0, L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x2C7C	0x44208030  ADD.L	R2, R1, R3
0x2C80	0x64400020  LDK.L	R4, #32
0x2C84	0xB0220000  STI.B	R2, #0, R4
;__Lib_Conversions.c, 119 :: 		
0x2C88	0x4421C010  ADD.L	R2, R3, #1
0x2C8C	0x4421500D  BEXTU.L	R2, R2, #256
; len end address is: 12 (R3)
; len start address is: 8 (R2)
;__Lib_Conversions.c, 120 :: 		
; len end address is: 8 (R2)
0x2C90	0x4431500D  BEXTU.L	R3, R2, #256
0x2C94	0x00300B1D  JMP	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
; len start address is: 12 (R3)
0x2C98	0x44408030  ADD.L	R4, R1, R3
0x2C9C	0x64200000  LDK.L	R2, #0
0x2CA0	0xB0410000  STI.B	R4, #0, R2
0x2CA4	0x4421C012  SUB.L	R2, R3, #1
0x2CA8	0x4431500D  BEXTU.L	R3, R2, #256
; len end address is: 12 (R3)
; output end address is: 4 (R1)
0x2CAC	0x4421D00D  BEXTU.L	R2, R3, #256
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 8 (R2)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
0x2CB0	0x44308020  ADD.L	R3, R1, R2
0x2CB4	0xF44040A1  UMOD.L	R4, R0, #10
0x2CB8	0x4442400D  BEXTU.L	R4, R4, #0
0x2CBC	0x44424300  ADD.L	R4, R4, #48
0x2CC0	0xB0320000  STI.B	R3, #0, R4
;__Lib_Conversions.c, 125 :: 		
0x2CC4	0xF43040A0  UDIV.L	R3, R0, #10
0x2CC8	0x4401C00D  BEXTU.L	R0, R3, #0
; input end address is: 0 (R0)
;__Lib_Conversions.c, 126 :: 		
0x2CCC	0x5BE1C002  CMP.S	R3, #0
0x2CD0	0x00200B36  JMPC	R30, Z, #0, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; len end address is: 8 (R2)
;__Lib_Conversions.c, 127 :: 		
0x2CD4	0x00300B39  JMP	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 8 (R2)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
0x2CD8	0x44214012  SUB.L	R2, R2, #1
0x2CDC	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; len end address is: 8 (R2)
0x2CE0	0x00300B2C  JMP	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x2CE4	0xA0000000  RETURN	
; end of _WordToStr
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x3618	0x6C000D89  LPM.L	R0, $+12
0x361C	0xBC000194  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x3620	0xA0000000  RETURN	
0x3624	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x3610	0x00300D84  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x3614	0xA0000000  RETURN	
; end of ___GenExcept
0x37CC	0x65B00004  LDK.L	R27, #4
0x37D0	0x65A0004F  LDK.L	R26, #79
0x37D4	0x65C0376C  LDK.L	R28, #14188
0x37D8	0x00340D5E  CALL	___CC2DB
0x37DC	0x65B00050  LDK.L	R27, #80
0x37E0	0x65A00110  LDK.L	R26, #272
0x37E4	0x65C0364C  LDK.L	R28, #13900
0x37E8	0x00340D5E  CALL	___CC2DB
0x37EC	0xA0000000  RETURN	
0x37F0	0x64000004  LDK.L	R0, #4
0x37F4	0x64100000  LDK.L	R1, #0
0x37F8	0xF000DA47  MEMSET.B	R0, R1, #420
0x37FC	0xA0000000  RETURN	
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C__I2CM_TIMEOUT [4]
0x364C	0x00000000 ;?ICS__Lib_I2C__I2CM_TIMEOUT+0
; end of ?ICS__Lib_I2C__I2CM_TIMEOUT
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_i2cm_base [4]
0x3650	0x00010300 ;?ICS__Lib_I2C_i2cm_base+0
; end of ?ICS__Lib_I2C_i2cm_base
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x3654	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x3658	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x365C	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x3660	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x3664	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x3668	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x366C	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x3670	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x3674	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x3678	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x367C	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x3680	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x3684	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x3688	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x368C	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x3690	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x3694	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x3698	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x369C	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x36A0	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x36A4	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x36A8	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x36AC	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x36B0	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x36B4	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x36B8	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x36BC	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x36C0	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x36C4	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x36C8	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x36CC	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x36D0	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x36D4	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x36D8	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x36DC	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x36E0	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x36E4	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x36E8	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x36EC	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x36F0	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x36F4	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x36F8	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x36FC	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x3700	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x3704	0x00000058 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x3708	0x000000B0 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x370C	0x00002878 ;__MIKROBUS1_GPIO+0
0x3710	0x00002818 ;__MIKROBUS1_GPIO+4
0x3714	0x00002804 ;__MIKROBUS1_GPIO+8
0x3718	0x0000282C ;__MIKROBUS1_GPIO+12
0x371C	0x00002840 ;__MIKROBUS1_GPIO+16
0x3720	0x00002324 ;__MIKROBUS1_GPIO+20
0x3724	0x00002310 ;__MIKROBUS1_GPIO+24
0x3728	0x000022FC ;__MIKROBUS1_GPIO+28
0x372C	0x00002360 ;__MIKROBUS1_GPIO+32
0x3730	0x0000234C ;__MIKROBUS1_GPIO+36
0x3734	0x00002338 ;__MIKROBUS1_GPIO+40
0x3738	0x00002284 ;__MIKROBUS1_GPIO+44
0x373C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x3740	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x3744	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x3748	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x374C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x3750	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x3754	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x3758	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x375C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x3760	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x3764	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x3768	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_7 [74]
; Containing: ?ICS?lstr1_Click_3D_Hall_3_FT90x [29]
;             ?ICS?lstr2_Click_3D_Hall_3_FT90x [32]
;             ?ICS?lstr3_Click_3D_Hall_3_FT90x [4]
;             ?ICS?lstr4_Click_3D_Hall_3_FT90x [4]
;             ?ICS?lstr5_Click_3D_Hall_3_FT90x [4]
;             ?ICS__c3dhall3_Driver_startF [1]
0x376C	0x2E2E2020 ;_initBlock_7+0 : ?ICS?lstr1_Click_3D_Hall_3_FT90x at 0x376C
0x3770	0x7973202E ;_initBlock_7+4
0x3774	0x6D657473 ;_initBlock_7+8
0x3778	0x696E6920 ;_initBlock_7+12
0x377C	0x6F642074 ;_initBlock_7+16
0x3780	0x2E20656E ;_initBlock_7+20
0x3784	0x20202E2E ;_initBlock_7+24
0x3788	0x2E2E2E00 ;_initBlock_7+28 : ?ICS?lstr2_Click_3D_Hall_3_FT90x at 0x3789
0x378C	0x70706120 ;_initBlock_7+32
0x3790	0x6163696C ;_initBlock_7+36
0x3794	0x6E6F6974 ;_initBlock_7+40
0x3798	0x696E6920 ;_initBlock_7+44
0x379C	0x6F642074 ;_initBlock_7+48
0x37A0	0x2E20656E ;_initBlock_7+52
0x37A4	0x20202E2E ;_initBlock_7+56
0x37A8	0x3A582000 ;_initBlock_7+60 : ?ICS?lstr3_Click_3D_Hall_3_FT90x at 0x37A9
0x37AC	0x3A592000 ;_initBlock_7+64 : ?ICS?lstr4_Click_3D_Hall_3_FT90x at 0x37AD
0x37B0	0x3A5A2000 ;_initBlock_7+68 : ?ICS?lstr5_Click_3D_Hall_3_FT90x at 0x37B1
0x37B4	0x0000 ;_initBlock_7+72 : ?ICS__c3dhall3_Driver_startF at 0x37B5
; end of _initBlock_7
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_I2CM_highSpeedStatus [1]
0x37B6	0x00 ;?ICS__Lib_I2C_I2CM_highSpeedStatus+0
; end of ?ICS__Lib_I2C_I2CM_highSpeedStatus
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_I2C [12]
0x37B8	0x000027E0 ;__MIKROBUS1_I2C+0
0x37BC	0x00001BE8 ;__MIKROBUS1_I2C+4
0x37C0	0x0000187C ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_3D_Hall_3_FT90x.c,16 :: __C3DHALL3_I2C_CFG [8]
0x37C4	0x00000000 ;__C3DHALL3_I2C_CFG+0
0x37C8	0x00000000 ;__C3DHALL3_I2C_CFG+4
; end of __C3DHALL3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0278    [1232]    __Lib_UART_UARTX_Read_Reg550
0x0748     [112]    __Lib_UART_UARTx_Write_RegDLM
0x07B8     [476]    __Lib_UART_UARTx_Read_Reg
0x0994     [176]    __Lib_UART_UARTx_Write_ICR
0x0A44     [216]    __Lib_UART_UARTx_Set_Data_Bits
0x0B1C     [180]    __Lib_UART_UARTx_Set_Baud_Rate
0x0BD0      [16]    __Lib_UART_UARTx_Soft_Reset
0x0BE0     [332]    __Lib_UART_UARTx_Read_ICR
0x0D2C     [836]    __Lib_UART_UARTX_Write_Reg550
0x1070     [180]    __Lib_UART_UARTx_Sys_Init
0x1124      [80]    __Lib_UART_UARTx_Set_Stop_Bits
0x1174     [440]    _I2CM1_Read
0x132C     [428]    _I2CM1_Write
0x14D8      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x14FC     [272]    __Lib_UART_UARTx_Set_Polarity
0x160C     [596]    _I2CM1_Read_10Bit
0x1860      [28]    _SPIM1_Read
0x187C     [692]    _I2CM1_Read_Bytes
0x1B30     [100]    __Lib_SPI_SPIx_Read
0x1B94      [56]    __Lib_UART_UARTx_Write
0x1BCC      [28]    __Lib_SPI_SPIx_Enable_SS
0x1BE8     [768]    _I2CM1_Write_Bytes
0x1EE8      [20]    __Lib_SPI_SPIx_Disable_SS
0x1EFC      [60]    _Get_Peripheral_Clock_kHz
0x1F38      [96]    __Lib_I2C_I2CM1_Pad_Init
0x1F98     [500]    _GPIO_Config
0x218C     [248]    __Lib_UART_UARTx_Init_Advanced
0x2284      [20]    easyft90x_v7_FT900__setSDA_1
0x2298      [20]    easyft90x_v7_FT900__setAN_2
0x22AC      [20]    easyft90x_v7_FT900__setSCK_2
0x22C0      [20]    easyft90x_v7_FT900__setMISO_2
0x22D4      [20]    easyft90x_v7_FT900__setRST_2
0x22E8      [20]    easyft90x_v7_FT900__setCS_2
0x22FC      [20]    easyft90x_v7_FT900__setINT_1
0x2310      [20]    easyft90x_v7_FT900__setPWM_1
0x2324      [20]    easyft90x_v7_FT900__setMOSI_1
0x2338      [20]    easyft90x_v7_FT900__setSCL_1
0x234C      [20]    easyft90x_v7_FT900__setTX_1
0x2360      [20]    easyft90x_v7_FT900__setRX_1
0x2374     [116]    __c3dhall3_Driver_hal_i2cWrite
0x23E8      [16]    __c3dhall3_Driver_hal_i2cStart
0x23F8      [84]    __c3dhall3_Driver_hal_spiWrite
0x244C     [116]    __c3dhall3_Driver_hal_i2cRead
0x24C0      [76]    __c3dhall3_Driver_hal_spiRead
0x250C      [20]    _GPIO_Digital_Input
0x2520      [20]    easyft90x_v7_FT900__setSDA_2
0x2534      [20]    easyft90x_v7_FT900__setINT_2
0x2548      [20]    easyft90x_v7_FT900__setPWM_2
0x255C      [20]    easyft90x_v7_FT900__setMOSI_2
0x2570      [20]    easyft90x_v7_FT900__setSCL_2
0x2584      [20]    easyft90x_v7_FT900__setTX_2
0x2598      [20]    easyft90x_v7_FT900__setRX_2
0x25AC      [28]    _UART2_Init
0x25C8      [16]    _UART2_Write
0x25D8      [28]    _SPIM1_Write
0x25F4      [16]    _UART1_Write
0x2604     [448]    _I2CM1_Init
0x27C4      [28]    _UART1_Init
0x27E0      [20]    _I2CM1_Set_Slave_Address
0x27F4      [16]    _SPIM1_Enable_SS
0x2804      [20]    easyft90x_v7_FT900__setCS_1
0x2818      [20]    easyft90x_v7_FT900__setRST_1
0x282C      [20]    easyft90x_v7_FT900__setSCK_1
0x2840      [20]    easyft90x_v7_FT900__setMISO_1
0x2854      [20]    _GPIO_Digital_Output
0x2868      [16]    _SPIM1_Disable_SS
0x2878      [20]    easyft90x_v7_FT900__setAN_1
0x288C      [36]    easyft90x_v7_FT900__i2cInit_2
0x28B0     [300]    _c3dhall3_writeRegisters
0x29DC      [36]    easyft90x_v7_FT900__i2cInit_1
0x2A00     [600]    easyft90x_v7_FT900__gpioInit_1
0x2C58      [20]    easyft90x_v7_FT900__log_init1
0x2C6C     [124]    _WordToStr
0x2CE8      [40]    _Delay_100ms
0x2D10     [208]    _c3dhall3_readRegisters
0x2DE0      [20]    easyft90x_v7_FT900__log_initUart
0x2DF4      [20]    easyft90x_v7_FT900__log_init2
0x2E08     [600]    easyft90x_v7_FT900__gpioInit_2
0x3060      [28]    easyft90x_v7_FT900__log_write
0x307C      [44]    __c3dhall3_Driver_hal_gpioMap
0x30A8      [36]    __c3dhall3_Driver_hal_i2cMap
0x30CC     [216]    _c3dhall3_readXYZ
0x31A4      [88]    _c3dhall3_configuration
0x31FC     [196]    _mikrobus_logWrite
0x32C0      [72]    _mikrobus_i2cInit
0x3308     [180]    _IntToStr
0x33BC      [76]    _mikrobus_gpioInit
0x3408      [48]    _c3dhall3_i2cDriverInit
0x3438      [88]    _mikrobus_logInit
0x3490     [168]    _applicationTask
0x3538      [64]    _applicationInit
0x3578      [28]    ___CC2DB
0x3594     [124]    _systemInit
0x3610       [8]    ___GenExcept
0x3618      [16]    __Lib_System_InitialSetUpCLKPMC
0x3628      [36]    _main
0x37CC      [36]    _InitStaticLink
0x37F0      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [29]    ?lstr1_Click_3D_Hall_3_FT90x
0x0021      [32]    ?lstr2_Click_3D_Hall_3_FT90x
0x0041       [4]    ?lstr3_Click_3D_Hall_3_FT90x
0x0045       [4]    ?lstr4_Click_3D_Hall_3_FT90x
0x0049       [4]    ?lstr5_Click_3D_Hall_3_FT90x
0x004D       [1]    __c3dhall3_Driver_startF
0x004E       [1]    __Lib_I2C_I2CM_highSpeedStatus
0x004F       [1]    __c3dhall3_Driver_c3dhall3_communicationType
0x0050       [4]    __Lib_I2C__I2CM_TIMEOUT
0x0054       [4]    __Lib_I2C_i2cm_base
0x0058      [88]    __Lib_UART_UART1Struct
0x00B0      [88]    __Lib_UART_UART2Struct
0x0108       [4]    __Lib_UART_UART1
0x010C       [4]    __Lib_UART_UART2
0x0110       [6]    _axes_xyz
0x0116      [50]    _text
0x0148       [4]    _logger
0x014C       [4]    __c3dhall3_Driver_hal_gpio_rstSet
0x0150       [4]    __c3dhall3_Driver_hal_gpio_csSet
0x0154       [1]    __c3dhall3_Driver__slaveAddress
0x0158       [4]    __c3dhall3_Driver_fp_spiWrite
0x015C       [4]    __c3dhall3_Driver_fp_i2cStart
0x0160       [4]    __c3dhall3_Driver_fp_i2cWrite
0x0164       [4]    __c3dhall3_Driver_fp_i2cRead
0x0168       [4]    __c3dhall3_Driver_hal_gpio_intGet
0x016C       [4]    __c3dhall3_Driver_fp_spiRead
0x0170       [4]    _I2CM_Timeout_Ptr
0x0174       [4]    _I2CM_Soft_Reset_Ptr
0x0178       [4]    _I2CM_Set_Slave_Address_Ptr
0x017C       [4]    _I2CM_Write_Ptr
0x0180       [4]    _I2CM_Write_10Bit_Ptr
0x0184       [4]    _I2CM_Write_Bytes_Ptr
0x0188       [4]    _I2CM_Read_Ptr
0x018C       [4]    _I2CM_Read_10Bit_Ptr
0x0190       [4]    _I2CM_Read_Bytes_Ptr
0x0194       [4]    ___System_CLOCK_IN_KHZ
0x0198       [4]    _UART_Rd_Ptr
0x019C       [4]    _UART_Wr_Ptr
0x01A0       [4]    _UART_Rdy_Ptr
0x01A4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x364C       [4]    ?ICS__Lib_I2C__I2CM_TIMEOUT
0x3650       [4]    ?ICS__Lib_I2C_i2cm_base
0x3654      [88]    ?ICS__Lib_UART_UART1Struct
0x36AC      [88]    ?ICS__Lib_UART_UART2Struct
0x3704       [4]    ?ICS__Lib_UART_UART1
0x3708       [4]    ?ICS__Lib_UART_UART2
0x370C      [96]    __MIKROBUS1_GPIO
0x376C      [29]    ?ICS?lstr1_Click_3D_Hall_3_FT90x
0x3789      [32]    ?ICS?lstr2_Click_3D_Hall_3_FT90x
0x37A9       [4]    ?ICS?lstr3_Click_3D_Hall_3_FT90x
0x37AD       [4]    ?ICS?lstr4_Click_3D_Hall_3_FT90x
0x37B1       [4]    ?ICS?lstr5_Click_3D_Hall_3_FT90x
0x37B5       [1]    ?ICS__c3dhall3_Driver_startF
0x37B6       [1]    ?ICS__Lib_I2C_I2CM_highSpeedStatus
0x37B8      [12]    __MIKROBUS1_I2C
0x37C4       [8]    __C3DHALL3_I2C_CFG
