// Seed: 2708919416
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  assign id_1 = -1'b0;
  assign id_1 = -1'b0;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3
);
  logic [7:0][""][1 : -  1] id_5 = id_0;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
