Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Jan 14 13:34:11 2019
| Host             : NekoSaiKouNB running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.628        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.485        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.2         |
| Junction Temperature (C) | 43.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        7 |       --- |             --- |
| Slice Logic              |     0.016 |    19156 |       --- |             --- |
|   LUT as Logic           |     0.011 |     4427 |     53200 |            8.32 |
|   Register               |     0.002 |     9226 |    106400 |            8.67 |
|   LUT as Shift Register  |     0.002 |     1214 |     17400 |            6.98 |
|   CARRY4                 |     0.002 |      614 |     13300 |            4.62 |
|   LUT as Distributed RAM |    <0.001 |      160 |     17400 |            0.92 |
|   F7/F8 Muxes            |    <0.001 |       50 |     53200 |            0.09 |
|   Others                 |     0.000 |     1338 |       --- |             --- |
| Signals                  |     0.026 |    12752 |       --- |             --- |
| Block RAM                |     0.014 |      5.5 |       140 |            3.93 |
| MMCM                     |     0.122 |        1 |         4 |           25.00 |
| DSPs                     |     0.022 |       24 |       220 |           10.91 |
| I/O                      |     0.003 |       11 |       125 |            8.80 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.628 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.118 |       0.103 |      0.015 |
| Vccaux    |       1.800 |     0.083 |       0.068 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.676 |       0.647 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            41.7 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            50.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                             |     1.485 |
|   audio_i2c_scl_iobuf                                                                        |     0.000 |
|   audio_i2c_sda_iobuf                                                                        |     0.000 |
|   design_1_i                                                                                 |     1.481 |
|     average_0                                                                                |     0.002 |
|       inst                                                                                   |     0.002 |
|         average_v2_0_S00_AXI_inst                                                            |     0.002 |
|           ave                                                                                |     0.002 |
|     axi_iic_0                                                                                |     0.001 |
|       U0                                                                                     |     0.001 |
|         X_IIC                                                                                |     0.001 |
|           DYN_MASTER_I                                                                       |    <0.001 |
|           FILTER_I                                                                           |    <0.001 |
|             SCL_DEBOUNCE                                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS                                                              |    <0.001 |
|             SDA_DEBOUNCE                                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS                                                              |    <0.001 |
|           IIC_CONTROL_I                                                                      |    <0.001 |
|             BITCNT                                                                           |    <0.001 |
|             CLKCNT                                                                           |    <0.001 |
|             I2CDATA_REG                                                                      |    <0.001 |
|             I2CHEADER_REG                                                                    |    <0.001 |
|             SETUP_CNT                                                                        |    <0.001 |
|           READ_FIFO_I                                                                        |    <0.001 |
|           REG_INTERFACE_I                                                                    |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                  |    <0.001 |
|           WRITE_FIFO_I                                                                       |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                                  |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                 I_DECODER                                                                    |    <0.001 |
|             X_INTERRUPT_CONTROL                                                              |    <0.001 |
|             X_SOFT_RESET                                                                     |    <0.001 |
|     clk_wiz_0                                                                                |     0.122 |
|       inst                                                                                   |     0.122 |
|     i2s_receive_new_0                                                                        |    <0.001 |
|       inst                                                                                   |    <0.001 |
|     i2s_receive_new_FFT_0                                                                    |    <0.001 |
|       inst                                                                                   |    <0.001 |
|     i2s_transmit_new_0                                                                       |    <0.001 |
|       inst                                                                                   |    <0.001 |
|     magnitude_0                                                                              |     0.001 |
|       inst                                                                                   |     0.001 |
|     processing_system7_0                                                                     |     1.256 |
|       inst                                                                                   |     1.256 |
|     ps7_0_axi_periph                                                                         |     0.004 |
|       s00_couplers                                                                           |     0.004 |
|         auto_pc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |     0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       xbar                                                                                   |    <0.001 |
|         inst                                                                                 |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                           |    <0.001 |
|             addr_arbiter_inst                                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|             reg_slice_r                                                                      |    <0.001 |
|             splitter_ar                                                                      |    <0.001 |
|             splitter_aw                                                                      |    <0.001 |
|     rst_ps7_0_100M                                                                           |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     ws2812_0                                                                                 |     0.001 |
|       U0                                                                                     |     0.001 |
|         ws2812v1_0_S_AXI_inst                                                                |     0.001 |
|           led_array_reg_r1_0_63_0_0                                                          |    <0.001 |
|           led_array_reg_r1_0_63_10_10                                                        |    <0.001 |
|           led_array_reg_r1_0_63_11_11                                                        |    <0.001 |
|           led_array_reg_r1_0_63_12_12                                                        |    <0.001 |
|           led_array_reg_r1_0_63_13_13                                                        |    <0.001 |
|           led_array_reg_r1_0_63_14_14                                                        |    <0.001 |
|           led_array_reg_r1_0_63_15_15                                                        |    <0.001 |
|           led_array_reg_r1_0_63_16_16                                                        |    <0.001 |
|           led_array_reg_r1_0_63_17_17                                                        |    <0.001 |
|           led_array_reg_r1_0_63_18_18                                                        |    <0.001 |
|           led_array_reg_r1_0_63_19_19                                                        |    <0.001 |
|           led_array_reg_r1_0_63_1_1                                                          |    <0.001 |
|           led_array_reg_r1_0_63_20_20                                                        |    <0.001 |
|           led_array_reg_r1_0_63_21_21                                                        |    <0.001 |
|           led_array_reg_r1_0_63_22_22                                                        |    <0.001 |
|           led_array_reg_r1_0_63_23_23                                                        |    <0.001 |
|           led_array_reg_r1_0_63_24_24                                                        |    <0.001 |
|           led_array_reg_r1_0_63_25_25                                                        |    <0.001 |
|           led_array_reg_r1_0_63_26_26                                                        |    <0.001 |
|           led_array_reg_r1_0_63_27_27                                                        |    <0.001 |
|           led_array_reg_r1_0_63_28_28                                                        |    <0.001 |
|           led_array_reg_r1_0_63_29_29                                                        |    <0.001 |
|           led_array_reg_r1_0_63_2_2                                                          |    <0.001 |
|           led_array_reg_r1_0_63_30_30                                                        |    <0.001 |
|           led_array_reg_r1_0_63_31_31                                                        |    <0.001 |
|           led_array_reg_r1_0_63_3_3                                                          |    <0.001 |
|           led_array_reg_r1_0_63_4_4                                                          |    <0.001 |
|           led_array_reg_r1_0_63_5_5                                                          |    <0.001 |
|           led_array_reg_r1_0_63_6_6                                                          |    <0.001 |
|           led_array_reg_r1_0_63_7_7                                                          |    <0.001 |
|           led_array_reg_r1_0_63_8_8                                                          |    <0.001 |
|           led_array_reg_r1_0_63_9_9                                                          |    <0.001 |
|           led_array_reg_r2_0_63_0_0                                                          |    <0.001 |
|           led_array_reg_r2_0_63_10_10                                                        |    <0.001 |
|           led_array_reg_r2_0_63_11_11                                                        |    <0.001 |
|           led_array_reg_r2_0_63_12_12                                                        |    <0.001 |
|           led_array_reg_r2_0_63_13_13                                                        |    <0.001 |
|           led_array_reg_r2_0_63_14_14                                                        |    <0.001 |
|           led_array_reg_r2_0_63_15_15                                                        |    <0.001 |
|           led_array_reg_r2_0_63_16_16                                                        |    <0.001 |
|           led_array_reg_r2_0_63_17_17                                                        |    <0.001 |
|           led_array_reg_r2_0_63_18_18                                                        |    <0.001 |
|           led_array_reg_r2_0_63_19_19                                                        |    <0.001 |
|           led_array_reg_r2_0_63_1_1                                                          |    <0.001 |
|           led_array_reg_r2_0_63_20_20                                                        |    <0.001 |
|           led_array_reg_r2_0_63_21_21                                                        |    <0.001 |
|           led_array_reg_r2_0_63_22_22                                                        |    <0.001 |
|           led_array_reg_r2_0_63_23_23                                                        |    <0.001 |
|           led_array_reg_r2_0_63_24_24                                                        |    <0.001 |
|           led_array_reg_r2_0_63_25_25                                                        |    <0.001 |
|           led_array_reg_r2_0_63_26_26                                                        |    <0.001 |
|           led_array_reg_r2_0_63_27_27                                                        |    <0.001 |
|           led_array_reg_r2_0_63_28_28                                                        |    <0.001 |
|           led_array_reg_r2_0_63_29_29                                                        |    <0.001 |
|           led_array_reg_r2_0_63_2_2                                                          |    <0.001 |
|           led_array_reg_r2_0_63_30_30                                                        |    <0.001 |
|           led_array_reg_r2_0_63_31_31                                                        |    <0.001 |
|           led_array_reg_r2_0_63_3_3                                                          |    <0.001 |
|           led_array_reg_r2_0_63_4_4                                                          |    <0.001 |
|           led_array_reg_r2_0_63_5_5                                                          |    <0.001 |
|           led_array_reg_r2_0_63_6_6                                                          |    <0.001 |
|           led_array_reg_r2_0_63_7_7                                                          |    <0.001 |
|           led_array_reg_r2_0_63_8_8                                                          |    <0.001 |
|           led_array_reg_r2_0_63_9_9                                                          |    <0.001 |
|     xfft_0                                                                                   |     0.092 |
|       U0                                                                                     |     0.092 |
|         i_synth                                                                              |     0.092 |
|           axi_wrapper                                                                        |     0.002 |
|             config_channel_fifo                                                              |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_in_channel_fifo                                                             |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_out_channel                                                                 |    <0.001 |
|               gen_non_real_time.fifo                                                         |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|           xfft_inst                                                                          |     0.089 |
|             non_floating_point.arch_d.xfft_inst                                              |     0.089 |
|               DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               FLOW                                                                           |    <0.001 |
|                 proc0_counter                                                                |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|                 proc_cnt_start                                                               |    <0.001 |
|                 start_reg_delay                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|               has_bit_reverse.REG3                                                           |    <0.001 |
|               has_bit_reverse.delay_DV                                                       |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.delay_addr_r_MSB                                               |    <0.001 |
|               has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|               has_bit_reverse.delay_done_int                                                 |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.delay_reorder_write_addr                                       |    <0.001 |
|               has_bit_reverse.dig_rev_mem                                                    |     0.003 |
|                 blk_ram.use_bram_only.mem                                                    |     0.003 |
|               has_bit_reverse.dout_rev_we_delay                                              |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |    <0.001 |
|               has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               has_bit_reverse.pe_out_reg                                                     |    <0.001 |
|               has_bit_reverse.unshifted_read_addr.read_addr_delay                            |    <0.001 |
|               input_delay_re                                                                 |    <0.001 |
|               pe0_bf1_addr_gen                                                               |    <0.001 |
|               pe0_bf2_start_gen                                                              |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                               |     0.023 |
|                 FB_1.BF_1                                                                    |     0.005 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.004 |
|                     blk_ram.use_bram_only.mem                                                |     0.004 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 delay_addr_tw                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.009 |
|                   i_cmpy                                                                     |     0.009 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.009 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       dsp_preadder_3.reg_mult3_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.003 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                         use_fabric_adder.reg_c_high                                          |    <0.001 |
|                       mult2_preadder_d_plus_b.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.003 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                         use_fabric_adder.reg_c_high                                          |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |     0.001 |
|                     tw0.twgen0                                                               |     0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.007 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.004 |
|                     blk_ram.use_bram_only.mem                                                |     0.004 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                               |     0.021 |
|                 FB_1.BF_1                                                                    |     0.006 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.004 |
|                     blk_ram.use_bram_only.mem                                                |     0.004 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.009 |
|                   i_cmpy                                                                     |     0.009 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.009 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.003 |
|                         mult                                                                 |     0.003 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                         use_fabric_adder.reg_c_high                                          |    <0.001 |
|                       mult2_preadder_d_plus_b.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.003 |
|                         mult                                                                 |     0.003 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_0_0                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_10_10                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_11_11                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_12_12                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_13_13                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_14_14                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_15_15                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_1_1                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_2_2                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_3_3                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_4_4                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_5_5                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_6_6                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_7_7                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_8_8                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_9_9                              |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_0_0                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_10_10                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_11_11                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_12_12                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_13_13                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_14_14                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_15_15                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_1_1                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_2_2                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_3_3                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_4_4                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_5_5                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_6_6                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_7_7                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_8_8                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_9_9                             |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.004 |
|                   BTFLY0                                                                     |     0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                               |     0.018 |
|                 FB_1.BF_1                                                                    |     0.003 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.010 |
|                   i_cmpy                                                                     |     0.010 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.010 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.003 |
|                         mult                                                                 |     0.003 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                         use_fabric_adder.reg_c_high                                          |    <0.001 |
|                       mult2_preadder_d_plus_b.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.003 |
|                         mult                                                                 |     0.003 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[3].natural_order_input.PE                                               |     0.016 |
|                 FW_1.BF_1                                                                    |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.009 |
|                   i_cmpy                                                                     |     0.009 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.009 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.003 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                         use_fabric_adder.reg_c_high                                          |    <0.001 |
|                       mult2_preadder_d_plus_b.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.003 |
|                         mult                                                                 |     0.002 |
|                           use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay    |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay                |    <0.001 |
|                         use_fabric_adder.delay_lower_bits                                    |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[4].natural_order_input.PE                                               |     0.007 |
|                 FW_1.BF_1                                                                    |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay  |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|     xlconstant_0                                                                             |     0.000 |
+----------------------------------------------------------------------------------------------+-----------+


