
# Chapter 1 — Python Baseline Model

This chapter introduces the AITL (PID × FSM × LLM) control architecture implemented in Python.
It provides the foundation for RTL conversion in Chapter 2 and later ASIC workflow chapters.
