// Seed: 4101570262
module module_0;
  always_comb @* begin
    id_1 = 1;
  end
  assign id_2 = 1 & id_2;
  reg id_4;
  id_5 :
  assert property (@(1) id_2)
  else repeat (1 - id_3[1]) id_4 <= id_4;
  final $display(id_5);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = ~id_1;
  module_0();
  wire id_10 = id_8[1];
endmodule
