{"Source Block": ["oh/src/common/hdl/oh_clockdiv.v@32:42@HdlIdDef", "   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n   wire [1:0] clk0_sel;\n   \n   //###########################################\n   //# CHANGE DETECT (count 8 periods)\n   //###########################################\n\n"], "Clone Blocks": [["oh/src/common/hdl/oh_clockdiv.v@30:40", "   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n   wire [1:0] clk0_sel;\n   \n   //###########################################\n   //# CHANGE DETECT (count 8 periods)\n"], ["oh/src/common/hdl/oh_clockdiv.v@31:41", "   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n   wire [1:0] clk0_sel;\n   \n   //###########################################\n   //# CHANGE DETECT (count 8 periods)\n   //###########################################\n"], ["oh/src/common/hdl/oh_clockdiv.v@29:39", "   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n   wire [1:0] clk0_sel;\n   \n   //###########################################\n"], ["oh/src/common/hdl/oh_clockdiv.v@26:36", "    output \t clkstable    // clock is guaranteed to be stable\n    );\n\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n"], ["oh/src/common/hdl/oh_clockdiv.v@25:35", "    output \t clkfall1, // falling edge match \n    output \t clkstable    // clock is guaranteed to be stable\n    );\n\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n"], ["oh/src/common/hdl/oh_clockdiv.v@28:38", "\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n   wire [1:0] clk0_sel;\n   \n"], ["oh/src/common/hdl/oh_clockdiv.v@27:37", "    );\n\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n   wire      period_match;\n   wire [3:0] clk1_sel;\n   wire [1:0] clk0_sel;\n"]], "Diff Content": {"Delete": [], "Add": [[37, "   wire [1:0] clk0_sel_sh;\n"]]}}