`timescale 1ns / 1ps

module with_SSI(
    input a,b,c,d
    output f3,f2
    );
    
endmodule
