nohup: ignoring input


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows ibfcb4b395504673fa7a3c5ce50bbaa92  /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/2Dentropy
Extracting PTX file and ptxas options    1: 2Dentropy.1.sm_70.ptx -arch=sm_70
n different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/2Dentropy
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/2Dentropy
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/2Dentropy
Running md5sum using "md5sum /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/2Dentropy "
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/2Dentropy
Extracting specific PTX file named 2Dentropy.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_ : hostFun 0x0x401ced, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing 2Dentropy.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x100
GPGPU-Sim PTX: allocating shared region for "_ZZ29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_E5plogp" from 0x0 to 0x68 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_E3cnt" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_E5plogp" from 0x8000 to 0x8068 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file 2Dentropy.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from 2Dentropy.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_' : regs=22, lmem=0, smem=32872, cmem=376
GPGPU-Sim PTX: Kernel '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_' : regs=19, lmem=0, smem=104, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_ : hostFun 0x0x401c3f, fat_cubin_handle = 1
event update
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69d49c5c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69d49c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69d49c50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69d49c48..

GPGPU-Sim PTX: cudaLaunch for 0x0x401c3f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: reconvergence points for _Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (2Dentropy.1.sm_70.ptx:44) @%p1 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (2Dentropy.1.sm_70.ptx:344) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (2Dentropy.1.sm_70.ptx:53) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240 (2Dentropy.1.sm_70.ptx:121) setp.lt.u32 %p8, %r30, 384;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d0 (2Dentropy.1.sm_70.ptx:67) @%p3 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (2Dentropy.1.sm_70.ptx:113) st.shared.f32 [%r267], %f208;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (2Dentropy.1.sm_70.ptx:102) @%p5 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (2Dentropy.1.sm_70.ptx:108) setp.eq.f32 %p6, %f2, 0f00000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x238 (2Dentropy.1.sm_70.ptx:118) @%p7 bra $L__BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240 (2Dentropy.1.sm_70.ptx:121) setp.lt.u32 %p8, %r30, 384;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x248 (2Dentropy.1.sm_70.ptx:122) @%p8 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (2Dentropy.1.sm_70.ptx:344) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b8 (2Dentropy.1.sm_70.ptx:139) @%p9 bra $L__BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (2Dentropy.1.sm_70.ptx:185) st.shared.f32 [%r273], %f210;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c8 (2Dentropy.1.sm_70.ptx:174) @%p11 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (2Dentropy.1.sm_70.ptx:180) setp.eq.f32 %p12, %f9, 0f00000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (2Dentropy.1.sm_70.ptx:188) @%p13 bra $L__BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x558 (2Dentropy.1.sm_70.ptx:235) st.shared.f32 [%r273+512], %f212;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (2Dentropy.1.sm_70.ptx:224) @%p15 bra $L__BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (2Dentropy.1.sm_70.ptx:230) setp.eq.f32 %p16, %f16, 0f00000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x570 (2Dentropy.1.sm_70.ptx:238) @%p17 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (2Dentropy.1.sm_70.ptx:285) st.shared.f32 [%r273+1024], %f214;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x688 (2Dentropy.1.sm_70.ptx:274) @%p19 bra $L__BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a0 (2Dentropy.1.sm_70.ptx:280) setp.eq.f32 %p20, %f23, 0f00000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6d0 (2Dentropy.1.sm_70.ptx:288) @%p21 bra $L__BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x818 (2Dentropy.1.sm_70.ptx:335) add.s32 %r19, %r273, 2048;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7e8 (2Dentropy.1.sm_70.ptx:324) @%p23 bra $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x800 (2Dentropy.1.sm_70.ptx:330) setp.eq.f32 %p24, %f30, 0f00000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x848 (2Dentropy.1.sm_70.ptx:341) @%p25 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (2Dentropy.1.sm_70.ptx:344) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8b0 (2Dentropy.1.sm_70.ptx:356) @%p28 bra $L__BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b0 (2Dentropy.1.sm_70.ptx:808) ret;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x960 (2Dentropy.1.sm_70.ptx:379) @%p31 bra $L__BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (2Dentropy.1.sm_70.ptx:446) setp.lt.s32 %p45, %r68, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9a8 (2Dentropy.1.sm_70.ptx:389) @%p34 bra $L__BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (2Dentropy.1.sm_70.ptx:398) setp.lt.s32 %p35, %r72, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9f0 (2Dentropy.1.sm_70.ptx:401) @%p37 bra $L__BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (2Dentropy.1.sm_70.ptx:410) setp.lt.s32 %p38, %r72, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa28 (2Dentropy.1.sm_70.ptx:411) @%p38 bra $L__BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa58 (2Dentropy.1.sm_70.ptx:420) add.s32 %r96, %r72, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xa78 (2Dentropy.1.sm_70.ptx:424) @%p41 bra $L__BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (2Dentropy.1.sm_70.ptx:433) add.s32 %r101, %r72, 2;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xac8 (2Dentropy.1.sm_70.ptx:437) @%p44 bra $L__BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (2Dentropy.1.sm_70.ptx:446) setp.lt.s32 %p45, %r68, 1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xb10 (2Dentropy.1.sm_70.ptx:449) @%p47 bra $L__BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (2Dentropy.1.sm_70.ptx:517) setp.lt.s32 %p61, %r68, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xb60 (2Dentropy.1.sm_70.ptx:460) @%p50 bra $L__BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (2Dentropy.1.sm_70.ptx:469) setp.lt.s32 %p51, %r72, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xba8 (2Dentropy.1.sm_70.ptx:472) @%p53 bra $L__BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd8 (2Dentropy.1.sm_70.ptx:481) setp.lt.s32 %p54, %r72, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xbe0 (2Dentropy.1.sm_70.ptx:482) @%p54 bra $L__BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc10 (2Dentropy.1.sm_70.ptx:491) add.s32 %r129, %r72, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xc30 (2Dentropy.1.sm_70.ptx:495) @%p57 bra $L__BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc60 (2Dentropy.1.sm_70.ptx:504) add.s32 %r134, %r72, 2;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xc80 (2Dentropy.1.sm_70.ptx:508) @%p60 bra $L__BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (2Dentropy.1.sm_70.ptx:517) setp.lt.s32 %p61, %r68, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xcb8 (2Dentropy.1.sm_70.ptx:518) @%p61 bra $L__BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (2Dentropy.1.sm_70.ptx:585) add.s32 %r22, %r68, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xd00 (2Dentropy.1.sm_70.ptx:528) @%p64 bra $L__BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd30 (2Dentropy.1.sm_70.ptx:537) setp.lt.s32 %p65, %r72, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xd48 (2Dentropy.1.sm_70.ptx:540) @%p67 bra $L__BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (2Dentropy.1.sm_70.ptx:549) setp.lt.s32 %p68, %r72, 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xd80 (2Dentropy.1.sm_70.ptx:550) @%p68 bra $L__BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb0 (2Dentropy.1.sm_70.ptx:559) add.s32 %r161, %r72, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xdd0 (2Dentropy.1.sm_70.ptx:563) @%p71 bra $L__BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe00 (2Dentropy.1.sm_70.ptx:572) add.s32 %r166, %r72, 2;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xe20 (2Dentropy.1.sm_70.ptx:576) @%p74 bra $L__BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (2Dentropy.1.sm_70.ptx:585) add.s32 %r22, %r68, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xe70 (2Dentropy.1.sm_70.ptx:589) @%p77 bra $L__BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1008 (2Dentropy.1.sm_70.ptx:656) add.s32 %r23, %r68, 2;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xeb8 (2Dentropy.1.sm_70.ptx:599) @%p80 bra $L__BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (2Dentropy.1.sm_70.ptx:608) setp.lt.s32 %p81, %r72, 1;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xf00 (2Dentropy.1.sm_70.ptx:611) @%p83 bra $L__BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (2Dentropy.1.sm_70.ptx:620) setp.lt.s32 %p84, %r72, 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xf38 (2Dentropy.1.sm_70.ptx:621) @%p84 bra $L__BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (2Dentropy.1.sm_70.ptx:630) add.s32 %r189, %r72, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xf88 (2Dentropy.1.sm_70.ptx:634) @%p87 bra $L__BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (2Dentropy.1.sm_70.ptx:643) add.s32 %r194, %r72, 2;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xfd8 (2Dentropy.1.sm_70.ptx:647) @%p90 bra $L__BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1008 (2Dentropy.1.sm_70.ptx:656) add.s32 %r23, %r68, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1028 (2Dentropy.1.sm_70.ptx:660) @%p93 bra $L__BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c0 (2Dentropy.1.sm_70.ptx:727) min.s32 %r228, %r68, 2;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1070 (2Dentropy.1.sm_70.ptx:670) @%p96 bra $L__BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (2Dentropy.1.sm_70.ptx:679) setp.lt.s32 %p97, %r72, 1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x10b8 (2Dentropy.1.sm_70.ptx:682) @%p99 bra $L__BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (2Dentropy.1.sm_70.ptx:691) setp.lt.s32 %p100, %r72, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x10f0 (2Dentropy.1.sm_70.ptx:692) @%p100 bra $L__BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (2Dentropy.1.sm_70.ptx:701) add.s32 %r217, %r72, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1140 (2Dentropy.1.sm_70.ptx:705) @%p103 bra $L__BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1170 (2Dentropy.1.sm_70.ptx:714) add.s32 %r222, %r72, 2;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1190 (2Dentropy.1.sm_70.ptx:718) @%p106 bra $L__BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c0 (2Dentropy.1.sm_70.ptx:727) min.s32 %r228, %r68, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1258 (2Dentropy.1.sm_70.ptx:746) bra.uni $L__BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (2Dentropy.1.sm_70.ptx:753) ld.local.u8 %rs1, [%rd77];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1280 (2Dentropy.1.sm_70.ptx:755) @%p107 bra $L__BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b0 (2Dentropy.1.sm_70.ptx:764) ld.local.u8 %rs2, [%rd77+1];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x12c0 (2Dentropy.1.sm_70.ptx:766) @%p108 bra $L__BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (2Dentropy.1.sm_70.ptx:775) ld.local.u8 %rs3, [%rd77+2];
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1300 (2Dentropy.1.sm_70.ptx:777) @%p109 bra $L__BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (2Dentropy.1.sm_70.ptx:786) setp.eq.s32 %p110, %r274, 252;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1338 (2Dentropy.1.sm_70.ptx:787) @%p110 bra $L__BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1388 (2Dentropy.1.sm_70.ptx:801) mad.lo.s32 %r266, %r68, %r26, %r72;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1350 (2Dentropy.1.sm_70.ptx:791) @%p111 bra $L__BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (2Dentropy.1.sm_70.ptx:749) add.s32 %r274, %r274, 4;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1380 (2Dentropy.1.sm_70.ptx:798) bra.uni $L__BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (2Dentropy.1.sm_70.ptx:749) add.s32 %r274, %r274, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'.
GPGPU-Sim PTX: pushing kernel '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_' to stream 0, gridDim= (2,256,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 1: size 0
kernel_name = _Z29entropy_with_register_spilingILi128EhfhLi256ELi2EEviiPKT0_PT1_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 3164323
gpu_sim_insn = 89933188
gpu_ipc =      28.4210
gpu_tot_sim_cycle = 3164323
gpu_tot_sim_insn = 89933188
gpu_tot_ipc =      28.4210
gpu_tot_issued_cta = 512
gpu_occupancy = 94.7995% 
gpu_tot_occupancy = 94.7995% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8169
partiton_level_parallism_total  =       0.8169
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      37.8278 GB/Sec
L2_BW_total  =      37.8278 GB/Sec
gpu_total_sim_rate=166542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5389102, Miss = 1104433, Miss_rate = 0.205, Pending_hits = 3391, Reservation_fails = 2815774
	L1D_total_cache_accesses = 5389102
	L1D_total_cache_misses = 1104433
	L1D_total_cache_miss_rate = 0.2049
	L1D_total_cache_pending_hits = 3391
	L1D_total_cache_reservation_fails = 2815774
	L1D_cache_data_port_util = 0.961
	L1D_cache_fill_port_util = 0.288
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3391
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2723359
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 343262
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1476274
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 559462
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1480646
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 81723
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 1315174
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 105826
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86632
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][TOTAL_ACCESS] = 3626083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 1668195

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22792
	Total_core_cache_fail_stats_breakdown[LOCAL_ACC_R][MISS_QUEUE_FULL] = 1476274
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1534
	Total_core_cache_fail_stats_breakdown[LOCAL_ACC_W][MISS_QUEUE_FULL] = 1315174
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
66084, 64787, 64554, 64324, 66043, 64929, 64493, 64362, 66455, 64805, 64705, 64496, 66501, 64783, 64827, 64384, 66484, 65112, 64848, 64584, 66732, 65184, 65133, 64512, 66997, 65045, 65154, 64488, 66498, 65070, 65053, 64762, 66393, 64918, 64903, 64626, 66728, 65192, 64960, 64597, 66810, 65026, 65072, 64367, 66662, 65175, 65181, 64619, 66477, 65053, 64785, 64620, 66492, 65009, 64826, 64271, 66375, 64877, 64737, 64154, 66739, 64880, 64599, 64219, 
gpgpu_n_tot_thrd_icount = 89933188
gpgpu_n_tot_w_icount = 4173530
gpgpu_n_stall_shd_mem = 1936937
gpgpu_n_mem_read_local = 902724
gpgpu_n_mem_write_local = 1668195
gpgpu_n_mem_read_global = 5968
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19957832
gpgpu_n_store_insn = 2737188
gpgpu_n_shmem_insn = 1622252
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1774606
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 162331
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8019609	W0_Idle:6285	W0_Scoreboard:437864	W1:47623	W2:48481	W3:56301	W4:59164	W5:758352	W6:43406	W7:42701	W8:46126	W9:43561	W10:152249	W11:14517	W12:12478	W13:12088	W14:9410	W15:13653	W16:2130	W17:1643	W18:1070	W19:835	W20:546	W21:168	W22:32	W23:39	W24:6	W25:18959	W26:13312	W27:0	W28:0	W29:0	W30:12740	W31:12740	W32:2749200
single_issue_nums: WS0:1064470	WS1:1039845	WS2:1037830	WS3:1031385	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 47744 {8:5968,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 7221792 {8:902724,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 66727800 {40:1668195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 238720 {40:5968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 36108960 {40:902724,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 13345560 {8:1668195,}
maxmflatency = 856 
max_icnt2mem_latency = 162 
maxmrqlatency = 23 
max_icnt2sh_latency = 576 
averagemflatency = 211 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2941 	8787 	526 	18 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2467368 	117428 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	619397 	1469697 	494707 	1278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2504744 	18339 	22468 	20941 	11364 	5313 	1620 	279 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6250 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0     11391     11418     13262     11209     11553     11663     12436     12307 
dram[1]:         0         0         0         0         0         0         0         0     11377     11432     14646     11595     11827     12000     12363     12271 
dram[2]:         0         0         0         0         0         0         0         0     11345     11393     11738     11212     11874     11699     12240     12334 
dram[3]:         0         0         0         0         0         0         0         0     11277     11449     11212     11267     11527     12145     12494     12242 
dram[4]:         0         0         0         0         0         0         0         0     11314     11289     12991     11231     11825     11813     12244     12242 
dram[5]:         0         0         0         0         0         0         0         0     11389     11377     15014     11628     11810     12048     12380     12269 
dram[6]:         0         0         0         0         0         0         0         0     11277     11280     11599     11214     11813     11719     12436     12261 
dram[7]:         0         0         0         0         0         0         0         0     11316     11410     11250     11255     11718     11825     12271     12259 
dram[8]:         0         0         0         0         0         0         0         0     11253     11228     12084     11275     12264     12230     12033     11658 
dram[9]:         0         0         0         0         0         0         0         0     11602     11350     11445     11260     12385     12312     12028     11568 
dram[10]:         0         0         0         0         0         0         0         0     11263     11360     11241     11291     12528     12244     11980     11522 
dram[11]:         0         0         0         0         0         0         0         0     11253     11306     11313     11241     12547     12365     11970     11568 
dram[12]:         0         0         0         0         0         0         0         0     11217     11216     11246     11410     12496     12261     11810     11570 
dram[13]:         0         0         0         0         0         0         0         0     11655     11309     11469     11262     12273     12370     11660     11571 
dram[14]:         0         0         0         0         0         0         0         0     11272     11308     11399     11260     12310     12273     11660     11525 
dram[15]:         0         0         0         0         0         0         0         0     11238     11360     11280     11342     12407     12438     11524     11851 
dram[16]:         0         0         0         0         0         0         0         0     23016     12390     31974     11665     11696     11207     11338     11279 
dram[17]:         0         0         0         0         0         0         0         0     12424     12337     11534     11941     11634     11209     11238     11233 
dram[18]:         0         0         0         0         0         0         0         0     12504     12351     11536     11529     11328     11622     11256     11239 
dram[19]:         0         0         0         0         0         0         0         0     12295     12235     11702     11830     11318     11205     11282     11272 
dram[20]:         0         0         0         0         0         0         0         0     12535     12416     11818     11532     11595     11224     11537     11243 
dram[21]:         0         0         0         0         0         0         0         0     12247     12327     11723     11575     11622     11250     12096     11236 
dram[22]:         0         0         0         0         0         0         0         0     12235     12414     12038     11553     11335     11619     11561     11284 
dram[23]:         0         0         0         0         0         0         0         0     12327     12314     11944     11531     11299     11204     11423     11801 
dram[24]:         0         0         0         0         0         0         0         0     11869     11856     12324     12232     11427     11275     11195     11193 
dram[25]:         0         0         0         0         0         0         0         0     12179     11878     12264     12448     11413     11299     11929     11325 
dram[26]:         0         0         0         0         0         0         0         0     12113     11822     12234     12298     11454     11386     11311     11222 
dram[27]:         0         0         0         0         0         0         0         0     11541     11667     12348     12312     11839     11273     11195     11197 
dram[28]:         0         0         0         0         0         0         0         0     11978     11723     12518     12343     11374     11367     11265     11219 
dram[29]:         0         0         0         0         0         0         0         0     11900     11988     12469     12354     11243     11384     11626     11333 
dram[30]:         0         0         0         0         0         0         0         0     11532     12159     12351     12266     11245     11382     11294     11200 
dram[31]:         0         0         0         0         0         0         0         0     11667     11674     12317     12246     11408     11340     11221     11246 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
average row locality = 12288/256 = 48.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[1]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[2]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[3]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[4]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[5]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[6]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[7]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[8]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[9]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[10]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[11]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[12]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[13]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[14]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[15]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[16]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[17]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[18]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[19]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[20]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[21]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[22]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[23]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[24]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[25]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[26]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[27]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[28]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[29]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[30]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[31]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none       68682     32887     66997     31701     70947     32399     68759     32134
dram[1]:     none      none      none      none      none      none      none      none       69568     32872     66912     30608     68892     32813     67075     32470
dram[2]:     none      none      none      none      none      none      none      none       69093     33291     66711     31953     70378     33610     68665     32182
dram[3]:     none      none      none      none      none      none      none      none       70075     31318     67050     31607     68348     33062     69007     33439
dram[4]:     none      none      none      none      none      none      none      none       70269     33672     65207     32321     70525     34332     73001     30810
dram[5]:     none      none      none      none      none      none      none      none       70490     32827     67735     31684     70097     32469     68568     32760
dram[6]:     none      none      none      none      none      none      none      none       67351     32278     66750     32137     70419     33330     71234     32840
dram[7]:     none      none      none      none      none      none      none      none       70208     32514     66514     30512     70003     32327     67280     32833
dram[8]:     none      none      none      none      none      none      none      none       66533     32162     69642     31482     69362     32493     72132     33884
dram[9]:     none      none      none      none      none      none      none      none       67709     30403     71423     32733     69198     31834     69282     33092
dram[10]:     none      none      none      none      none      none      none      none       66132     31251     71949     32970     67712     31862     71378     31887
dram[11]:     none      none      none      none      none      none      none      none       67988     32046     70149     31311     68262     32294     69000     32805
dram[12]:     none      none      none      none      none      none      none      none       66104     32729     69553     32957     70232     32588     70301     33018
dram[13]:     none      none      none      none      none      none      none      none       65014     31924     69856     32115     68230     31611     70266     33589
dram[14]:     none      none      none      none      none      none      none      none       65823     33169     69869     32937     67863     33384     68620     32897
dram[15]:     none      none      none      none      none      none      none      none       68010     30771     68842     32042     70287     32804     67353     33222
dram[16]:     none      none      none      none      none      none      none      none       65183     30298     69360     32311     66950     31982     71660     33121
dram[17]:     none      none      none      none      none      none      none      none       65809     32081     70243     32428     65869     31809     70274     33565
dram[18]:     none      none      none      none      none      none      none      none       66429     31041     72305     33263     66481     30539     69894     32860
dram[19]:     none      none      none      none      none      none      none      none       66841     31322     68733     31701     66371     31631     67966     32937
dram[20]:     none      none      none      none      none      none      none      none       65272     31139     67399     32684     65041     31329     68087     32993
dram[21]:     none      none      none      none      none      none      none      none       65777     30694     71084     32247     66033     31160     69795     33037
dram[22]:     none      none      none      none      none      none      none      none       66211     31338     70927     31729     66349     32027     70958     32076
dram[23]:     none      none      none      none      none      none      none      none       65992     31152     69924     31980     66295     30671     66796     31359
dram[24]:     none      none      none      none      none      none      none      none       68011     32562     68879     31031     67919     32779     66691     30779
dram[25]:     none      none      none      none      none      none      none      none       68314     31630     68446     30973     69923     32543     64188     30515
dram[26]:     none      none      none      none      none      none      none      none       69759     33080     68040     32279     69468     33121     63874     30189
dram[27]:     none      none      none      none      none      none      none      none       68733     33649     67349     30349     69211     32604     61811     29304
dram[28]:     none      none      none      none      none      none      none      none       69540     32226     68854     32243     69929     32911     66906     30867
dram[29]:     none      none      none      none      none      none      none      none       70173     32360     67263     32297     68251     32234     65521     30778
dram[30]:     none      none      none      none      none      none      none      none       69317     32349     68930     30742     72046     32799     67200     30581
dram[31]:     none      none      none      none      none      none      none      none       68403     33117     67669     30706     70685     32743     63685     31545
maximum mf latency per bank:
dram[0]:        310       271       227       224       233       258         0         0       525       523       511       505       477       483       526       453
dram[1]:        301       253       255       225       251       241         0         0       469       455       446       566       417       482       519       499
dram[2]:        280       267       210       234       245       243         0         0       493       527       659       525       596       768       664       812
dram[3]:        290       252       211       194       244       248         0         0       489       416       566       556       463       533       464       494
dram[4]:        272       278       193       281       244       262         0         0       456       449       466       437       486       529       453       481
dram[5]:        299       281       238       198       288       259         0         0       435       433       432       425       437       433       479       457
dram[6]:        341       248       225       208       213       246         0         0       483       459       414       509       485       460       505       557
dram[7]:        290       242       235       224       268       237         0         0       655       565       515       542       569       488       520       514
dram[8]:        417       274       263       239       206       253         0         0       587       575       639       655       611       654       625       581
dram[9]:        346       244       249       246       266       237         0         0       423       459       423       442       432       506       489       445
dram[10]:        497       260       271       272       267       230         0         0       500       463       486       450       658       469       443       414
dram[11]:        357       271       262       246       256       219         0         0       656       592       559       650       540       597       570       579
dram[12]:        374       259       243       263       265       247         0         0       629       698       749       760       823       856       784       790
dram[13]:        358       260       248       246       248       237         0         0       458       522       476       455       445       442       434       478
dram[14]:        521       255       271       275       233       261         0         0       568       477       467       631       538       490       563       651
dram[15]:        473       241       254       266       250       241         0         0       430       504       493       515       495       568       475       488
dram[16]:        269       288       254       246       201       230         0         0       543       581       590       674       477       625       581       517
dram[17]:        259       265       256       247       219       237         0         0       544       499       448       546       478       429       452       449
dram[18]:        274       255       262       256       219       198         0         0       591       573       635       629       669       498       562       611
dram[19]:        258       268       248       277       225       230         0         0       597       471       417       423       423       532       469       484
dram[20]:        268       252       255       255       210       196         0         0       481       506       424       459       432       538       527       451
dram[21]:        280       246       259       238       196       191         0         0       415       469       490       492       413       437       402       492
dram[22]:        259       253       283       256       195       193         0         0       507       530       488       699       493       540       518       507
dram[23]:        252       263       260       262       191       212         0         0       455       620       430       490       438       443       423       475
dram[24]:        273       258       264       252       247       237         0         0       439       544       482       495       417       515       584       547
dram[25]:        260       264       255       279       262       242         0         0       434       443       409       448       430       492       453       470
dram[26]:        292       269       253       256       248       231         0         0       514       519       532       654       444       443       548       676
dram[27]:        283       296       255       267       210       248         0         0       419       465       517       582       437       457       501       515
dram[28]:        268       245       246       275       221       228         0         0       457       449       703       502       575       574       539       555
dram[29]:        277       265       250       238       221       212         0         0       402       550       432       450       444       458       412       461
dram[30]:        274       250       240       253       231       211         0         0       586       664       562       551       550       504       484       467
dram[31]:        275       251       252       258       249       245         0         0       458       500       617       538       450       528       456       572
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3689 dram_eff=0.1041
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858774i bk9: 64a 1858772i bk10: 32a 1858763i bk11: 64a 1858766i bk12: 32a 1858773i bk13: 64a 1858767i bk14: 32a 1858776i bk15: 64a 1858766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008711
Bank_Level_Parallism_Col = 1.008834
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008834 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 1858220 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.1741e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3839 dram_eff=0.1
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858772i bk9: 64a 1858770i bk10: 32a 1858770i bk11: 64a 1858769i bk12: 32a 1858774i bk13: 64a 1858769i bk14: 32a 1858775i bk15: 64a 1858769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001764
Bank_Level_Parallism_Col = 1.001789
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001789 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 1858227 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.52852e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=4094 dram_eff=0.0938
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858778i bk9: 64a 1858767i bk10: 32a 1858775i bk11: 64a 1858767i bk12: 32a 1858781i bk13: 64a 1858774i bk14: 32a 1858779i bk15: 64a 1858779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001869
Bank_Level_Parallism_Col = 1.001898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001898 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 1858259 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.31333e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3981 dram_eff=0.09646
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858777i bk9: 64a 1858764i bk10: 32a 1858776i bk11: 64a 1858760i bk12: 32a 1858780i bk13: 64a 1858770i bk14: 32a 1858779i bk15: 64a 1858774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016453
Bank_Level_Parallism_Col = 1.014815
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014815 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 1858247 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.99054e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3739 dram_eff=0.1027
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858776i bk9: 64a 1858764i bk10: 32a 1858764i bk11: 64a 1858762i bk12: 32a 1858772i bk13: 64a 1858774i bk14: 32a 1858775i bk15: 64a 1858769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039427
Bank_Level_Parallism_Col = 1.032609
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032609 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 1858236 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.3355e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3822 dram_eff=0.1005
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858771i bk9: 64a 1858767i bk10: 32a 1858771i bk11: 64a 1858767i bk12: 32a 1858773i bk13: 64a 1858769i bk14: 32a 1858777i bk15: 64a 1858771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016043
Bank_Level_Parallism_Col = 1.014440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014440 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 1858233 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.68992e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=4025 dram_eff=0.0954
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858777i bk9: 64a 1858766i bk10: 32a 1858770i bk11: 64a 1858766i bk12: 32a 1858779i bk13: 64a 1858770i bk14: 32a 1858779i bk15: 64a 1858779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024209
Bank_Level_Parallism_Col = 1.020755
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020755 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 1858257 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.93674e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3886 dram_eff=0.09882
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858778i bk9: 64a 1858769i bk10: 32a 1858776i bk11: 64a 1858760i bk12: 32a 1858776i bk13: 64a 1858765i bk14: 32a 1858778i bk15: 64a 1858770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.041198
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039326 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 1858254 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.72155e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3818 dram_eff=0.1006
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858774i bk9: 64a 1858768i bk10: 32a 1858771i bk11: 64a 1858770i bk12: 32a 1858776i bk13: 64a 1858770i bk14: 32a 1858773i bk15: 64a 1858769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003552
Bank_Level_Parallism_Col = 1.003604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003604 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 1858231 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.49689e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3862 dram_eff=0.09943
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858767i bk9: 64a 1858769i bk10: 32a 1858775i bk11: 64a 1858773i bk12: 32a 1858775i bk13: 64a 1858770i bk14: 32a 1858777i bk15: 64a 1858773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009058
Bank_Level_Parallism_Col = 1.009191
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007353 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 1858242 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.58232e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=4069 dram_eff=0.09437
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858776i bk9: 64a 1858760i bk10: 32a 1858774i bk11: 64a 1858771i bk12: 32a 1858780i bk13: 64a 1858766i bk14: 32a 1858776i bk15: 64a 1858775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 1858236 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.20573e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3912 dram_eff=0.09816
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858781i bk9: 64a 1858765i bk10: 32a 1858777i bk11: 64a 1858760i bk12: 32a 1858778i bk13: 64a 1858763i bk14: 32a 1858772i bk15: 64a 1858772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030853
Bank_Level_Parallism_Col = 1.027523
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027523 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 1858243 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.63612e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3792 dram_eff=0.1013
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858773i bk9: 64a 1858766i bk10: 32a 1858769i bk11: 64a 1858773i bk12: 32a 1858773i bk13: 64a 1858768i bk14: 32a 1858776i bk15: 64a 1858771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040367
Bank_Level_Parallism_Col = 1.035316
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035316 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 1858249 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.60449e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3743 dram_eff=0.1026
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858769i bk9: 64a 1858760i bk10: 32a 1858777i bk11: 64a 1858769i bk12: 32a 1858772i bk13: 64a 1858772i bk14: 32a 1858775i bk15: 64a 1858768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.023508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018083 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 1858234 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.0665e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3986 dram_eff=0.09634
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858778i bk9: 64a 1858760i bk10: 32a 1858778i bk11: 64a 1858774i bk12: 32a 1858779i bk13: 64a 1858771i bk14: 32a 1858779i bk15: 64a 1858776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015009
Bank_Level_Parallism_Col = 1.013308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013308 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 1858261 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.31333e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3830 dram_eff=0.1003
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858779i bk9: 64a 1858757i bk10: 32a 1858778i bk11: 64a 1858761i bk12: 32a 1858779i bk13: 64a 1858764i bk14: 32a 1858776i bk15: 64a 1858775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005319
Bank_Level_Parallism_Col = 1.003591
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001795 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 1858230 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.47472e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3911 dram_eff=0.09818
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858769i bk9: 64a 1858770i bk10: 32a 1858773i bk11: 64a 1858777i bk12: 32a 1858772i bk13: 64a 1858763i bk14: 32a 1858779i bk15: 64a 1858776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007233
Bank_Level_Parallism_Col = 1.007339
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007339 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 1858241 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.15193e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3840 dram_eff=0.1
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858776i bk9: 64a 1858767i bk10: 32a 1858774i bk11: 64a 1858769i bk12: 32a 1858773i bk13: 64a 1858764i bk14: 32a 1858776i bk15: 64a 1858771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025362
Bank_Level_Parallism_Col = 1.023853
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023853 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 1858242 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.20573e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3966 dram_eff=0.09682
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858776i bk9: 64a 1858764i bk10: 32a 1858779i bk11: 64a 1858773i bk12: 32a 1858779i bk13: 64a 1858762i bk14: 32a 1858781i bk15: 64a 1858775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024345
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018939 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 1858260 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.50635e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3854 dram_eff=0.09964
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858776i bk9: 64a 1858771i bk10: 32a 1858778i bk11: 64a 1858758i bk12: 32a 1858776i bk13: 64a 1858761i bk14: 32a 1858776i bk15: 64a 1858775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016187
Bank_Level_Parallism_Col = 1.014572
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014572 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 1858238 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.46526e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3896 dram_eff=0.09856
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858772i bk9: 64a 1858770i bk10: 32a 1858774i bk11: 64a 1858776i bk12: 32a 1858771i bk13: 64a 1858765i bk14: 32a 1858777i bk15: 64a 1858773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029520
Bank_Level_Parallism_Col = 1.026119
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024254 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 1858252 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.31333e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3707 dram_eff=0.1036
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858773i bk9: 64a 1858766i bk10: 32a 1858776i bk11: 64a 1858771i bk12: 32a 1858769i bk13: 64a 1858763i bk14: 32a 1858770i bk15: 64a 1858770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019400
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 1858227 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.63612e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3928 dram_eff=0.09776
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858775i bk9: 64a 1858764i bk10: 32a 1858776i bk11: 64a 1858773i bk12: 32a 1858778i bk13: 64a 1858761i bk14: 32a 1858779i bk15: 64a 1858773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014572
Bank_Level_Parallism_Col = 1.012915
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012915 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 1858245 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.2279e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3941 dram_eff=0.09744
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858773i bk9: 64a 1858772i bk10: 32a 1858778i bk11: 64a 1858761i bk12: 32a 1858777i bk13: 64a 1858765i bk14: 32a 1858774i bk15: 64a 1858771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.007233
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007233 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 1858234 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.79751e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3825 dram_eff=0.1004
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858773i bk9: 64a 1858768i bk10: 32a 1858777i bk11: 64a 1858778i bk12: 32a 1858772i bk13: 64a 1858771i bk14: 32a 1858773i bk15: 64a 1858764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.029963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029963 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 1858254 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.42092e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3775 dram_eff=0.1017
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858774i bk9: 64a 1858770i bk10: 32a 1858770i bk11: 64a 1858770i bk12: 32a 1858774i bk13: 64a 1858769i bk14: 32a 1858770i bk15: 64a 1858767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 1858222 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.79751e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=4129 dram_eff=0.093
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858777i bk9: 64a 1858770i bk10: 32a 1858780i bk11: 64a 1858772i bk12: 32a 1858780i bk13: 64a 1858773i bk14: 32a 1858778i bk15: 64a 1858766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 1858258 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.15193e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3887 dram_eff=0.09879
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858771i bk9: 64a 1858771i bk10: 32a 1858778i bk11: 64a 1858768i bk12: 32a 1858779i bk13: 64a 1858766i bk14: 32a 1858773i bk15: 64a 1858758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025090
Bank_Level_Parallism_Col = 1.019964
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019964 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 1858236 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.57286e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=4002 dram_eff=0.09595
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858773i bk9: 64a 1858768i bk10: 32a 1858779i bk11: 64a 1858778i bk12: 32a 1858775i bk13: 64a 1858772i bk14: 32a 1858776i bk15: 64a 1858767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020484
Bank_Level_Parallism_Col = 1.018868
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018868 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 1858257 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.45255e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3875 dram_eff=0.0991
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858775i bk9: 64a 1858767i bk10: 32a 1858776i bk11: 64a 1858771i bk12: 32a 1858773i bk13: 64a 1858768i bk14: 32a 1858772i bk15: 64a 1858765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003527
Bank_Level_Parallism_Col = 1.003578
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003578 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 1858227 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.63612e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=4144 dram_eff=0.09266
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858777i bk9: 64a 1858766i bk10: 32a 1858780i bk11: 64a 1858774i bk12: 32a 1858781i bk13: 64a 1858774i bk14: 32a 1858779i bk15: 64a 1858763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001848
Bank_Level_Parallism_Col = 1.001876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001876 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 1858253 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.47472e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1858794 n_nop=1858402 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002066
n_activity=3811 dram_eff=0.1008
bk0: 0a 1858794i bk1: 0a 1858794i bk2: 0a 1858794i bk3: 0a 1858794i bk4: 0a 1858794i bk5: 0a 1858794i bk6: 0a 1858794i bk7: 0a 1858794i bk8: 32a 1858773i bk9: 64a 1858775i bk10: 32a 1858778i bk11: 64a 1858769i bk12: 32a 1858777i bk13: 64a 1858768i bk14: 32a 1858770i bk15: 64a 1858760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017986
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.000207 
total_CMD = 1858794 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 1858238 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1858794 
n_nop = 1858402 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.0665e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39289, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 41868, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 39225, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 41222, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 39602, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 41792, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 39290, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41758, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 39665, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 42536, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39468, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 41964, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 39624, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 41873, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38618, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 41842, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 39244, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 42443, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 39346, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 41751, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 39340, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 41775, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 39159, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 41806, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 38937, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 42744, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 38726, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 42142, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 39394, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 42060, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 38995, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 41813, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 38971, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 41459, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 39327, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 41835, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 39016, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 41752, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 38925, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 41193, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 37790, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 41910, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 38788, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 41605, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 38512, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 42093, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 38287, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 41032, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 38840, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 41509, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 38805, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 40979, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 39174, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 41472, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 38225, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 41029, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 39021, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 42188, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 39201, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 41335, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 39037, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 41989, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 39161, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 41308, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2585079
L2_total_cache_misses = 24576
L2_total_cache_miss_rate = 0.0095
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 890436
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1664099
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1024
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5968
	L2_cache_stats_breakdown[LOCAL_ACC_R][TOTAL_ACCESS] = 902724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 1668195
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2585079
icnt_total_pkts_simt_to_mem=2585079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2585079
Req_Network_cycles = 3164323
Req_Network_injected_packets_per_cycle =       0.8169 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0128

Reply_Network_injected_packets_num = 2585079
Reply_Network_cycles = 3164323
Reply_Network_injected_packets_per_cycle =        0.8169
Reply_Network_conflicts_per_cycle =        0.4152
Reply_Network_conflicts_per_cycle_util =       0.5083
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0098
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.8169
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 0 sec (540 sec)
gpgpu_simulation_rate = 166542 (inst/sec)
gpgpu_simulation_rate = 5859 (cycle/sec)
gpgpu_silicon_slowdown = 246970x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
[entropy_with_register_spiling] iter 0: 541000.000000 ms elapsed, 541000.000000 ms min.
event update
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69d49c5c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69d49c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69d49c50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69d49c48..

GPGPU-Sim PTX: cudaLaunch for 0x0x401ced (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding dominators for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'...
GPGPU-Sim PTX: reconvergence points for _Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13e8 (2Dentropy.1.sm_70.ptx:835) @%p1 bra $L__BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf8 (2Dentropy.1.sm_70.ptx:1135) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1428 (2Dentropy.1.sm_70.ptx:844) @%p2 bra $L__BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (2Dentropy.1.sm_70.ptx:912) setp.lt.u32 %p8, %r35, 384;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1478 (2Dentropy.1.sm_70.ptx:858) @%p3 bra $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (2Dentropy.1.sm_70.ptx:904) st.shared.f32 [%r400], %f208;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1588 (2Dentropy.1.sm_70.ptx:893) @%p5 bra $L__BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a0 (2Dentropy.1.sm_70.ptx:899) setp.eq.f32 %p6, %f2, 0f00000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x15e0 (2Dentropy.1.sm_70.ptx:909) @%p7 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (2Dentropy.1.sm_70.ptx:912) setp.lt.u32 %p8, %r35, 384;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15f0 (2Dentropy.1.sm_70.ptx:913) @%p8 bra $L__BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf8 (2Dentropy.1.sm_70.ptx:1135) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1660 (2Dentropy.1.sm_70.ptx:930) @%p9 bra $L__BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a0 (2Dentropy.1.sm_70.ptx:976) st.shared.f32 [%r406], %f210;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1770 (2Dentropy.1.sm_70.ptx:965) @%p11 bra $L__BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1788 (2Dentropy.1.sm_70.ptx:971) setp.eq.f32 %p12, %f9, 0f00000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x17b8 (2Dentropy.1.sm_70.ptx:979) @%p13 bra $L__BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (2Dentropy.1.sm_70.ptx:1026) st.shared.f32 [%r406+512], %f212;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x18d0 (2Dentropy.1.sm_70.ptx:1015) @%p15 bra $L__BB1_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (2Dentropy.1.sm_70.ptx:1021) setp.eq.f32 %p16, %f16, 0f00000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1918 (2Dentropy.1.sm_70.ptx:1029) @%p17 bra $L__BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a60 (2Dentropy.1.sm_70.ptx:1076) st.shared.f32 [%r406+1024], %f214;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1a30 (2Dentropy.1.sm_70.ptx:1065) @%p19 bra $L__BB1_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (2Dentropy.1.sm_70.ptx:1071) setp.eq.f32 %p20, %f23, 0f00000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1a78 (2Dentropy.1.sm_70.ptx:1079) @%p21 bra $L__BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc0 (2Dentropy.1.sm_70.ptx:1126) add.s32 %r19, %r406, 2048;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1b90 (2Dentropy.1.sm_70.ptx:1115) @%p23 bra $L__BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (2Dentropy.1.sm_70.ptx:1121) setp.eq.f32 %p24, %f30, 0f00000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1bf0 (2Dentropy.1.sm_70.ptx:1132) @%p25 bra $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf8 (2Dentropy.1.sm_70.ptx:1135) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1c58 (2Dentropy.1.sm_70.ptx:1147) @%p28 bra $L__BB1_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3080 (2Dentropy.1.sm_70.ptx:1892) ret;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2498 (2Dentropy.1.sm_70.ptx:1412) @%p31 bra $L__BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2680 (2Dentropy.1.sm_70.ptx:1489) setp.lt.s32 %p45, %r73, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24e0 (2Dentropy.1.sm_70.ptx:1422) @%p34 bra $L__BB1_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2520 (2Dentropy.1.sm_70.ptx:1433) setp.lt.s32 %p35, %r77, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2538 (2Dentropy.1.sm_70.ptx:1436) @%p37 bra $L__BB1_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (2Dentropy.1.sm_70.ptx:1447) setp.lt.s32 %p38, %r77, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2580 (2Dentropy.1.sm_70.ptx:1448) @%p38 bra $L__BB1_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (2Dentropy.1.sm_70.ptx:1459) add.s32 %r117, %r77, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x25e0 (2Dentropy.1.sm_70.ptx:1463) @%p41 bra $L__BB1_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (2Dentropy.1.sm_70.ptx:1474) add.s32 %r127, %r77, 2;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2640 (2Dentropy.1.sm_70.ptx:1478) @%p44 bra $L__BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2680 (2Dentropy.1.sm_70.ptx:1489) setp.lt.s32 %p45, %r73, 1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2698 (2Dentropy.1.sm_70.ptx:1492) @%p47 bra $L__BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2888 (2Dentropy.1.sm_70.ptx:1570) setp.lt.s32 %p61, %r73, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x26e8 (2Dentropy.1.sm_70.ptx:1503) @%p50 bra $L__BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (2Dentropy.1.sm_70.ptx:1514) setp.lt.s32 %p51, %r77, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2740 (2Dentropy.1.sm_70.ptx:1517) @%p53 bra $L__BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (2Dentropy.1.sm_70.ptx:1528) setp.lt.s32 %p54, %r77, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2788 (2Dentropy.1.sm_70.ptx:1529) @%p54 bra $L__BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c8 (2Dentropy.1.sm_70.ptx:1540) add.s32 %r175, %r77, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x27e8 (2Dentropy.1.sm_70.ptx:1544) @%p57 bra $L__BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (2Dentropy.1.sm_70.ptx:1555) add.s32 %r185, %r77, 2;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2848 (2Dentropy.1.sm_70.ptx:1559) @%p60 bra $L__BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2888 (2Dentropy.1.sm_70.ptx:1570) setp.lt.s32 %p61, %r73, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2890 (2Dentropy.1.sm_70.ptx:1571) @%p61 bra $L__BB1_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a78 (2Dentropy.1.sm_70.ptx:1648) add.s32 %r23, %r73, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x28d8 (2Dentropy.1.sm_70.ptx:1581) @%p64 bra $L__BB1_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2918 (2Dentropy.1.sm_70.ptx:1592) setp.lt.s32 %p65, %r77, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2930 (2Dentropy.1.sm_70.ptx:1595) @%p67 bra $L__BB1_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2970 (2Dentropy.1.sm_70.ptx:1606) setp.lt.s32 %p68, %r77, 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2978 (2Dentropy.1.sm_70.ptx:1607) @%p68 bra $L__BB1_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b8 (2Dentropy.1.sm_70.ptx:1618) add.s32 %r232, %r77, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x29d8 (2Dentropy.1.sm_70.ptx:1622) @%p71 bra $L__BB1_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a18 (2Dentropy.1.sm_70.ptx:1633) add.s32 %r242, %r77, 2;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2a38 (2Dentropy.1.sm_70.ptx:1637) @%p74 bra $L__BB1_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a78 (2Dentropy.1.sm_70.ptx:1648) add.s32 %r23, %r73, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2a98 (2Dentropy.1.sm_70.ptx:1652) @%p77 bra $L__BB1_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c80 (2Dentropy.1.sm_70.ptx:1729) add.s32 %r24, %r73, 2;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2ae0 (2Dentropy.1.sm_70.ptx:1662) @%p80 bra $L__BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (2Dentropy.1.sm_70.ptx:1673) setp.lt.s32 %p81, %r77, 1;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2b38 (2Dentropy.1.sm_70.ptx:1676) @%p83 bra $L__BB1_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b78 (2Dentropy.1.sm_70.ptx:1687) setp.lt.s32 %p84, %r77, 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2b80 (2Dentropy.1.sm_70.ptx:1688) @%p84 bra $L__BB1_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc0 (2Dentropy.1.sm_70.ptx:1699) add.s32 %r285, %r77, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2be0 (2Dentropy.1.sm_70.ptx:1703) @%p87 bra $L__BB1_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (2Dentropy.1.sm_70.ptx:1714) add.s32 %r295, %r77, 2;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2c40 (2Dentropy.1.sm_70.ptx:1718) @%p90 bra $L__BB1_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c80 (2Dentropy.1.sm_70.ptx:1729) add.s32 %r24, %r73, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x2ca0 (2Dentropy.1.sm_70.ptx:1733) @%p93 bra $L__BB1_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e88 (2Dentropy.1.sm_70.ptx:1810) min.s32 %r359, %r73, 2;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x2ce8 (2Dentropy.1.sm_70.ptx:1743) @%p96 bra $L__BB1_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d28 (2Dentropy.1.sm_70.ptx:1754) setp.lt.s32 %p97, %r77, 1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2d40 (2Dentropy.1.sm_70.ptx:1757) @%p99 bra $L__BB1_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d80 (2Dentropy.1.sm_70.ptx:1768) setp.lt.s32 %p100, %r77, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2d88 (2Dentropy.1.sm_70.ptx:1769) @%p100 bra $L__BB1_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dc8 (2Dentropy.1.sm_70.ptx:1780) add.s32 %r338, %r77, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2de8 (2Dentropy.1.sm_70.ptx:1784) @%p103 bra $L__BB1_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (2Dentropy.1.sm_70.ptx:1795) add.s32 %r348, %r77, 2;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2e48 (2Dentropy.1.sm_70.ptx:1799) @%p106 bra $L__BB1_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e88 (2Dentropy.1.sm_70.ptx:1810) min.s32 %r359, %r73, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2f28 (2Dentropy.1.sm_70.ptx:1830) bra.uni $L__BB1_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f40 (2Dentropy.1.sm_70.ptx:1837) ld.shared.u8 %rs1, [%r407+-384];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2f50 (2Dentropy.1.sm_70.ptx:1839) @%p107 bra $L__BB1_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f80 (2Dentropy.1.sm_70.ptx:1848) ld.shared.u8 %rs2, [%r407+-256];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2f90 (2Dentropy.1.sm_70.ptx:1850) @%p108 bra $L__BB1_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc0 (2Dentropy.1.sm_70.ptx:1859) ld.shared.u8 %rs3, [%r407+-128];
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2fd0 (2Dentropy.1.sm_70.ptx:1861) @%p109 bra $L__BB1_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3000 (2Dentropy.1.sm_70.ptx:1870) setp.eq.s32 %p110, %r408, 32512;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3008 (2Dentropy.1.sm_70.ptx:1871) @%p110 bra $L__BB1_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3058 (2Dentropy.1.sm_70.ptx:1885) mad.lo.s32 %r399, %r73, %r31, %r77;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x3020 (2Dentropy.1.sm_70.ptx:1875) @%p111 bra $L__BB1_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (2Dentropy.1.sm_70.ptx:1833) add.s32 %r408, %r408, 512;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x3050 (2Dentropy.1.sm_70.ptx:1882) bra.uni $L__BB1_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (2Dentropy.1.sm_70.ptx:1833) add.s32 %r408, %r408, 512;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'.
GPGPU-Sim PTX: pushing kernel '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_' to stream 0, gridDim= (2,256,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_'
GPGPU-Sim uArch: CTA/core = 2, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 32KB
Destroy streams for kernel 2: size 0
kernel_name = _Z26entropy_with_low_occupancyILi128EhfhLi256ELi2EEviiPKT0_PT1_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5791696
gpu_sim_insn = 108973516
gpu_ipc =      18.8155
gpu_tot_sim_cycle = 8956019
gpu_tot_sim_insn = 198906704
gpu_tot_ipc =      22.2093
gpu_tot_issued_cta = 1024
gpu_occupancy = 12.3230% 
gpu_tot_occupancy = 41.4499% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0018
partiton_level_parallism_total  =       0.2898
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0819 GB/Sec
L2_BW_total  =      13.4182 GB/Sec
gpu_total_sim_rate=150572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5483926, Miss = 1114673, Miss_rate = 0.203, Pending_hits = 5038, Reservation_fails = 2815774
	L1D_total_cache_accesses = 5483926
	L1D_total_cache_misses = 1114673
	L1D_total_cache_miss_rate = 0.2033
	L1D_total_cache_pending_hits = 5038
	L1D_total_cache_reservation_fails = 2815774
	L1D_cache_data_port_util = 0.488
	L1D_cache_fill_port_util = 0.102
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 160210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5038
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2723359
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 343262
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1476274
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 559462
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1480646
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 81723
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 1315174
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 105826
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173264
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][TOTAL_ACCESS] = 3626083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 1668195

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22792
	Total_core_cache_fail_stats_breakdown[LOCAL_ACC_R][MISS_QUEUE_FULL] = 1476274
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1534
	Total_core_cache_fail_stats_breakdown[LOCAL_ACC_W][MISS_QUEUE_FULL] = 1315174
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
672029, 659276, 658251, 655205, 673440, 659157, 657498, 653738, 66455, 64805, 64705, 64496, 66501, 64783, 64827, 64384, 66484, 65112, 64848, 64584, 66732, 65184, 65133, 64512, 66997, 65045, 65154, 64488, 66498, 65070, 65053, 64762, 66393, 64918, 64903, 64626, 66728, 65192, 64960, 64597, 66810, 65026, 65072, 64367, 66662, 65175, 65181, 64619, 66477, 65053, 64785, 64620, 66492, 65009, 64826, 64271, 66375, 64877, 64737, 64154, 66739, 64880, 64599, 64219, 
gpgpu_n_tot_thrd_icount = 198906704
gpgpu_n_tot_w_icount = 8942548
gpgpu_n_stall_shd_mem = 2242697
gpgpu_n_mem_read_local = 902724
gpgpu_n_mem_write_local = 1668195
gpgpu_n_mem_read_global = 8016
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21580908
gpgpu_n_store_insn = 2802724
gpgpu_n_shmem_insn = 39979552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 524288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 305760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1774606
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 162331
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9591604	W0_Idle:369910	W0_Scoreboard:16880006	W1:95246	W2:96962	W3:112602	W4:118328	W5:1516704	W6:86812	W7:85402	W8:92252	W9:87122	W10:304498	W11:29034	W12:24956	W13:24176	W14:18820	W15:27306	W16:4260	W17:3286	W18:2140	W19:1670	W20:1092	W21:336	W22:64	W23:78	W24:12	W25:37918	W26:26624	W27:0	W28:0	W29:0	W30:30576	W31:30576	W32:6083696
single_issue_nums: WS0:2277812	WS1:2228562	WS2:2224532	WS3:2211642	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64128 {8:8016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 7221792 {8:902724,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 66727800 {40:1668195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 320640 {40:8016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 36108960 {40:902724,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 13345560 {8:1668195,}
maxmflatency = 856 
max_icnt2mem_latency = 162 
maxmrqlatency = 23 
max_icnt2sh_latency = 576 
averagemflatency = 211 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2941 	8787 	526 	18 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2477608 	117428 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	629637 	1469697 	494707 	1278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2514984 	18339 	22468 	20941 	11364 	5313 	1620 	279 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7456 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0     11391     11418     13262     11209     11553     11663     12436     12307 
dram[1]:         0         0         0         0         0         0         0         0     11377     11432     14646     11595     11827     12000     12363     12271 
dram[2]:         0         0         0         0         0         0         0         0     11345     11393     11738     11212     11874     11699     12240     12334 
dram[3]:         0         0         0         0         0         0         0         0     11277     11449     11212     11267     11527     12145     12494     12242 
dram[4]:         0         0         0         0         0         0         0         0     11314     11289     12991     11231     11825     11813     12244     12242 
dram[5]:         0         0         0         0         0         0         0         0     11389     11377     15014     11628     11810     12048     12380     12269 
dram[6]:         0         0         0         0         0         0         0         0     11277     11280     11599     11214     11813     11719     12436     12261 
dram[7]:         0         0         0         0         0         0         0         0     11316     11410     11250     11255     11718     11825     12271     12259 
dram[8]:         0         0         0         0         0         0         0         0     11253     11228     12084     11275     12264     12230     12033     11658 
dram[9]:         0         0         0         0         0         0         0         0     11602     11350     11445     11260     12385     12312     12028     11568 
dram[10]:         0         0         0         0         0         0         0         0     11263     11360     11241     11291     12528     12244     11980     11522 
dram[11]:         0         0         0         0         0         0         0         0     11253     11306     11313     11241     12547     12365     11970     11568 
dram[12]:         0         0         0         0         0         0         0         0     11217     11216     11246     11410     12496     12261     11810     11570 
dram[13]:         0         0         0         0         0         0         0         0     11655     11309     11469     11262     12273     12370     11660     11571 
dram[14]:         0         0         0         0         0         0         0         0     11272     11308     11399     11260     12310     12273     11660     11525 
dram[15]:         0         0         0         0         0         0         0         0     11238     11360     11280     11342     12407     12438     11524     11851 
dram[16]:         0         0         0         0         0         0         0         0     23016     12390     31974     11665     11696     11207     11338     11279 
dram[17]:         0         0         0         0         0         0         0         0     12424     12337     11534     11941     11634     11209     11238     11233 
dram[18]:         0         0         0         0         0         0         0         0     12504     12351     11536     11529     11328     11622     11256     11239 
dram[19]:         0         0         0         0         0         0         0         0     12295     12235     11702     11830     11318     11205     11282     11272 
dram[20]:         0         0         0         0         0         0         0         0     12535     12416     11818     11532     11595     11224     11537     11243 
dram[21]:         0         0         0         0         0         0         0         0     12247     12327     11723     11575     11622     11250     12096     11236 
dram[22]:         0         0         0         0         0         0         0         0     12235     12414     12038     11553     11335     11619     11561     11284 
dram[23]:         0         0         0         0         0         0         0         0     12327     12314     11944     11531     11299     11204     11423     11801 
dram[24]:         0         0         0         0         0         0         0         0     11869     11856     12324     12232     11427     11275     11195     11193 
dram[25]:         0         0         0         0         0         0         0         0     12179     11878     12264     12448     11413     11299     11929     11325 
dram[26]:         0         0         0         0         0         0         0         0     12113     11822     12234     12298     11454     11386     11311     11222 
dram[27]:         0         0         0         0         0         0         0         0     11541     11667     12348     12312     11839     11273     11195     11197 
dram[28]:         0         0         0         0         0         0         0         0     11978     11723     12518     12343     11374     11367     11265     11219 
dram[29]:         0         0         0         0         0         0         0         0     11900     11988     12469     12354     11243     11384     11626     11333 
dram[30]:         0         0         0         0         0         0         0         0     11532     12159     12351     12266     11245     11382     11294     11200 
dram[31]:         0         0         0         0         0         0         0         0     11667     11674     12317     12246     11408     11340     11221     11246 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 32.000000 64.000000 
average row locality = 12288/256 = 48.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[1]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[2]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[3]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[4]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[5]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[6]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[7]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[8]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[9]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[10]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[11]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[12]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[13]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[14]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[15]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[16]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[17]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[18]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[19]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[20]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[21]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[22]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[23]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[24]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[25]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[26]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[27]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[28]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[29]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[30]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
dram[31]:         0         0         0         0         0         0         0         0        32        64        32        64        32        64        32        64 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none       68682     32887     66997     31701     70947     32399     68759     32134
dram[1]:     none      none      none      none      none      none      none      none       69568     32872     66912     30608     68892     32813     67075     32470
dram[2]:     none      none      none      none      none      none      none      none       69093     33291     66711     31953     70378     33610     68665     32182
dram[3]:     none      none      none      none      none      none      none      none       70075     31318     67050     31607     68348     33062     69007     33439
dram[4]:     none      none      none      none      none      none      none      none       70269     33672     65207     32321     70525     34332     73001     30810
dram[5]:     none      none      none      none      none      none      none      none       70490     32827     67735     31684     70097     32469     68568     32760
dram[6]:     none      none      none      none      none      none      none      none       67351     32278     66750     32137     70419     33330     71234     32840
dram[7]:     none      none      none      none      none      none      none      none       70208     32514     66514     30512     70003     32327     67280     32833
dram[8]:     none      none      none      none      none      none      none      none       66533     32162     69642     31482     69362     32493     72132     33884
dram[9]:     none      none      none      none      none      none      none      none       67709     30403     71423     32733     69198     31834     69282     33092
dram[10]:     none      none      none      none      none      none      none      none       66132     31251     71949     32970     67712     31862     71378     31887
dram[11]:     none      none      none      none      none      none      none      none       67988     32046     70149     31311     68262     32294     69000     32805
dram[12]:     none      none      none      none      none      none      none      none       66104     32729     69553     32957     70232     32588     70301     33018
dram[13]:     none      none      none      none      none      none      none      none       65014     31924     69856     32115     68230     31611     70266     33589
dram[14]:     none      none      none      none      none      none      none      none       65823     33169     69869     32937     67863     33384     68620     32897
dram[15]:     none      none      none      none      none      none      none      none       68010     30771     68842     32042     70287     32804     67353     33222
dram[16]:     none      none      none      none      none      none      none      none       65183     30298     69360     32311     66950     31982     71660     33121
dram[17]:     none      none      none      none      none      none      none      none       65809     32081     70243     32428     65869     31809     70274     33565
dram[18]:     none      none      none      none      none      none      none      none       66429     31041     72305     33263     66481     30539     69894     32860
dram[19]:     none      none      none      none      none      none      none      none       66841     31322     68733     31701     66371     31631     67966     32937
dram[20]:     none      none      none      none      none      none      none      none       65272     31139     67399     32684     65041     31329     68087     32993
dram[21]:     none      none      none      none      none      none      none      none       65777     30694     71084     32247     66033     31160     69795     33037
dram[22]:     none      none      none      none      none      none      none      none       66211     31338     70927     31729     66349     32027     70958     32076
dram[23]:     none      none      none      none      none      none      none      none       65992     31152     69924     31980     66295     30671     66796     31359
dram[24]:     none      none      none      none      none      none      none      none       68011     32562     68879     31031     67919     32779     66691     30779
dram[25]:     none      none      none      none      none      none      none      none       68314     31630     68446     30973     69923     32543     64188     30515
dram[26]:     none      none      none      none      none      none      none      none       69759     33080     68040     32279     69468     33121     63874     30189
dram[27]:     none      none      none      none      none      none      none      none       68733     33649     67349     30349     69211     32604     61811     29304
dram[28]:     none      none      none      none      none      none      none      none       69540     32226     68854     32243     69929     32911     66906     30867
dram[29]:     none      none      none      none      none      none      none      none       70173     32360     67263     32297     68251     32234     65521     30778
dram[30]:     none      none      none      none      none      none      none      none       69317     32349     68930     30742     72046     32799     67200     30581
dram[31]:     none      none      none      none      none      none      none      none       68403     33117     67669     30706     70685     32743     63685     31545
maximum mf latency per bank:
dram[0]:        310       271       227       224       233       258         0         0       525       523       511       505       477       483       526       453
dram[1]:        301       253       255       225       251       241         0         0       469       455       446       566       417       482       519       499
dram[2]:        280       267       210       234       245       243         0         0       493       527       659       525       596       768       664       812
dram[3]:        290       252       211       194       244       248         0         0       489       416       566       556       463       533       464       494
dram[4]:        272       278       193       281       244       262         0         0       456       449       466       437       486       529       453       481
dram[5]:        299       281       238       198       288       259         0         0       435       433       432       425       437       433       479       457
dram[6]:        341       248       225       208       213       246         0         0       483       459       414       509       485       460       505       557
dram[7]:        290       242       235       224       268       237         0         0       655       565       515       542       569       488       520       514
dram[8]:        417       274       263       239       206       253         0         0       587       575       639       655       611       654       625       581
dram[9]:        346       244       249       246       266       237         0         0       423       459       423       442       432       506       489       445
dram[10]:        497       260       271       272       267       230         0         0       500       463       486       450       658       469       443       414
dram[11]:        357       271       262       246       256       219         0         0       656       592       559       650       540       597       570       579
dram[12]:        374       259       243       263       265       247         0         0       629       698       749       760       823       856       784       790
dram[13]:        358       260       248       246       248       237         0         0       458       522       476       455       445       442       434       478
dram[14]:        521       255       271       275       233       261         0         0       568       477       467       631       538       490       563       651
dram[15]:        473       241       254       266       250       241         0         0       430       504       493       515       495       568       475       488
dram[16]:        269       288       254       246       201       230         0         0       543       581       590       674       477       625       581       517
dram[17]:        259       265       256       247       219       237         0         0       544       499       448       546       478       429       452       449
dram[18]:        274       255       262       256       219       198         0         0       591       573       635       629       669       498       562       611
dram[19]:        258       268       248       277       225       230         0         0       597       471       417       423       423       532       469       484
dram[20]:        268       252       255       255       210       196         0         0       481       506       424       459       432       538       527       451
dram[21]:        280       246       259       238       196       193         0         0       415       469       490       492       413       437       402       492
dram[22]:        259       253       283       256       195       193         0         0       507       530       488       699       493       540       518       507
dram[23]:        252       263       260       262       191       212         0         0       455       620       430       490       438       443       423       475
dram[24]:        273       258       264       252       247       237         0         0       439       544       482       495       417       515       584       547
dram[25]:        260       264       255       279       262       242         0         0       434       443       409       448       430       492       453       470
dram[26]:        292       269       253       256       248       231         0         0       514       519       532       654       444       443       548       676
dram[27]:        283       296       255       267       210       248         0         0       419       465       517       582       437       457       501       515
dram[28]:        268       245       246       275       221       228         0         0       457       449       703       502       575       574       539       555
dram[29]:        277       265       250       238       221       212         0         0       402       550       432       450       444       458       412       461
dram[30]:        274       250       240       253       231       211         0         0       586       664       562       551       550       504       484       467
dram[31]:        275       251       252       258       249       245         0         0       458       500       617       538       450       528       456       572
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3689 dram_eff=0.1041
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260945i bk9: 64a 5260943i bk10: 32a 5260934i bk11: 64a 5260937i bk12: 32a 5260944i bk13: 64a 5260938i bk14: 32a 5260947i bk15: 64a 5260937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008711
Bank_Level_Parallism_Col = 1.008834
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008834 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 5260391 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.12147e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3839 dram_eff=0.1
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260943i bk9: 64a 5260941i bk10: 32a 5260941i bk11: 64a 5260940i bk12: 32a 5260945i bk13: 64a 5260940i bk14: 32a 5260946i bk15: 64a 5260940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001764
Bank_Level_Parallism_Col = 1.001789
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001789 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 5260398 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.93372e-06
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=4094 dram_eff=0.0938
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260949i bk9: 64a 5260938i bk10: 32a 5260946i bk11: 64a 5260938i bk12: 32a 5260952i bk13: 64a 5260945i bk14: 32a 5260950i bk15: 64a 5260950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001869
Bank_Level_Parallism_Col = 1.001898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001898 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 5260430 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.17341e-06
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3981 dram_eff=0.09646
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260948i bk9: 64a 5260935i bk10: 32a 5260947i bk11: 64a 5260931i bk12: 32a 5260951i bk13: 64a 5260941i bk14: 32a 5260950i bk15: 64a 5260945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016453
Bank_Level_Parallism_Col = 1.014815
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014815 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 5260418 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.03293e-06
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3739 dram_eff=0.1027
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260947i bk9: 64a 5260935i bk10: 32a 5260935i bk11: 64a 5260933i bk12: 32a 5260943i bk13: 64a 5260945i bk14: 32a 5260946i bk15: 64a 5260940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039427
Bank_Level_Parallism_Col = 1.032609
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032609 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 5260407 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.17849e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3822 dram_eff=0.1005
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260942i bk9: 64a 5260938i bk10: 32a 5260942i bk11: 64a 5260938i bk12: 32a 5260944i bk13: 64a 5260940i bk14: 32a 5260948i bk15: 64a 5260942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016043
Bank_Level_Parallism_Col = 1.014440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014440 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 5260404 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.50396e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=4025 dram_eff=0.0954
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260948i bk9: 64a 5260937i bk10: 32a 5260941i bk11: 64a 5260937i bk12: 32a 5260950i bk13: 64a 5260941i bk14: 32a 5260950i bk15: 64a 5260950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024209
Bank_Level_Parallism_Col = 1.020755
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020755 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 5260428 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.84285e-06
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3886 dram_eff=0.09882
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260949i bk9: 64a 5260940i bk10: 32a 5260947i bk11: 64a 5260931i bk12: 32a 5260947i bk13: 64a 5260936i bk14: 32a 5260949i bk15: 64a 5260941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.041198
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039326 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 5260425 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.08253e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3818 dram_eff=0.1006
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260945i bk9: 64a 5260939i bk10: 32a 5260942i bk11: 64a 5260941i bk12: 32a 5260947i bk13: 64a 5260941i bk14: 32a 5260944i bk15: 64a 5260940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003552
Bank_Level_Parallism_Col = 1.003604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003604 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 5260402 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.23551e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3862 dram_eff=0.09943
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260938i bk9: 64a 5260940i bk10: 32a 5260946i bk11: 64a 5260944i bk12: 32a 5260946i bk13: 64a 5260941i bk14: 32a 5260948i bk15: 64a 5260944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009058
Bank_Level_Parallism_Col = 1.009191
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007353 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 5260413 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.1238e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=4069 dram_eff=0.09437
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260947i bk9: 64a 5260931i bk10: 32a 5260945i bk11: 64a 5260942i bk12: 32a 5260951i bk13: 64a 5260937i bk14: 32a 5260947i bk15: 64a 5260946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 5260407 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.79325e-06
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3912 dram_eff=0.09816
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260952i bk9: 64a 5260936i bk10: 32a 5260948i bk11: 64a 5260931i bk12: 32a 5260949i bk13: 64a 5260934i bk14: 32a 5260943i bk15: 64a 5260943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030853
Bank_Level_Parallism_Col = 1.027523
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027523 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 5260414 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.31388e-06
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3792 dram_eff=0.1013
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260944i bk9: 64a 5260937i bk10: 32a 5260940i bk11: 64a 5260944i bk12: 32a 5260944i bk13: 64a 5260939i bk14: 32a 5260947i bk15: 64a 5260942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040367
Bank_Level_Parallism_Col = 1.035316
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035316 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 5260420 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.27353e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3743 dram_eff=0.1026
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260940i bk9: 64a 5260931i bk10: 32a 5260948i bk11: 64a 5260940i bk12: 32a 5260943i bk13: 64a 5260943i bk14: 32a 5260946i bk15: 64a 5260939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.023508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018083 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 5260405 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.08345e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3986 dram_eff=0.09634
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260949i bk9: 64a 5260931i bk10: 32a 5260949i bk11: 64a 5260945i bk12: 32a 5260950i bk13: 64a 5260942i bk14: 32a 5260950i bk15: 64a 5260947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015009
Bank_Level_Parallism_Col = 1.013308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013308 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 5260432 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.17341e-06
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3830 dram_eff=0.1003
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260950i bk9: 64a 5260928i bk10: 32a 5260949i bk11: 64a 5260932i bk12: 32a 5260950i bk13: 64a 5260935i bk14: 32a 5260947i bk15: 64a 5260946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005319
Bank_Level_Parallism_Col = 1.003591
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001795 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 5260401 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.74364e-06
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3911 dram_eff=0.09818
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260940i bk9: 64a 5260941i bk10: 32a 5260944i bk11: 64a 5260948i bk12: 32a 5260943i bk13: 64a 5260934i bk14: 32a 5260950i bk15: 64a 5260947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007233
Bank_Level_Parallism_Col = 1.007339
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007339 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 5260412 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.60317e-06
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3840 dram_eff=0.1
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260947i bk9: 64a 5260938i bk10: 32a 5260945i bk11: 64a 5260940i bk12: 32a 5260944i bk13: 64a 5260935i bk14: 32a 5260947i bk15: 64a 5260942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025362
Bank_Level_Parallism_Col = 1.023853
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023853 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 5260413 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.79325e-06
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3966 dram_eff=0.09682
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260947i bk9: 64a 5260935i bk10: 32a 5260950i bk11: 64a 5260944i bk12: 32a 5260950i bk13: 64a 5260933i bk14: 32a 5260952i bk15: 64a 5260946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024345
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018939 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 5260431 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.32222e-06
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3854 dram_eff=0.09964
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260947i bk9: 64a 5260942i bk10: 32a 5260949i bk11: 64a 5260929i bk12: 32a 5260947i bk13: 64a 5260932i bk14: 32a 5260947i bk15: 64a 5260946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016187
Bank_Level_Parallism_Col = 1.014572
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014572 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 5260409 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.57766e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3896 dram_eff=0.09856
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260943i bk9: 64a 5260941i bk10: 32a 5260945i bk11: 64a 5260947i bk12: 32a 5260942i bk13: 64a 5260936i bk14: 32a 5260948i bk15: 64a 5260944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029520
Bank_Level_Parallism_Col = 1.026119
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024254 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 5260423 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.17341e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3707 dram_eff=0.1036
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260944i bk9: 64a 5260937i bk10: 32a 5260947i bk11: 64a 5260942i bk12: 32a 5260940i bk13: 64a 5260934i bk14: 32a 5260941i bk15: 64a 5260941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019400
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 5260398 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.31388e-06
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3928 dram_eff=0.09776
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260946i bk9: 64a 5260935i bk10: 32a 5260947i bk11: 64a 5260944i bk12: 32a 5260949i bk13: 64a 5260932i bk14: 32a 5260950i bk15: 64a 5260944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014572
Bank_Level_Parallism_Col = 1.012915
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012915 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 5260416 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.14048e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3941 dram_eff=0.09744
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260944i bk9: 64a 5260943i bk10: 32a 5260949i bk11: 64a 5260932i bk12: 32a 5260948i bk13: 64a 5260936i bk14: 32a 5260945i bk15: 64a 5260942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.007233
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007233 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 5260405 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.88412e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3825 dram_eff=0.1004
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260944i bk9: 64a 5260939i bk10: 32a 5260948i bk11: 64a 5260949i bk12: 32a 5260943i bk13: 64a 5260942i bk14: 32a 5260944i bk15: 64a 5260935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.029963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029963 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 5260425 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.55356e-06
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3775 dram_eff=0.1017
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260945i bk9: 64a 5260941i bk10: 32a 5260941i bk11: 64a 5260941i bk12: 32a 5260945i bk13: 64a 5260940i bk14: 32a 5260941i bk15: 64a 5260938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 5260393 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.88412e-06
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=4129 dram_eff=0.093
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260948i bk9: 64a 5260941i bk10: 32a 5260951i bk11: 64a 5260943i bk12: 32a 5260951i bk13: 64a 5260944i bk14: 32a 5260949i bk15: 64a 5260937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 5260429 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.60317e-06
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3887 dram_eff=0.09879
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260942i bk9: 64a 5260942i bk10: 32a 5260949i bk11: 64a 5260939i bk12: 32a 5260950i bk13: 64a 5260937i bk14: 32a 5260944i bk15: 64a 5260929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025090
Bank_Level_Parallism_Col = 1.019964
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019964 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 5260407 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=1.61567e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=4002 dram_eff=0.09595
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260944i bk9: 64a 5260939i bk10: 32a 5260950i bk11: 64a 5260949i bk12: 32a 5260946i bk13: 64a 5260943i bk14: 32a 5260947i bk15: 64a 5260938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020484
Bank_Level_Parallism_Col = 1.018868
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018868 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 5260428 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.13214e-06
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3875 dram_eff=0.0991
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260946i bk9: 64a 5260938i bk10: 32a 5260947i bk11: 64a 5260942i bk12: 32a 5260944i bk13: 64a 5260939i bk14: 32a 5260943i bk15: 64a 5260936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003527
Bank_Level_Parallism_Col = 1.003578
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003578 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 5260398 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.31388e-06
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=4144 dram_eff=0.09266
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260948i bk9: 64a 5260937i bk10: 32a 5260951i bk11: 64a 5260945i bk12: 32a 5260952i bk13: 64a 5260945i bk14: 32a 5260950i bk15: 64a 5260934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001848
Bank_Level_Parallism_Col = 1.001876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001876 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 5260424 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.74364e-06
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5260965 n_nop=5260573 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.299e-05
n_activity=3811 dram_eff=0.1008
bk0: 0a 5260965i bk1: 0a 5260965i bk2: 0a 5260965i bk3: 0a 5260965i bk4: 0a 5260965i bk5: 0a 5260965i bk6: 0a 5260965i bk7: 0a 5260965i bk8: 32a 5260944i bk9: 64a 5260946i bk10: 32a 5260949i bk11: 64a 5260940i bk12: 32a 5260948i bk13: 64a 5260939i bk14: 32a 5260941i bk15: 64a 5260931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017986
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.000073 
total_CMD = 5260965 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 5260409 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5260965 
n_nop = 5260573 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 384 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.08345e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39449, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 42028, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 39385, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 41382, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 39762, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 41952, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 39450, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41918, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 39825, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 42696, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39628, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42124, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 39784, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 42033, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38778, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 42002, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 39404, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 42603, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 39506, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 41911, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 39500, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 41935, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 39319, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 41966, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 39097, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 42904, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 38886, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 42302, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 39554, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 42220, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 39155, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 41973, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 39131, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 41619, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 39487, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 41995, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 39176, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 41912, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 39085, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 41353, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 37950, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 42070, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 38948, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 41765, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 38672, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 42253, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 38447, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 41192, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 39000, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 41669, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 38965, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 41139, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 39334, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 41632, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 38385, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 41189, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 39181, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 42348, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 39361, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 41495, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 39197, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 42149, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 39321, Miss = 384, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 41468, Miss = 384, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2595319
L2_total_cache_misses = 24576
L2_total_cache_miss_rate = 0.0095
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 890436
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1664099
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1024
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8016
	L2_cache_stats_breakdown[LOCAL_ACC_R][TOTAL_ACCESS] = 902724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 1668195
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2595319
icnt_total_pkts_simt_to_mem=2595319
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2595319
Req_Network_cycles = 8956019
Req_Network_injected_packets_per_cycle =       0.2898 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0045

Reply_Network_injected_packets_num = 2595319
Reply_Network_cycles = 8956019
Reply_Network_injected_packets_per_cycle =        0.2898
Reply_Network_conflicts_per_cycle =        0.1467
Reply_Network_conflicts_per_cycle_util =       0.5063
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0035
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2898
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 1 sec (1321 sec)
gpgpu_simulation_rate = 150572 (inst/sec)
gpgpu_simulation_rate = 6779 (cycle/sec)
gpgpu_silicon_slowdown = 213453x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
[entropy_with_low_occupancy] iter 0: 780000.000000 ms elapsed, 780000.000000 ms min.
GPGPU-Sim: *** exit detected ***
