#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d98f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1de4460 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1d97270 .functor NOT 1, L_0x1e0ea00, C4<0>, C4<0>, C4<0>;
L_0x1db0790 .functor XOR 8, L_0x1e0e590, L_0x1e0e750, C4<00000000>, C4<00000000>;
L_0x1de5880 .functor XOR 8, L_0x1db0790, L_0x1e0e890, C4<00000000>, C4<00000000>;
v0x1e0c170_0 .net *"_ivl_10", 7 0, L_0x1e0e890;  1 drivers
v0x1e0c270_0 .net *"_ivl_12", 7 0, L_0x1de5880;  1 drivers
v0x1e0c350_0 .net *"_ivl_2", 7 0, L_0x1e0e4f0;  1 drivers
v0x1e0c410_0 .net *"_ivl_4", 7 0, L_0x1e0e590;  1 drivers
v0x1e0c4f0_0 .net *"_ivl_6", 7 0, L_0x1e0e750;  1 drivers
v0x1e0c620_0 .net *"_ivl_8", 7 0, L_0x1db0790;  1 drivers
v0x1e0c700_0 .net "areset", 0 0, L_0x1d97680;  1 drivers
v0x1e0c7a0_0 .var "clk", 0 0;
v0x1e0c840_0 .net "predict_history_dut", 6 0, v0x1e0b500_0;  1 drivers
v0x1e0c990_0 .net "predict_history_ref", 6 0, L_0x1e0e360;  1 drivers
v0x1e0ca30_0 .net "predict_pc", 6 0, L_0x1e0d5f0;  1 drivers
v0x1e0cad0_0 .net "predict_taken_dut", 0 0, v0x1e0b740_0;  1 drivers
v0x1e0cb70_0 .net "predict_taken_ref", 0 0, L_0x1e0e1a0;  1 drivers
v0x1e0cc10_0 .net "predict_valid", 0 0, v0x1e088e0_0;  1 drivers
v0x1e0ccb0_0 .var/2u "stats1", 223 0;
v0x1e0cd50_0 .var/2u "strobe", 0 0;
v0x1e0ce10_0 .net "tb_match", 0 0, L_0x1e0ea00;  1 drivers
v0x1e0cfc0_0 .net "tb_mismatch", 0 0, L_0x1d97270;  1 drivers
v0x1e0d060_0 .net "train_history", 6 0, L_0x1e0dba0;  1 drivers
v0x1e0d120_0 .net "train_mispredicted", 0 0, L_0x1e0da40;  1 drivers
v0x1e0d1c0_0 .net "train_pc", 6 0, L_0x1e0dd30;  1 drivers
v0x1e0d280_0 .net "train_taken", 0 0, L_0x1e0d820;  1 drivers
v0x1e0d320_0 .net "train_valid", 0 0, v0x1e09260_0;  1 drivers
v0x1e0d3c0_0 .net "wavedrom_enable", 0 0, v0x1e09330_0;  1 drivers
v0x1e0d460_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1e093d0_0;  1 drivers
v0x1e0d500_0 .net "wavedrom_title", 511 0, v0x1e094b0_0;  1 drivers
L_0x1e0e4f0 .concat [ 7 1 0 0], L_0x1e0e360, L_0x1e0e1a0;
L_0x1e0e590 .concat [ 7 1 0 0], L_0x1e0e360, L_0x1e0e1a0;
L_0x1e0e750 .concat [ 7 1 0 0], v0x1e0b500_0, v0x1e0b740_0;
L_0x1e0e890 .concat [ 7 1 0 0], L_0x1e0e360, L_0x1e0e1a0;
L_0x1e0ea00 .cmp/eeq 8, L_0x1e0e4f0, L_0x1de5880;
S_0x1d965f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1de4460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1d9afb0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1d9aff0 .param/l "LT" 0 3 22, C4<10>;
P_0x1d9b030 .param/l "SNT" 0 3 22, C4<00>;
P_0x1d9b070 .param/l "ST" 0 3 22, C4<11>;
P_0x1d9b0b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1d97b60 .functor XOR 7, v0x1e06a80_0, L_0x1e0d5f0, C4<0000000>, C4<0000000>;
L_0x1dc1a20 .functor XOR 7, L_0x1e0dba0, L_0x1e0dd30, C4<0000000>, C4<0000000>;
v0x1dd4350_0 .net *"_ivl_11", 0 0, L_0x1e0e0b0;  1 drivers
L_0x7f1bd9ad01c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1dd4620_0 .net *"_ivl_12", 0 0, L_0x7f1bd9ad01c8;  1 drivers
L_0x7f1bd9ad0210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d972e0_0 .net *"_ivl_16", 6 0, L_0x7f1bd9ad0210;  1 drivers
v0x1d97520_0 .net *"_ivl_4", 1 0, L_0x1e0dec0;  1 drivers
v0x1d976f0_0 .net *"_ivl_6", 8 0, L_0x1e0dfc0;  1 drivers
L_0x7f1bd9ad0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1d97c50_0 .net *"_ivl_9", 1 0, L_0x7f1bd9ad0180;  1 drivers
v0x1e06760_0 .net "areset", 0 0, L_0x1d97680;  alias, 1 drivers
v0x1e06820_0 .net "clk", 0 0, v0x1e0c7a0_0;  1 drivers
v0x1e068e0 .array "pht", 0 127, 1 0;
v0x1e069a0_0 .net "predict_history", 6 0, L_0x1e0e360;  alias, 1 drivers
v0x1e06a80_0 .var "predict_history_r", 6 0;
v0x1e06b60_0 .net "predict_index", 6 0, L_0x1d97b60;  1 drivers
v0x1e06c40_0 .net "predict_pc", 6 0, L_0x1e0d5f0;  alias, 1 drivers
v0x1e06d20_0 .net "predict_taken", 0 0, L_0x1e0e1a0;  alias, 1 drivers
v0x1e06de0_0 .net "predict_valid", 0 0, v0x1e088e0_0;  alias, 1 drivers
v0x1e06ea0_0 .net "train_history", 6 0, L_0x1e0dba0;  alias, 1 drivers
v0x1e06f80_0 .net "train_index", 6 0, L_0x1dc1a20;  1 drivers
v0x1e07060_0 .net "train_mispredicted", 0 0, L_0x1e0da40;  alias, 1 drivers
v0x1e07120_0 .net "train_pc", 6 0, L_0x1e0dd30;  alias, 1 drivers
v0x1e07200_0 .net "train_taken", 0 0, L_0x1e0d820;  alias, 1 drivers
v0x1e072c0_0 .net "train_valid", 0 0, v0x1e09260_0;  alias, 1 drivers
E_0x1da7410 .event posedge, v0x1e06760_0, v0x1e06820_0;
L_0x1e0dec0 .array/port v0x1e068e0, L_0x1e0dfc0;
L_0x1e0dfc0 .concat [ 7 2 0 0], L_0x1d97b60, L_0x7f1bd9ad0180;
L_0x1e0e0b0 .part L_0x1e0dec0, 1, 1;
L_0x1e0e1a0 .functor MUXZ 1, L_0x7f1bd9ad01c8, L_0x1e0e0b0, v0x1e088e0_0, C4<>;
L_0x1e0e360 .functor MUXZ 7, L_0x7f1bd9ad0210, v0x1e06a80_0, v0x1e088e0_0, C4<>;
S_0x1dc0d50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1d965f0;
 .timescale -12 -12;
v0x1dd3f30_0 .var/i "i", 31 0;
S_0x1e074e0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1de4460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1e07690 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1d97680 .functor BUFZ 1, v0x1e089b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f1bd9ad00a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e08170_0 .net *"_ivl_10", 0 0, L_0x7f1bd9ad00a8;  1 drivers
L_0x7f1bd9ad00f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e08250_0 .net *"_ivl_14", 6 0, L_0x7f1bd9ad00f0;  1 drivers
L_0x7f1bd9ad0138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e08330_0 .net *"_ivl_18", 6 0, L_0x7f1bd9ad0138;  1 drivers
L_0x7f1bd9ad0018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e083f0_0 .net *"_ivl_2", 6 0, L_0x7f1bd9ad0018;  1 drivers
L_0x7f1bd9ad0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e084d0_0 .net *"_ivl_6", 0 0, L_0x7f1bd9ad0060;  1 drivers
v0x1e08600_0 .net "areset", 0 0, L_0x1d97680;  alias, 1 drivers
v0x1e086a0_0 .net "clk", 0 0, v0x1e0c7a0_0;  alias, 1 drivers
v0x1e08770_0 .net "predict_pc", 6 0, L_0x1e0d5f0;  alias, 1 drivers
v0x1e08840_0 .var "predict_pc_r", 6 0;
v0x1e088e0_0 .var "predict_valid", 0 0;
v0x1e089b0_0 .var "reset", 0 0;
v0x1e08a50_0 .net "tb_match", 0 0, L_0x1e0ea00;  alias, 1 drivers
v0x1e08b10_0 .net "train_history", 6 0, L_0x1e0dba0;  alias, 1 drivers
v0x1e08c00_0 .var "train_history_r", 6 0;
v0x1e08cc0_0 .net "train_mispredicted", 0 0, L_0x1e0da40;  alias, 1 drivers
v0x1e08d90_0 .var "train_mispredicted_r", 0 0;
v0x1e08e30_0 .net "train_pc", 6 0, L_0x1e0dd30;  alias, 1 drivers
v0x1e09030_0 .var "train_pc_r", 6 0;
v0x1e090f0_0 .net "train_taken", 0 0, L_0x1e0d820;  alias, 1 drivers
v0x1e091c0_0 .var "train_taken_r", 0 0;
v0x1e09260_0 .var "train_valid", 0 0;
v0x1e09330_0 .var "wavedrom_enable", 0 0;
v0x1e093d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1e094b0_0 .var "wavedrom_title", 511 0;
E_0x1da68b0/0 .event negedge, v0x1e06820_0;
E_0x1da68b0/1 .event posedge, v0x1e06820_0;
E_0x1da68b0 .event/or E_0x1da68b0/0, E_0x1da68b0/1;
L_0x1e0d5f0 .functor MUXZ 7, L_0x7f1bd9ad0018, v0x1e08840_0, v0x1e088e0_0, C4<>;
L_0x1e0d820 .functor MUXZ 1, L_0x7f1bd9ad0060, v0x1e091c0_0, v0x1e09260_0, C4<>;
L_0x1e0da40 .functor MUXZ 1, L_0x7f1bd9ad00a8, v0x1e08d90_0, v0x1e09260_0, C4<>;
L_0x1e0dba0 .functor MUXZ 7, L_0x7f1bd9ad00f0, v0x1e08c00_0, v0x1e09260_0, C4<>;
L_0x1e0dd30 .functor MUXZ 7, L_0x7f1bd9ad0138, v0x1e09030_0, v0x1e09260_0, C4<>;
S_0x1e07750 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1e074e0;
 .timescale -12 -12;
v0x1e079b0_0 .var/2u "arfail", 0 0;
v0x1e07a90_0 .var "async", 0 0;
v0x1e07b50_0 .var/2u "datafail", 0 0;
v0x1e07bf0_0 .var/2u "srfail", 0 0;
E_0x1da6660 .event posedge, v0x1e06820_0;
E_0x1d899f0 .event negedge, v0x1e06820_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1da6660;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da6660;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1d899f0;
    %load/vec4 v0x1e08a50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e07b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %wait E_0x1da6660;
    %load/vec4 v0x1e08a50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e079b0_0, 0, 1;
    %wait E_0x1da6660;
    %load/vec4 v0x1e08a50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e07bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %load/vec4 v0x1e07bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1e079b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1e07a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1e07b50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1e07a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1e07cb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1e074e0;
 .timescale -12 -12;
v0x1e07eb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e07f90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1e074e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e09730 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1de4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1e0a180_0 .net "areset", 0 0, L_0x1d97680;  alias, 1 drivers
v0x1e0a290_0 .net "clk", 0 0, v0x1e0c7a0_0;  alias, 1 drivers
v0x1e0a3a0_0 .var "global_history", 6 0;
v0x1e0a440 .array "pht", 0 127, 1 0;
v0x1e0b500_0 .var "predict_history", 6 0;
v0x1e0b630_0 .net "predict_pc", 6 0, L_0x1e0d5f0;  alias, 1 drivers
v0x1e0b740_0 .var "predict_taken", 0 0;
v0x1e0b800_0 .net "predict_valid", 0 0, v0x1e088e0_0;  alias, 1 drivers
v0x1e0b8f0_0 .net "train_history", 6 0, L_0x1e0dba0;  alias, 1 drivers
v0x1e0b9b0_0 .net "train_mispredicted", 0 0, L_0x1e0da40;  alias, 1 drivers
v0x1e0baa0_0 .net "train_pc", 6 0, L_0x1e0dd30;  alias, 1 drivers
v0x1e0bbb0_0 .net "train_taken", 0 0, L_0x1e0d820;  alias, 1 drivers
v0x1e0bca0_0 .net "train_valid", 0 0, v0x1e09260_0;  alias, 1 drivers
v0x1e0a440_0 .array/port v0x1e0a440, 0;
E_0x1dec2e0/0 .event anyedge, v0x1e06de0_0, v0x1e0a3a0_0, v0x1e06c40_0, v0x1e0a440_0;
v0x1e0a440_1 .array/port v0x1e0a440, 1;
v0x1e0a440_2 .array/port v0x1e0a440, 2;
v0x1e0a440_3 .array/port v0x1e0a440, 3;
v0x1e0a440_4 .array/port v0x1e0a440, 4;
E_0x1dec2e0/1 .event anyedge, v0x1e0a440_1, v0x1e0a440_2, v0x1e0a440_3, v0x1e0a440_4;
v0x1e0a440_5 .array/port v0x1e0a440, 5;
v0x1e0a440_6 .array/port v0x1e0a440, 6;
v0x1e0a440_7 .array/port v0x1e0a440, 7;
v0x1e0a440_8 .array/port v0x1e0a440, 8;
E_0x1dec2e0/2 .event anyedge, v0x1e0a440_5, v0x1e0a440_6, v0x1e0a440_7, v0x1e0a440_8;
v0x1e0a440_9 .array/port v0x1e0a440, 9;
v0x1e0a440_10 .array/port v0x1e0a440, 10;
v0x1e0a440_11 .array/port v0x1e0a440, 11;
v0x1e0a440_12 .array/port v0x1e0a440, 12;
E_0x1dec2e0/3 .event anyedge, v0x1e0a440_9, v0x1e0a440_10, v0x1e0a440_11, v0x1e0a440_12;
v0x1e0a440_13 .array/port v0x1e0a440, 13;
v0x1e0a440_14 .array/port v0x1e0a440, 14;
v0x1e0a440_15 .array/port v0x1e0a440, 15;
v0x1e0a440_16 .array/port v0x1e0a440, 16;
E_0x1dec2e0/4 .event anyedge, v0x1e0a440_13, v0x1e0a440_14, v0x1e0a440_15, v0x1e0a440_16;
v0x1e0a440_17 .array/port v0x1e0a440, 17;
v0x1e0a440_18 .array/port v0x1e0a440, 18;
v0x1e0a440_19 .array/port v0x1e0a440, 19;
v0x1e0a440_20 .array/port v0x1e0a440, 20;
E_0x1dec2e0/5 .event anyedge, v0x1e0a440_17, v0x1e0a440_18, v0x1e0a440_19, v0x1e0a440_20;
v0x1e0a440_21 .array/port v0x1e0a440, 21;
v0x1e0a440_22 .array/port v0x1e0a440, 22;
v0x1e0a440_23 .array/port v0x1e0a440, 23;
v0x1e0a440_24 .array/port v0x1e0a440, 24;
E_0x1dec2e0/6 .event anyedge, v0x1e0a440_21, v0x1e0a440_22, v0x1e0a440_23, v0x1e0a440_24;
v0x1e0a440_25 .array/port v0x1e0a440, 25;
v0x1e0a440_26 .array/port v0x1e0a440, 26;
v0x1e0a440_27 .array/port v0x1e0a440, 27;
v0x1e0a440_28 .array/port v0x1e0a440, 28;
E_0x1dec2e0/7 .event anyedge, v0x1e0a440_25, v0x1e0a440_26, v0x1e0a440_27, v0x1e0a440_28;
v0x1e0a440_29 .array/port v0x1e0a440, 29;
v0x1e0a440_30 .array/port v0x1e0a440, 30;
v0x1e0a440_31 .array/port v0x1e0a440, 31;
v0x1e0a440_32 .array/port v0x1e0a440, 32;
E_0x1dec2e0/8 .event anyedge, v0x1e0a440_29, v0x1e0a440_30, v0x1e0a440_31, v0x1e0a440_32;
v0x1e0a440_33 .array/port v0x1e0a440, 33;
v0x1e0a440_34 .array/port v0x1e0a440, 34;
v0x1e0a440_35 .array/port v0x1e0a440, 35;
v0x1e0a440_36 .array/port v0x1e0a440, 36;
E_0x1dec2e0/9 .event anyedge, v0x1e0a440_33, v0x1e0a440_34, v0x1e0a440_35, v0x1e0a440_36;
v0x1e0a440_37 .array/port v0x1e0a440, 37;
v0x1e0a440_38 .array/port v0x1e0a440, 38;
v0x1e0a440_39 .array/port v0x1e0a440, 39;
v0x1e0a440_40 .array/port v0x1e0a440, 40;
E_0x1dec2e0/10 .event anyedge, v0x1e0a440_37, v0x1e0a440_38, v0x1e0a440_39, v0x1e0a440_40;
v0x1e0a440_41 .array/port v0x1e0a440, 41;
v0x1e0a440_42 .array/port v0x1e0a440, 42;
v0x1e0a440_43 .array/port v0x1e0a440, 43;
v0x1e0a440_44 .array/port v0x1e0a440, 44;
E_0x1dec2e0/11 .event anyedge, v0x1e0a440_41, v0x1e0a440_42, v0x1e0a440_43, v0x1e0a440_44;
v0x1e0a440_45 .array/port v0x1e0a440, 45;
v0x1e0a440_46 .array/port v0x1e0a440, 46;
v0x1e0a440_47 .array/port v0x1e0a440, 47;
v0x1e0a440_48 .array/port v0x1e0a440, 48;
E_0x1dec2e0/12 .event anyedge, v0x1e0a440_45, v0x1e0a440_46, v0x1e0a440_47, v0x1e0a440_48;
v0x1e0a440_49 .array/port v0x1e0a440, 49;
v0x1e0a440_50 .array/port v0x1e0a440, 50;
v0x1e0a440_51 .array/port v0x1e0a440, 51;
v0x1e0a440_52 .array/port v0x1e0a440, 52;
E_0x1dec2e0/13 .event anyedge, v0x1e0a440_49, v0x1e0a440_50, v0x1e0a440_51, v0x1e0a440_52;
v0x1e0a440_53 .array/port v0x1e0a440, 53;
v0x1e0a440_54 .array/port v0x1e0a440, 54;
v0x1e0a440_55 .array/port v0x1e0a440, 55;
v0x1e0a440_56 .array/port v0x1e0a440, 56;
E_0x1dec2e0/14 .event anyedge, v0x1e0a440_53, v0x1e0a440_54, v0x1e0a440_55, v0x1e0a440_56;
v0x1e0a440_57 .array/port v0x1e0a440, 57;
v0x1e0a440_58 .array/port v0x1e0a440, 58;
v0x1e0a440_59 .array/port v0x1e0a440, 59;
v0x1e0a440_60 .array/port v0x1e0a440, 60;
E_0x1dec2e0/15 .event anyedge, v0x1e0a440_57, v0x1e0a440_58, v0x1e0a440_59, v0x1e0a440_60;
v0x1e0a440_61 .array/port v0x1e0a440, 61;
v0x1e0a440_62 .array/port v0x1e0a440, 62;
v0x1e0a440_63 .array/port v0x1e0a440, 63;
v0x1e0a440_64 .array/port v0x1e0a440, 64;
E_0x1dec2e0/16 .event anyedge, v0x1e0a440_61, v0x1e0a440_62, v0x1e0a440_63, v0x1e0a440_64;
v0x1e0a440_65 .array/port v0x1e0a440, 65;
v0x1e0a440_66 .array/port v0x1e0a440, 66;
v0x1e0a440_67 .array/port v0x1e0a440, 67;
v0x1e0a440_68 .array/port v0x1e0a440, 68;
E_0x1dec2e0/17 .event anyedge, v0x1e0a440_65, v0x1e0a440_66, v0x1e0a440_67, v0x1e0a440_68;
v0x1e0a440_69 .array/port v0x1e0a440, 69;
v0x1e0a440_70 .array/port v0x1e0a440, 70;
v0x1e0a440_71 .array/port v0x1e0a440, 71;
v0x1e0a440_72 .array/port v0x1e0a440, 72;
E_0x1dec2e0/18 .event anyedge, v0x1e0a440_69, v0x1e0a440_70, v0x1e0a440_71, v0x1e0a440_72;
v0x1e0a440_73 .array/port v0x1e0a440, 73;
v0x1e0a440_74 .array/port v0x1e0a440, 74;
v0x1e0a440_75 .array/port v0x1e0a440, 75;
v0x1e0a440_76 .array/port v0x1e0a440, 76;
E_0x1dec2e0/19 .event anyedge, v0x1e0a440_73, v0x1e0a440_74, v0x1e0a440_75, v0x1e0a440_76;
v0x1e0a440_77 .array/port v0x1e0a440, 77;
v0x1e0a440_78 .array/port v0x1e0a440, 78;
v0x1e0a440_79 .array/port v0x1e0a440, 79;
v0x1e0a440_80 .array/port v0x1e0a440, 80;
E_0x1dec2e0/20 .event anyedge, v0x1e0a440_77, v0x1e0a440_78, v0x1e0a440_79, v0x1e0a440_80;
v0x1e0a440_81 .array/port v0x1e0a440, 81;
v0x1e0a440_82 .array/port v0x1e0a440, 82;
v0x1e0a440_83 .array/port v0x1e0a440, 83;
v0x1e0a440_84 .array/port v0x1e0a440, 84;
E_0x1dec2e0/21 .event anyedge, v0x1e0a440_81, v0x1e0a440_82, v0x1e0a440_83, v0x1e0a440_84;
v0x1e0a440_85 .array/port v0x1e0a440, 85;
v0x1e0a440_86 .array/port v0x1e0a440, 86;
v0x1e0a440_87 .array/port v0x1e0a440, 87;
v0x1e0a440_88 .array/port v0x1e0a440, 88;
E_0x1dec2e0/22 .event anyedge, v0x1e0a440_85, v0x1e0a440_86, v0x1e0a440_87, v0x1e0a440_88;
v0x1e0a440_89 .array/port v0x1e0a440, 89;
v0x1e0a440_90 .array/port v0x1e0a440, 90;
v0x1e0a440_91 .array/port v0x1e0a440, 91;
v0x1e0a440_92 .array/port v0x1e0a440, 92;
E_0x1dec2e0/23 .event anyedge, v0x1e0a440_89, v0x1e0a440_90, v0x1e0a440_91, v0x1e0a440_92;
v0x1e0a440_93 .array/port v0x1e0a440, 93;
v0x1e0a440_94 .array/port v0x1e0a440, 94;
v0x1e0a440_95 .array/port v0x1e0a440, 95;
v0x1e0a440_96 .array/port v0x1e0a440, 96;
E_0x1dec2e0/24 .event anyedge, v0x1e0a440_93, v0x1e0a440_94, v0x1e0a440_95, v0x1e0a440_96;
v0x1e0a440_97 .array/port v0x1e0a440, 97;
v0x1e0a440_98 .array/port v0x1e0a440, 98;
v0x1e0a440_99 .array/port v0x1e0a440, 99;
v0x1e0a440_100 .array/port v0x1e0a440, 100;
E_0x1dec2e0/25 .event anyedge, v0x1e0a440_97, v0x1e0a440_98, v0x1e0a440_99, v0x1e0a440_100;
v0x1e0a440_101 .array/port v0x1e0a440, 101;
v0x1e0a440_102 .array/port v0x1e0a440, 102;
v0x1e0a440_103 .array/port v0x1e0a440, 103;
v0x1e0a440_104 .array/port v0x1e0a440, 104;
E_0x1dec2e0/26 .event anyedge, v0x1e0a440_101, v0x1e0a440_102, v0x1e0a440_103, v0x1e0a440_104;
v0x1e0a440_105 .array/port v0x1e0a440, 105;
v0x1e0a440_106 .array/port v0x1e0a440, 106;
v0x1e0a440_107 .array/port v0x1e0a440, 107;
v0x1e0a440_108 .array/port v0x1e0a440, 108;
E_0x1dec2e0/27 .event anyedge, v0x1e0a440_105, v0x1e0a440_106, v0x1e0a440_107, v0x1e0a440_108;
v0x1e0a440_109 .array/port v0x1e0a440, 109;
v0x1e0a440_110 .array/port v0x1e0a440, 110;
v0x1e0a440_111 .array/port v0x1e0a440, 111;
v0x1e0a440_112 .array/port v0x1e0a440, 112;
E_0x1dec2e0/28 .event anyedge, v0x1e0a440_109, v0x1e0a440_110, v0x1e0a440_111, v0x1e0a440_112;
v0x1e0a440_113 .array/port v0x1e0a440, 113;
v0x1e0a440_114 .array/port v0x1e0a440, 114;
v0x1e0a440_115 .array/port v0x1e0a440, 115;
v0x1e0a440_116 .array/port v0x1e0a440, 116;
E_0x1dec2e0/29 .event anyedge, v0x1e0a440_113, v0x1e0a440_114, v0x1e0a440_115, v0x1e0a440_116;
v0x1e0a440_117 .array/port v0x1e0a440, 117;
v0x1e0a440_118 .array/port v0x1e0a440, 118;
v0x1e0a440_119 .array/port v0x1e0a440, 119;
v0x1e0a440_120 .array/port v0x1e0a440, 120;
E_0x1dec2e0/30 .event anyedge, v0x1e0a440_117, v0x1e0a440_118, v0x1e0a440_119, v0x1e0a440_120;
v0x1e0a440_121 .array/port v0x1e0a440, 121;
v0x1e0a440_122 .array/port v0x1e0a440, 122;
v0x1e0a440_123 .array/port v0x1e0a440, 123;
v0x1e0a440_124 .array/port v0x1e0a440, 124;
E_0x1dec2e0/31 .event anyedge, v0x1e0a440_121, v0x1e0a440_122, v0x1e0a440_123, v0x1e0a440_124;
v0x1e0a440_125 .array/port v0x1e0a440, 125;
v0x1e0a440_126 .array/port v0x1e0a440, 126;
v0x1e0a440_127 .array/port v0x1e0a440, 127;
E_0x1dec2e0/32 .event anyedge, v0x1e0a440_125, v0x1e0a440_126, v0x1e0a440_127;
E_0x1dec2e0 .event/or E_0x1dec2e0/0, E_0x1dec2e0/1, E_0x1dec2e0/2, E_0x1dec2e0/3, E_0x1dec2e0/4, E_0x1dec2e0/5, E_0x1dec2e0/6, E_0x1dec2e0/7, E_0x1dec2e0/8, E_0x1dec2e0/9, E_0x1dec2e0/10, E_0x1dec2e0/11, E_0x1dec2e0/12, E_0x1dec2e0/13, E_0x1dec2e0/14, E_0x1dec2e0/15, E_0x1dec2e0/16, E_0x1dec2e0/17, E_0x1dec2e0/18, E_0x1dec2e0/19, E_0x1dec2e0/20, E_0x1dec2e0/21, E_0x1dec2e0/22, E_0x1dec2e0/23, E_0x1dec2e0/24, E_0x1dec2e0/25, E_0x1dec2e0/26, E_0x1dec2e0/27, E_0x1dec2e0/28, E_0x1dec2e0/29, E_0x1dec2e0/30, E_0x1dec2e0/31, E_0x1dec2e0/32;
S_0x1e09e80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1e09730;
 .timescale 0 0;
v0x1e0a080_0 .var/i "i", 31 0;
S_0x1e0bf50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1de4460;
 .timescale -12 -12;
E_0x1dec5d0 .event anyedge, v0x1e0cd50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e0cd50_0;
    %nor/r;
    %assign/vec4 v0x1e0cd50_0, 0;
    %wait E_0x1dec5d0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e074e0;
T_4 ;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e088e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e08d90_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1e09030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e088e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1e08840_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e07a90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1e07750;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e07f90;
    %join;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e088e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e08840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e088e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e09030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e08d90_0, 0;
    %wait E_0x1d899f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da6660;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da6660;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e07f90;
    %join;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e08840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e088e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e09030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e08d90_0, 0;
    %wait E_0x1d899f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089b0_0, 0;
    %wait E_0x1da6660;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da6660;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %wait E_0x1da6660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e09260_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da6660;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e07f90;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da68b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1e09260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e091c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1e09030_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1e08840_0, 0;
    %assign/vec4 v0x1e088e0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1e08c00_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1e08d90_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d965f0;
T_5 ;
    %wait E_0x1da7410;
    %load/vec4 v0x1e06760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1dc0d50;
    %jmp t_0;
    .scope S_0x1dc0d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dd3f30_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1dd3f30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1dd3f30_0;
    %store/vec4a v0x1e068e0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1dd3f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1dd3f30_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1d965f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e06a80_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e06de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1e06a80_0;
    %load/vec4 v0x1e06d20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1e06a80_0, 0;
T_5.5 ;
    %load/vec4 v0x1e072c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1e06f80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e068e0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1e07200_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1e06f80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e068e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1e06f80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e068e0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1e06f80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e068e0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1e07200_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1e06f80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e068e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1e06f80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e068e0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1e07060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1e06ea0_0;
    %load/vec4 v0x1e07200_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1e06a80_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e09730;
T_6 ;
    %wait E_0x1dec2e0;
    %load/vec4 v0x1e0b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1e0a3a0_0;
    %store/vec4 v0x1e0b500_0, 0, 7;
    %load/vec4 v0x1e0b630_0;
    %load/vec4 v0x1e0a3a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e0a440, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1e0b740_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e0b740_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e0b500_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1e09730;
T_7 ;
    %wait E_0x1da7410;
    %load/vec4 v0x1e0a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e0a3a0_0, 0;
    %fork t_3, S_0x1e09e80;
    %jmp t_2;
    .scope S_0x1e09e80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e0a080_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1e0a080_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1e0a080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e0a440, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e0a080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e0a080_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1e09730;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e0bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1e0bbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1e0baa0_0;
    %load/vec4 v0x1e0b8f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e0a440, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1e0baa0_0;
    %load/vec4 v0x1e0b8f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e0a440, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1e0baa0_0;
    %load/vec4 v0x1e0b8f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e0a440, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1e0baa0_0;
    %load/vec4 v0x1e0b8f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e0a440, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x1e0baa0_0;
    %load/vec4 v0x1e0b8f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e0a440, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1e0baa0_0;
    %load/vec4 v0x1e0b8f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e0a440, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x1e0b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1e0b8f0_0;
    %assign/vec4 v0x1e0a3a0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1e0a3a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1e0bbb0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1e0a3a0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1de4460;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e0c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e0cd50_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1de4460;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e0c7a0_0;
    %inv;
    %store/vec4 v0x1e0c7a0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1de4460;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e086a0_0, v0x1e0cfc0_0, v0x1e0c7a0_0, v0x1e0c700_0, v0x1e0cc10_0, v0x1e0ca30_0, v0x1e0d320_0, v0x1e0d280_0, v0x1e0d120_0, v0x1e0d060_0, v0x1e0d1c0_0, v0x1e0cb70_0, v0x1e0cad0_0, v0x1e0c990_0, v0x1e0c840_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1de4460;
T_11 ;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1de4460;
T_12 ;
    %wait E_0x1da68b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e0ccb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
    %load/vec4 v0x1e0ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e0ccb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1e0cb70_0;
    %load/vec4 v0x1e0cb70_0;
    %load/vec4 v0x1e0cad0_0;
    %xor;
    %load/vec4 v0x1e0cb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1e0c990_0;
    %load/vec4 v0x1e0c990_0;
    %load/vec4 v0x1e0c840_0;
    %xor;
    %load/vec4 v0x1e0c990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1e0ccb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e0ccb0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response26/top_module.sv";
