<div id="pf3d" class="pf w0 h0" data-page-no="3d"><div class="pc pc3d w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg3d.png"/><div class="t m0 x83 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-16.<span class="_ _1a"> </span>Reference links to related information (continued)</div><div class="t m0 x37 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x94 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Transfer<span class="_ _62"> </span>Flash memory</div><div class="t m0 xb4 h7 y1a8 ff2 fs4 fc0 sc0 ls0">controller</div><div class="t m0 xb7 h7 y1a7 ff2 fs4 fc1 sc0 ls0 ws0">Flash memory controller</div><div class="t m0 x9 he y404 ff1 fs1 fc0 sc0 ls0 ws0">3.4.6<span class="_ _b"> </span>Crossbar-Light Switch Configuration</div><div class="t m0 x9 hf y405 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y406 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c xbe y407 wc h23"><div class="t m0 x2e h7 y408 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar Switch</div><div class="t m0 xb8 h7 y409 ff2 fs4 fc0 sc0 ls0 ws0">Sla<span class="_ _16"></span>ve Modules</div><div class="t m0 xbf h7 y40a ff2 fs4 fc0 sc0 ls0 ws0">Master Modules</div><div class="t m2 x37 h24 y40b ff2 fse fc0 sc0 ls0 ws1be">M2 <span class="v0">M0</span></div><div class="t m2 x3 h25 y40c ff2 fse fc0 sc0 ls0">S0</div><div class="t m2 x3 h25 y40d ff2 fse fc0 sc0 ls0">S2</div><div class="t m0 xc0 h1a y40e ff2 fsb fc0 sc0 ls0 ws0">ARM core</div><div class="t m0 xc1 h1a y40f ff2 fsb fc0 sc0 ls0 ws0">unified bus</div><div class="t m0 xa6 h26 y410 ff2 fsf fc0 sc0 ls0">DMA</div><div class="t m0 x27 h27 y411 ff2 fsf fc0 sc0 ls0 ws1bf">Flash<span class="_ _b5"></span><span class="ff3 fs2 ws0"> </span></div><div class="t m0 x1b h26 y412 ff2 fsf fc0 sc0 ls0">controller</div><div class="t m2 x3 h25 y413 ff2 fse fc0 sc0 ls0">S1</div><div class="t m0 xa8 h26 y414 ff2 fsf fc0 sc0 ls0">SRAML</div><div class="t m2 x1e h26 y415 ff2 fsf fc0 sc0 ls0">BME</div><div class="t m0 xf h1a y416 ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 x44 h1a y417 ff2 fsb fc0 sc0 ls0 ws0">bridge 0</div><div class="t m0 x7c h1a y418 ff2 fsb fc0 sc0 ls0">GPIO</div><div class="t m0 xa h1a y419 ff2 fsb fc0 sc0 ls0">controller</div><div class="t m0 xaf h26 y41a ff2 fsf fc0 sc0 ls0">SRAMU</div><div class="t m0 xbb h1a y41b ff2 fsb fc0 sc0 ls0">Peripherals</div><div class="t m0 xa6 h26 y41c ff2 fsf fc0 sc0 ls0">USB</div><div class="t m2 x37 h25 y41d ff2 fse fc0 sc0 ls0">M3</div></div><div class="t m0 xb8 h9 y41e ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-9. Crossbar-Light switch integration</div><div class="t m0 x8 h9 y41f ff1 fs2 fc0 sc0 ls0 ws0">Table 3-17.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y420 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y421 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _b6"> </span>Crossbar switch<span class="_ _b7"> </span><span class="fc1">Crossbar Switch</span></div><div class="t m0 x4b h7 y422 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y423 ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x89 h7 y424 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch master<span class="_ _1a"> </span>ARM Cortex-M0+ core<span class="_ _78"> </span><span class="fc1">ARM Cortex-M0+ core</span></div><div class="t m0 x89 h7 y425 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch master<span class="_ _4a"> </span>DMA controller<span class="_ _b8"> </span><span class="fc1">DMA controller</span></div><div class="t m0 x89 h7 y426 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch master<span class="_ _2d"> </span>USB FS/LS<span class="_ _b9"> </span><span class="fc1">USB FS/LS</span></div><div class="t m0 x9a h7 y427 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch slave<span class="_ _99"> </span>Flash memory</div><div class="t m0 xb4 h7 y428 ff2 fs4 fc0 sc0 ls0">controller</div><div class="t m0 xb7 h7 y427 ff2 fs4 fc1 sc0 ls0 ws0">Flash memory controller</div><div class="t m0 x9a h7 y429 ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch slave<span class="_ _4a"> </span>SRAM controller<span class="_ _ba"> </span><span class="fc1">SRAM configuration</span></div><div class="t m0 x1b h7 y42a ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>61</div><a class="l" href="#pf4a" data-dest-detail='[74,"XYZ",null,385.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:358.542000px;bottom:675.600000px;width:96.516000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf14b" data-dest-detail='[331,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.045000px;bottom:200.675000px;width:65.511000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:185.175000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:169.675000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30" data-dest-detail='[48,"XYZ",null,365.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:361.917000px;bottom:154.175000px;width:89.766000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf42" data-dest-detail='[66,"XYZ",null,270.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:377.046000px;bottom:138.675000px;width:59.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf5b" data-dest-detail='[91,"XYZ",null,350,null]'><div class="d m1" style="border-style:none;position:absolute;left:383.792000px;bottom:123.175000px;width:46.017000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4a" data-dest-detail='[74,"XYZ",null,385.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:358.542000px;bottom:107.675000px;width:96.516000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4b" data-dest-detail='[75,"XYZ",null,387.776,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.786000px;bottom:81.175000px;width:80.028000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
