yosys -p "synth_ice40 -abc2 -blif ./test.blif" src/mon_exp_top.v src/mon_exp.v src/mon_prod.v src/bram.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2015  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.5+461 (git sha1 22c549a, clang 3.4 -fPIC -Os)


-- Parsing `src/mon_exp_top.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/mon_exp_top.v' to AST representation.
Generating RTLIL representation for module `\mon_exp_top'.
Successfully finished Verilog frontend.

-- Parsing `src/mon_exp.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/mon_exp.v' to AST representation.
Generating RTLIL representation for module `\mon_exp'.
Warning: System task `$display' outside initial block is unsupported at src/mon_exp.v:98.
Warning: System task `$display' outside initial block is unsupported at src/mon_exp.v:99.
Warning: System task `$display' outside initial block is unsupported at src/mon_exp.v:115.
Successfully finished Verilog frontend.

-- Parsing `src/mon_prod.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/mon_prod.v' to AST representation.
Generating RTLIL representation for module `\mon_prod'.
Warning: System task `$display' outside initial block is unsupported at src/mon_prod.v:123.
Warning: System task `$display' outside initial block is unsupported at src/mon_prod.v:144.
Warning: System task `$display' outside initial block is unsupported at src/mon_prod.v:157.
Warning: System task `$display' outside initial block is unsupported at src/mon_prod.v:211.
Warning: System task `$display' outside initial block is unsupported at src/mon_prod.v:216.
Warning: System task `$display' outside initial block is unsupported at src/mon_prod.v:226.
Generating RTLIL representation for module `\shift_add_mult2'.
Successfully finished Verilog frontend.

-- Parsing `src/bram.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/bram.v' to AST representation.
Generating RTLIL representation for module `\bram'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -abc2 -blif ./test.blif' --

5. Executing SYNTH_ICE40 pass.

5.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Successfully finished Verilog frontend.

5.2. Executing HIERARCHY pass (managing design hierarchy).

5.2.1. Finding top of design hierarchy..
root of   0 design levels: bram                
root of   0 design levels: shift_add_mult2     
root of   1 design levels: mon_prod            
root of   2 design levels: mon_exp             
root of   3 design levels: mon_exp_top         
Automatically selected mon_exp_top as design top module.

5.2.2. Analyzing design hierarchy..
Top module:  \mon_exp_top
Used module:     \bram
Used module:     \mon_exp
Used module:         \mon_prod
Used module:             \shift_add_mult2

5.2.3. Analyzing design hierarchy..
Top module:  \mon_exp_top
Used module:     \bram
Used module:     \mon_exp
Used module:         \mon_prod
Used module:             \shift_add_mult2
Removed 0 unused modules.

5.3. Executing PROC pass (convert processes to netlists).

5.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\mon_prod.$proc$src/mon_prod.v:115$32'.
Cleaned up 1 empty switch.

5.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\mon_prod.$proc$src/mon_prod.v:106$60'.
  Setting init value: \small_mult = 1'0
Found init rule in `\mon_prod.$proc$src/mon_prod.v:104$59'.
  Setting init value: \big_mult = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\mon_prod.$proc$src/mon_prod.v:85$58'.
  Setting init value: \state = 4'0000
Found init rule in `\mon_prod.$proc$src/mon_prod.v:84$57'.
  Setting init value: \B = 1024'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
Found init rule in `\mon_prod.$proc$src/mon_prod.v:83$56'.
  Setting init value: \A = 1024'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
Found init rule in `\mon_prod.$proc$src/mon_prod.v:70$55'.
  Setting init value: \P = 1025'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\mon_prod.$proc$src/mon_prod.v:67$54'.
  Setting init value: \wr_en = 1'0
Found init rule in `\mon_prod.$proc$src/mon_prod.v:65$53'.
  Setting init value: \wr_addr = 8'00000000
Found init rule in `\mon_prod.$proc$src/mon_prod.v:62$52'.
  Setting init value: \rd_addr = 8'00000000
Found init rule in `\mon_exp.$proc$src/mon_exp.v:60$29'.
  Setting init value: \state = 3'000
Found init rule in `\mon_exp.$proc$src/mon_exp.v:55$28'.
  Setting init value: \old_mp_start = 1'0
Found init rule in `\mon_exp.$proc$src/mon_exp.v:54$27'.
  Setting init value: \mp_start = 1'0
Found init rule in `\mon_exp.$proc$src/mon_exp.v:49$26'.
  Setting init value: \stop = 1'0
Found init rule in `\mon_exp_top.$proc$src/mon_exp_top.v:20$3'.
  Setting init value: \clk = 1'0

5.3.4. Executing PROC_ARST pass (detect async resets in processes).

5.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bram.$proc$src/bram.v:27$74'.
     1/2: $0$memwr$\memory$src/bram.v:28$62_DATA[511:0]$76
     2/2: $0$memwr$\memory$src/bram.v:28$62_ADDR[7:0]$75
Creating decoders for process `\bram.$proc$src/bram.v:31$67'.
     1/4: $0\RD_DATA[511:0]
     2/4: $0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70
     3/4: $0$memwr$\memory$src/bram.v:34$63_DATA[511:0]$69
     4/4: $0$memwr$\memory$src/bram.v:34$63_ADDR[7:0]$68
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:106$60'.
     1/1: $2\small_mult[0:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:104$59'.
     1/1: $2\big_mult[1023:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:85$58'.
     1/1: $2\state[3:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:84$57'.
     1/1: $2\B[1023:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:83$56'.
     1/1: $1\A[1023:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:70$55'.
     1/1: $3\P[1024:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:67$54'.
     1/1: $1\wr_en[0:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:65$53'.
     1/1: $1\wr_addr[7:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:62$52'.
     1/1: $1\rd_addr[7:0]
Creating decoders for process `\mon_prod.$proc$src/mon_prod.v:115$32'.
     1/19: $2\P[1024:0]
     2/19: $1\small_mult[0:0]
     3/19: $1\big_mult[1023:0]
     4/19: $1\count[9:0]
     5/19: $1\state[3:0]
     6/19: $1\P[1024:0]
     7/19: $1\B[1023:0]
     8/19: $0\small_mult[0:0]
     9/19: $0\big_mult[1023:0]
    10/19: $0\count[9:0]
    11/19: $0\state[3:0]
    12/19: $0\P[1024:0]
    13/19: $0\B[1023:0]
    14/19: $0\rd_addr[7:0]
    15/19: $0\wr_en[0:0]
    16/19: $0\wr_data[511:0]
    17/19: $0\wr_addr[7:0]
    18/19: $0\stop[0:0]
    19/19: $0\A[1023:0]
Creating decoders for process `\mon_exp.$proc$src/mon_exp.v:60$29'.
     1/1: $6\state[2:0]
Creating decoders for process `\mon_exp.$proc$src/mon_exp.v:55$28'.
     1/1: $1\old_mp_start[0:0]
Creating decoders for process `\mon_exp.$proc$src/mon_exp.v:54$27'.
     1/1: $7\mp_start[0:0]
Creating decoders for process `\mon_exp.$proc$src/mon_exp.v:49$26'.
     1/1: $1\stop[0:0]
Creating decoders for process `\mon_exp.$proc$src/mon_exp.v:81$4'.
     1/24: $6\mp_start[0:0]
     2/24: $5\state[2:0]
     3/24: $5\mp_start[0:0]
     4/24: $3\op_code[1:0]
     5/24: $4\state[2:0]
     6/24: $4\mp_start[0:0]
     7/24: $2\op_code[1:0]
     8/24: $3\idx[9:0]
     9/24: $3\state[2:0]
    10/24: $3\mp_start[0:0]
    11/24: $2\state[2:0]
    12/24: $2\idx[9:0]
    13/24: $1\idx[9:0]
    14/24: $1\state[2:0]
    15/24: $2\mp_start[0:0]
    16/24: $1\op_code[1:0]
    17/24: $1\mp_start[0:0]
    18/24: $0\old_mp_stop[0:0]
    19/24: $0\idx[9:0]
    20/24: $0\state[2:0]
    21/24: $0\mp_start[0:0]
    22/24: $0\op_code[1:0]
    23/24: $0\old_mp_start[0:0]
    24/24: $0\stop[0:0]
Creating decoders for process `\mon_exp_top.$proc$src/mon_exp_top.v:20$3'.
     1/1: $1\clk[0:0]
Creating decoders for process `\mon_exp_top.$proc$src/mon_exp_top.v:21$1'.
     1/1: $0\clk[0:0]

5.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bram.$memwr$\memory$src/bram.v:28$62_ADDR' from process `\bram.$proc$src/bram.v:27$74'.
No latch inferred for signal `\bram.$memwr$\memory$src/bram.v:28$62_DATA' from process `\bram.$proc$src/bram.v:27$74'.
No latch inferred for signal `\mon_exp_top.\clk' from process `\mon_exp_top.$proc$src/mon_exp_top.v:21$1'.

5.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\bram.\RD_DATA' using process `\bram.$proc$src/bram.v:31$67'.
  created $dff cell `$procdff$445' with positive edge clock.
Creating register for signal `\bram.$memwr$\memory$src/bram.v:34$63_ADDR' using process `\bram.$proc$src/bram.v:31$67'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `\bram.$memwr$\memory$src/bram.v:34$63_DATA' using process `\bram.$proc$src/bram.v:31$67'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\bram.$memwr$\memory$src/bram.v:34$63_EN' using process `\bram.$proc$src/bram.v:31$67'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\mon_prod.\A' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\mon_prod.\B' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\mon_prod.\P' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\mon_prod.\stop' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\mon_prod.\wr_addr' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\mon_prod.\wr_data' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\mon_prod.\wr_en' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\mon_prod.\rd_addr' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\mon_prod.\state' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\mon_prod.\count' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\mon_prod.\big_mult' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\mon_prod.\small_mult' using process `\mon_prod.$proc$src/mon_prod.v:115$32'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\mon_exp.\stop' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\mon_exp.\op_code' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\mon_exp.\mp_start' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\mon_exp.\old_mp_start' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\mon_exp.\old_mp_stop' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\mon_exp.\state' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\mon_exp.\idx' using process `\mon_exp.$proc$src/mon_exp.v:81$4'.
  created $dff cell `$procdff$467' with positive edge clock.

5.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `bram.$proc$src/bram.v:27$74'.
Found and cleaned up 1 empty switch in `\bram.$proc$src/bram.v:31$67'.
Removing empty process `bram.$proc$src/bram.v:31$67'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:106$60'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:104$59'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:85$58'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:84$57'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:83$56'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:70$55'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:67$54'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:65$53'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:62$52'.
Found and cleaned up 3 empty switches in `\mon_prod.$proc$src/mon_prod.v:115$32'.
Removing empty process `mon_prod.$proc$src/mon_prod.v:115$32'.
Removing empty process `mon_exp.$proc$src/mon_exp.v:60$29'.
Removing empty process `mon_exp.$proc$src/mon_exp.v:55$28'.
Removing empty process `mon_exp.$proc$src/mon_exp.v:54$27'.
Removing empty process `mon_exp.$proc$src/mon_exp.v:49$26'.
Found and cleaned up 7 empty switches in `\mon_exp.$proc$src/mon_exp.v:81$4'.
Removing empty process `mon_exp.$proc$src/mon_exp.v:81$4'.
Removing empty process `mon_exp_top.$proc$src/mon_exp_top.v:20$3'.
Removing empty process `mon_exp_top.$proc$src/mon_exp_top.v:21$1'.
Cleaned up 11 empty switches.

5.4. Executing FLATTEN pass (flatten design).
Mapping mon_exp_top.br using bram.
Mapping mon_exp_top.mp using mon_exp.
Mapping mon_exp_top.mp.mp using mon_prod.
Mapping mon_exp_top.mp.mp.sam1 using shift_add_mult2.
No more expansions possible.
Deleting now unused module bram.
Deleting now unused module shift_add_mult2.
Deleting now unused module mon_prod.
Deleting now unused module mon_exp.

5.5. Executing TRIBUF pass.

5.6. Executing SYNTH pass.

5.6.1. Executing PROC pass (convert processes to netlists).

5.6.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.6.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.6.1.3. Executing PROC_INIT pass (extract init attributes).

5.6.1.4. Executing PROC_ARST pass (detect async resets in processes).

5.6.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.6.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

5.6.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.6.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.6.2. Executing OPT_CONST pass (perform const folding).
Replacing $not cell `$not$src/mon_exp_top.v:21$2' (double_invert) in module `\mon_exp_top' with constant driver `$not$src/mon_exp_top.v:21$2_Y = $not$src/mon_exp_top.v:21$2_Y'.
Replacing $eq cell `$techmap\mp.$procmux$444_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$431_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$341_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$311_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$418_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$371_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$331_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$301_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$281_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$408_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$381_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$361_CMP0' in module `mon_exp_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\mp.$ternary$src/mon_exp.v:114$14' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.$procmux$321_CMP0' in module `mon_exp_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\mp.$ternary$src/mon_exp.v:132$21' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.$procmux$291_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$398_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$391_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.$procmux$351_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$271_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$259_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$244_CMP0' in module `mon_exp_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\mp.mp.$procmux$235' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.mp.$procmux$229_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $shr cell `$techmap\mp.mp.$shr$src/mon_prod.v:199$47' (B=1, SHR=1) in module `mon_exp_top' with fixed wiring: { 1'0 $techmap\mp.mp.$add$src/mon_prod.v:199$46_Y [1024:1] }
Optimizing away select inverter for $mux cell `$techmap\mp.mp.$procmux$220' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.mp.$procmux$214_CMP0' in module `mon_exp_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\mp.mp.$procmux$205' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.mp.$procmux$199_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$184_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $pos cell `$techmap\mp.mp.$extend$src/mon_prod.v:141$34' (1023'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001) in module `\mon_exp_top' with constant driver `$techmap\mp.mp.$extend$src/mon_prod.v:141$34_Y = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001'.
Replacing $eq cell `$techmap\mp.mp.$procmux$172_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$100_CMP0' in module `mon_exp_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\mp.mp.$procmux$90' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.mp.$procmux$157_CMP0' in module `mon_exp_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\mp.mp.$procmux$145' in module `mon_exp_top'.
Replacing $eq cell `$techmap\mp.mp.$procmux$139_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$124_CMP0' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$techmap\mp.mp.$procmux$112_CMP0' in module `mon_exp_top' with $logic_not.

5.6.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..
  removing unused `$logic_not' cell `$techmap\mp.$logic_not$src/mon_exp.v:132$20'.
  removing unused `$logic_not' cell `$techmap\mp.$logic_not$src/mon_exp.v:114$13'.
  removing unused `$logic_not' cell `$techmap\mp.mp.$logic_not$src/mon_prod.v:144$41'.
  removing unused `$eq' cell `$techmap\mp.mp.$eq$src/mon_prod.v:144$40'.
  removing unused `$logic_not' cell `$techmap\mp.mp.$logic_not$src/mon_prod.v:100$31'.
  removing unused non-port wire \mp.mp.B_cat.
  removing unused non-port wire \mp.mp.p0.
  removing unused non-port wire \mp.mp.calc_end.
  removing unused non-port wire \mp.mp_M.
  removed 4 unused temporary wires.

5.6.4. Executing CHECK pass (checking for obvious problems).
checking module mon_exp_top..
Warning: Wire mon_exp_top.\br.WR_DATA2 [511] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [510] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [509] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [508] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [507] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [506] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [505] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [504] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [503] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [502] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [501] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [500] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [499] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [498] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [497] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [496] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [495] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [494] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [493] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [492] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [491] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [490] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [489] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [488] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [487] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [486] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [485] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [484] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [483] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [482] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [481] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [480] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [479] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [478] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [477] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [476] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [475] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [474] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [473] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [472] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [471] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [470] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [469] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [468] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [467] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [466] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [465] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [464] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [463] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [462] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [461] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [460] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [459] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [458] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [457] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [456] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [455] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [454] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [453] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [452] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [451] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [450] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [449] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [448] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [447] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [446] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [445] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [444] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [443] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [442] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [441] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [440] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [439] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [438] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [437] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [436] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [435] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [434] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [433] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [432] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [431] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [430] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [429] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [428] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [427] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [426] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [425] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [424] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [423] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [422] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [421] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [420] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [419] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [418] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [417] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [416] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [415] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [414] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [413] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [412] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [411] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [410] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [409] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [408] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [407] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [406] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [405] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [404] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [403] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [402] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [401] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [400] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [399] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [398] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [397] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [396] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [395] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [394] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [393] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [392] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [391] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [390] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [389] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [388] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [387] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [386] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [385] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [384] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [383] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [382] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [381] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [380] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [379] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [378] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [377] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [376] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [375] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [374] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [373] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [372] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [371] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [370] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [369] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [368] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [367] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [366] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [365] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [364] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [363] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [362] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [361] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [360] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [359] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [358] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [357] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [356] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [355] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [354] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [353] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [352] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [351] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [350] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [349] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [348] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [347] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [346] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [345] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [344] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [343] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [342] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [341] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [340] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [339] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [338] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [337] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [336] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [335] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [334] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [333] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [332] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [331] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [330] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [329] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [328] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [327] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [326] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [325] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [324] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [323] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [322] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [321] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [320] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [319] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [318] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [317] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [316] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [315] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [314] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [313] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [312] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [311] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [310] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [309] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [308] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [307] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [306] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [305] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [304] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [303] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [302] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [301] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [300] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [299] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [298] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [297] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [296] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [295] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [294] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [293] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [292] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [291] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [290] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [289] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [288] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [287] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [286] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [285] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [284] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [283] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [282] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [281] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [280] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [279] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [278] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [277] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [276] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [275] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [274] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [273] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [272] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [271] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [270] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [269] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [268] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [267] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [266] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [265] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [264] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [263] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [262] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [261] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [260] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [259] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [258] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [257] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [256] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [255] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [254] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [253] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [252] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [251] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [250] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [249] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [248] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [247] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [246] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [245] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [244] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [243] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [242] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [241] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [240] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [239] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [238] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [237] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [236] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [235] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [234] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [233] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [232] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [231] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [230] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [229] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [228] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [227] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [226] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [225] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [224] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [223] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [222] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [221] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [220] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [219] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [218] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [217] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [216] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [215] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [214] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [213] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [212] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [211] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [210] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [209] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [208] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [207] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [206] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [205] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [204] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [203] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [202] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [201] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [200] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [199] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [198] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [197] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [196] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [195] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [194] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [193] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [192] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [191] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [190] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [189] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [188] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [187] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [186] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [185] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [184] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [183] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [182] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [181] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [180] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [179] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [178] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [177] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [176] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [175] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [174] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [173] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [172] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [171] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [170] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [169] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [168] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [167] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [166] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [165] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [164] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [163] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [162] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [161] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [160] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [159] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [158] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [157] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [156] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [155] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [154] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [153] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [152] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [151] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [150] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [149] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [148] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [147] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [146] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [145] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [144] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [143] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [142] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [141] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [140] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [139] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [138] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [137] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [136] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [135] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [134] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [133] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [132] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [131] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [130] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [129] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [128] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [127] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [126] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [125] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [124] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [123] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [122] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [121] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [120] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [119] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [118] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [117] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [116] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [115] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [114] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [113] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [112] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [111] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [110] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [109] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [108] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [107] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [106] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [105] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [104] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [103] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [102] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [101] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [100] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [99] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [98] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [97] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [96] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [95] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [94] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [93] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [92] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [91] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [90] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [89] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [88] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [87] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [86] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [85] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [84] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [83] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [82] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [81] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [80] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [79] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [78] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [77] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [76] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [75] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [74] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [73] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [72] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [71] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [70] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [69] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [68] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [67] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [66] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [65] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [64] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [63] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [62] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [61] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [60] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [59] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [58] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [57] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [56] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [55] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [54] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [53] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [52] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [51] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [50] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [49] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [48] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [47] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [46] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [45] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [44] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [43] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [42] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [41] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [40] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [39] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [38] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [37] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [36] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [35] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [34] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [33] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [32] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [31] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [30] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [29] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [28] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [27] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [26] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [25] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [24] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [23] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [22] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [21] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [20] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [19] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [18] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [17] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [16] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [15] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [14] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [13] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [12] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [11] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [10] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [9] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [8] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [7] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [6] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [5] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [4] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [3] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [2] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [1] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_DATA2 [0] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [7] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [6] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [5] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [4] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [3] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [2] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [1] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_ADDR2 [0] is used but has no driver.
Warning: Wire mon_exp_top.\br.WR_EN2 is used but has no driver.
Warning: Wire mon_exp_top.\br.clk is used but has no driver.
found and reported 522 problems.

5.6.5. Executing OPT pass (performing simple optimizations).

5.6.5.1. Executing OPT_CONST pass (perform const folding).

5.6.5.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
  Cell `$techmap\mp.$logic_not$src/mon_exp.v:124$17' is identical to cell `$techmap\mp.$logic_not$src/mon_exp.v:104$9'.
    Redirecting output \Y: $techmap\mp.$logic_not$src/mon_exp.v:124$17_Y = $techmap\mp.$logic_not$src/mon_exp.v:104$9_Y
    Removing $logic_not cell `$techmap\mp.$logic_not$src/mon_exp.v:124$17' from module `\mon_exp_top'.
  Cell `$techmap\mp.$logic_not$src/mon_exp.v:138$22' is identical to cell `$techmap\mp.$logic_not$src/mon_exp.v:104$9'.
    Redirecting output \Y: $techmap\mp.$logic_not$src/mon_exp.v:138$22_Y = $techmap\mp.$logic_not$src/mon_exp.v:104$9_Y
    Removing $logic_not cell `$techmap\mp.$logic_not$src/mon_exp.v:138$22' from module `\mon_exp_top'.
  Cell `$techmap\mp.$logic_not$src/mon_exp.v:147$24' is identical to cell `$techmap\mp.$logic_not$src/mon_exp.v:104$9'.
    Redirecting output \Y: $techmap\mp.$logic_not$src/mon_exp.v:147$24_Y = $techmap\mp.$logic_not$src/mon_exp.v:104$9_Y
    Removing $logic_not cell `$techmap\mp.$logic_not$src/mon_exp.v:147$24' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$288_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$288_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$288_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$289_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$289_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$289_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$290_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$290_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$290_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$291_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$291_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$291_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$298_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$298_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$298_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$299_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$299_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$299_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$300_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$300_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$300_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$301_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$301_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$301_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$308_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$308_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$308_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$309_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$309_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$309_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$310_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$310_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$310_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$311_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$311_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$311_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$319_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$319_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$319_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$320_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$320_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$320_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$321_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$321_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$321_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$329_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$329_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$329_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$330_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$330_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$330_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$331_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$331_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$331_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$339_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$339_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$339_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$340_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$340_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$340_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$341_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$341_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$341_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$350_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$350_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$350_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$351_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$351_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$351_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$360_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$360_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$360_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$361_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$361_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$361_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$370_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$370_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$370_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$371_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$371_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$371_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$381_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$381_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$381_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$391_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$391_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$391_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$397_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$397_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$397_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$398_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$398_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$398_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$404_CMP0' is identical to cell `$techmap\mp.$procmux$277_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$404_CMP = $techmap\mp.$procmux$277_CMP
    Removing $eq cell `$techmap\mp.$procmux$404_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$405_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$405_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$405_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$406_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$406_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$406_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$407_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$407_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$407_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$408_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$408_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$408_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$411_CMP0' is identical to cell `$techmap\mp.$procmux$277_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$411_CMP = $techmap\mp.$procmux$277_CMP
    Removing $eq cell `$techmap\mp.$procmux$411_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$412_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$412_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$412_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$413_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$413_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$413_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$414_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$414_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$414_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$418_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$418_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$418_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$422_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$422_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$422_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$423_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$423_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$423_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$427_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$427_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$427_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$431_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$431_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$431_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$440_CMP0' is identical to cell `$techmap\mp.$procmux$277_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$440_CMP = $techmap\mp.$procmux$277_CMP
    Removing $eq cell `$techmap\mp.$procmux$440_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$441_CMP0' is identical to cell `$techmap\mp.$procmux$278_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$441_CMP = $techmap\mp.$procmux$278_CMP
    Removing $eq cell `$techmap\mp.$procmux$441_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$442_CMP0' is identical to cell `$techmap\mp.$procmux$279_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$442_CMP = $techmap\mp.$procmux$279_CMP
    Removing $eq cell `$techmap\mp.$procmux$442_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$443_CMP0' is identical to cell `$techmap\mp.$procmux$280_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$443_CMP = $techmap\mp.$procmux$280_CMP
    Removing $eq cell `$techmap\mp.$procmux$443_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$444_CMP0' is identical to cell `$techmap\mp.$procmux$281_CMP0'.
    Redirecting output \Y: $techmap\mp.$procmux$444_CMP = $techmap\mp.$procmux$281_CMP
    Removing $logic_not cell `$techmap\mp.$procmux$444_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$reduce_or$src/mon_exp.v:132$19' is identical to cell `$techmap\mp.$reduce_or$src/mon_exp.v:114$12'.
    Redirecting output \Y: $techmap\mp.$reduce_or$src/mon_exp.v:132$19_Y = $techmap\mp.$reduce_or$src/mon_exp.v:114$12_Y
    Removing $reduce_or cell `$techmap\mp.$reduce_or$src/mon_exp.v:132$19' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$add$src/mon_prod.v:199$46' is identical to cell `$techmap\mp.mp.$add$src/mon_prod.v:186$45'.
    Redirecting output \Y: $techmap\mp.mp.$add$src/mon_prod.v:199$46_Y = $techmap\mp.mp.$add$src/mon_prod.v:186$45_Y
    Removing $add cell `$techmap\mp.mp.$add$src/mon_prod.v:199$46' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$eq$src/mon_prod.v:143$38' is identical to cell `$techmap\mp.mp.$eq$src/mon_prod.v:142$36'.
    Redirecting output \Y: $techmap\mp.mp.$eq$src/mon_prod.v:143$38_Y = $techmap\mp.mp.$eq$src/mon_prod.v:142$36_Y
    Removing $eq cell `$techmap\mp.mp.$eq$src/mon_prod.v:143$38' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$112_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$112_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$112_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$118_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$118_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$118_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$119_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$119_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$119_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$120_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$120_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$120_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$121_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$121_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$121_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$122_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$122_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$122_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$123_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$123_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$123_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$124_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$124_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$124_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$130_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$130_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$130_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$131_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$131_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$131_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$132_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$132_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$132_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$133_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$133_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$133_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$134_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$134_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$134_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$135_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$135_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$135_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$139_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$139_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$139_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$147_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$147_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$147_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$148_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$148_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$148_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$149_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$149_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$149_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$150_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$150_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$150_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$151_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$151_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$151_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$152_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$152_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$152_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$153_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$153_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$153_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$157_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$157_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$157_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$162_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$162_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$162_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$163_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$163_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$163_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$164_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$164_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$164_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$165_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$165_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$165_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$166_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$166_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$166_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$167_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$167_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$167_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$168_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$168_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$168_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$172_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$172_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$172_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$179_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$179_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$179_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$180_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$180_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$180_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$181_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$181_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$181_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$182_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$182_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$182_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$183_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$183_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$183_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$184_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$184_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$184_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$192_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$192_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$192_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$193_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$193_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$193_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$194_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$194_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$194_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$195_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$195_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$195_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$199_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$199_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$199_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$202_CMP0' is identical to cell `$techmap\mp.mp.$procmux$142_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$202_CMP = $techmap\mp.mp.$procmux$142_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$202_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$203_CMP0' is identical to cell `$techmap\mp.mp.$procmux$143_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$203_CMP = $techmap\mp.mp.$procmux$143_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$203_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$207_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$207_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$207_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$208_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$208_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$208_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$209_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$209_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$209_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$210_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$210_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$210_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$211_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$211_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$211_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$212_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$212_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$212_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$213_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$213_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$213_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$214_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$214_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$214_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$218_CMP0' is identical to cell `$techmap\mp.mp.$procmux$143_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$218_CMP = $techmap\mp.mp.$procmux$143_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$218_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$222_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$222_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$222_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$223_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$223_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$223_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$224_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$224_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$224_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$225_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$225_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$225_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$226_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$226_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$226_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$227_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$227_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$227_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$228_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$228_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$228_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$229_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$229_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$229_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$233_CMP0' is identical to cell `$techmap\mp.mp.$procmux$143_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$233_CMP = $techmap\mp.mp.$procmux$143_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$233_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$237_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$237_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$237_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$238_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$238_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$238_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$239_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$239_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$239_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$240_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$240_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$240_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$241_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$241_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$241_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$242_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$242_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$242_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$243_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$243_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$243_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$244_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$244_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$244_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$247_CMP0' is identical to cell `$techmap\mp.mp.$procmux$142_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$247_CMP = $techmap\mp.mp.$procmux$142_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$247_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$248_CMP0' is identical to cell `$techmap\mp.mp.$procmux$143_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$248_CMP = $techmap\mp.mp.$procmux$143_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$248_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$249_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$249_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$249_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$250_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$250_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$250_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$251_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$251_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$251_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$252_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$252_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$252_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$253_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$253_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$253_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$254_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$254_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$254_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$255_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$255_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$255_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$259_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$259_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$259_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$269_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$269_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$269_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$270_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$270_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$270_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$271_CMP0' is identical to cell `$techmap\mp.mp.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$271_CMP = $techmap\mp.mp.$procmux$100_CMP
    Removing $logic_not cell `$techmap\mp.mp.$procmux$271_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$93_CMP0' is identical to cell `$techmap\mp.mp.$procmux$129_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$93_CMP = $techmap\mp.mp.$procmux$129_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$93_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$94_CMP0' is identical to cell `$techmap\mp.mp.$procmux$106_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$94_CMP = $techmap\mp.mp.$procmux$106_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$94_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$95_CMP0' is identical to cell `$techmap\mp.mp.$procmux$107_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$95_CMP = $techmap\mp.mp.$procmux$107_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$95_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$96_CMP0' is identical to cell `$techmap\mp.mp.$procmux$108_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$96_CMP = $techmap\mp.mp.$procmux$108_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$96_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$97_CMP0' is identical to cell `$techmap\mp.mp.$procmux$109_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$97_CMP = $techmap\mp.mp.$procmux$109_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$97_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$98_CMP0' is identical to cell `$techmap\mp.mp.$procmux$110_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$98_CMP = $techmap\mp.mp.$procmux$110_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$98_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.mp.$procmux$99_CMP0' is identical to cell `$techmap\mp.mp.$procmux$111_CMP0'.
    Redirecting output \Y: $techmap\mp.mp.$procmux$99_CMP = $techmap\mp.mp.$procmux$111_CMP
    Removing $eq cell `$techmap\mp.mp.$procmux$99_CMP0' from module `\mon_exp_top'.
  Cell `$techmap\mp.$logic_and$src/mon_exp.v:147$25' is identical to cell `$techmap\mp.$logic_and$src/mon_exp.v:138$23'.
    Redirecting output \Y: $techmap\mp.$logic_and$src/mon_exp.v:147$25_Y = $techmap\mp.$logic_and$src/mon_exp.v:138$23_Y
    Removing $logic_and cell `$techmap\mp.$logic_and$src/mon_exp.v:147$25' from module `\mon_exp_top'.
  Cell `$techmap\mp.$logic_and$src/mon_exp.v:104$10' is identical to cell `$techmap\mp.$logic_and$src/mon_exp.v:138$23'.
    Redirecting output \Y: $techmap\mp.$logic_and$src/mon_exp.v:104$10_Y = $techmap\mp.$logic_and$src/mon_exp.v:138$23_Y
    Removing $logic_and cell `$techmap\mp.$logic_and$src/mon_exp.v:104$10' from module `\mon_exp_top'.
  Cell `$techmap\mp.$logic_and$src/mon_exp.v:124$18' is identical to cell `$techmap\mp.$logic_and$src/mon_exp.v:138$23'.
    Redirecting output \Y: $techmap\mp.$logic_and$src/mon_exp.v:124$18_Y = $techmap\mp.$logic_and$src/mon_exp.v:138$23_Y
    Removing $logic_and cell `$techmap\mp.$logic_and$src/mon_exp.v:124$18' from module `\mon_exp_top'.
Removed a total of 149 cells.

5.6.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \mon_exp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\mp.mp.$procmux$105 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$117 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$128 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$141 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$161 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$178 (pure)
    Root of a mux tree: $techmap\mp.$procmux$396 (pure)
    Root of a mux tree: $techmap\mp.$procmux$403 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$191 (pure)
    Root of a mux tree: $techmap\mp.$procmux$410 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$201 (pure)
    Root of a mux tree: $techmap\mp.$procmux$421 (pure)
    Root of a mux tree: $techmap\br.$procmux$78 (pure)
    Root of a mux tree: $techmap\br.$procmux$81 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$217 (pure)
    Root of a mux tree: $techmap\br.$procmux$84 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:23$64 (pure)
      Replacing known input bits on port B of cell $techmap\br.$ternary$src/bram.v:23$64: \mp.mp.wr_en -> 1'1
    Root of a mux tree: $techmap\mp.$procmux$433 (pure)
    Root of a mux tree: $techmap\mp.$procmux$439 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$232 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$246 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$268 (pure)
    Root of a mux tree: $techmap\mp.mp.$ternary$src/mon_prod.v:210$51
  Analyzing evaluation results.
    dead port 2/4 on $pmux $techmap\mp.$procmux$328.
    dead port 3/4 on $pmux $techmap\mp.$procmux$328.
    dead port 4/4 on $pmux $techmap\mp.$procmux$328.
    dead port 2/4 on $pmux $techmap\mp.$procmux$338.
    dead port 3/4 on $pmux $techmap\mp.$procmux$338.
    dead port 4/4 on $pmux $techmap\mp.$procmux$338.
    dead port 2/3 on $pmux $techmap\mp.$procmux$349.
    dead port 3/3 on $pmux $techmap\mp.$procmux$349.
    dead port 2/3 on $pmux $techmap\mp.$procmux$359.
    dead port 3/3 on $pmux $techmap\mp.$procmux$359.
    dead port 2/3 on $pmux $techmap\mp.$procmux$369.
    dead port 3/3 on $pmux $techmap\mp.$procmux$369.
    dead port 2/2 on $mux $techmap\mp.$procmux$380.
    dead port 2/6 on $pmux $techmap\mp.$procmux$276.
    dead port 3/6 on $pmux $techmap\mp.$procmux$276.
    dead port 4/6 on $pmux $techmap\mp.$procmux$276.
    dead port 5/6 on $pmux $techmap\mp.$procmux$276.
    dead port 6/6 on $pmux $techmap\mp.$procmux$276.
    dead port 2/2 on $mux $techmap\mp.$procmux$390.
    dead port 2/5 on $pmux $techmap\mp.$procmux$287.
    dead port 3/5 on $pmux $techmap\mp.$procmux$287.
    dead port 4/5 on $pmux $techmap\mp.$procmux$287.
    dead port 5/5 on $pmux $techmap\mp.$procmux$287.
    dead port 2/5 on $pmux $techmap\mp.$procmux$297.
    dead port 3/5 on $pmux $techmap\mp.$procmux$297.
    dead port 4/5 on $pmux $techmap\mp.$procmux$297.
    dead port 5/5 on $pmux $techmap\mp.$procmux$297.
    dead port 2/5 on $pmux $techmap\mp.$procmux$307.
    dead port 3/5 on $pmux $techmap\mp.$procmux$307.
    dead port 4/5 on $pmux $techmap\mp.$procmux$307.
    dead port 5/5 on $pmux $techmap\mp.$procmux$307.
    dead port 2/4 on $pmux $techmap\mp.$procmux$318.
    dead port 3/4 on $pmux $techmap\mp.$procmux$318.
    dead port 4/4 on $pmux $techmap\mp.$procmux$318.
    dead port 2/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 3/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 4/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 5/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 6/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 7/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 8/9 on $pmux $techmap\mp.mp.$procmux$92.
    dead port 9/9 on $pmux $techmap\mp.mp.$procmux$92.
Removed 42 multiplexer ports.

5.6.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mon_exp_top.
    New input vector for $reduce_or cell $techmap\mp.mp.$reduce_or$src/mon_prod.v:100$30: { \mp.mp.count [0] \mp.mp.count [1] \mp.mp.count [2] \mp.mp.count [3] \mp.mp.count [4] \mp.mp.count [5] \mp.mp.count [6] \mp.mp.count [7] \mp.mp.count [8] \mp.mp.count [9] }
    New input vector for $reduce_or cell $techmap\mp.$reduce_or$src/mon_exp.v:114$12: { \mp.idx [0] \mp.idx [1] \mp.idx [2] \mp.idx [3] \mp.idx [4] \mp.idx [5] \mp.idx [6] \mp.idx [7] \mp.idx [8] \mp.idx [9] }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$128: { $techmap\mp.mp.$procmux$100_CMP $techmap\mp.mp.$procmux$129_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$105: { $techmap\mp.mp.$procmux$107_CMP $techmap\mp.mp.$procmux$106_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$161: { $techmap\mp.mp.$procmux$100_CMP $techmap\mp.mp.$procmux$106_CMP $techmap\mp.mp.$procmux$129_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$178: { $techmap\mp.mp.$procmux$110_CMP $auto$opt_reduce.cc:132:opt_mux$469 $techmap\mp.mp.$procmux$108_CMP $techmap\mp.mp.$procmux$107_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$191: { $techmap\mp.mp.$procmux$100_CMP $techmap\mp.mp.$procmux$111_CMP $techmap\mp.mp.$procmux$110_CMP $auto$opt_reduce.cc:132:opt_mux$471 }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$201: { $techmap\mp.mp.$procmux$129_CMP $techmap\mp.mp.$procmux$143_CMP $techmap\mp.mp.$procmux$142_CMP }
    Consolidated identical input bits for $mux cell $techmap\br.$procmux$78:
      Old ports: A=512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=512'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70
      New ports: A=1'0, B=1'1, Y=$techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0]
      New connections: $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [511:1] = { $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] $techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [0] }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$217: { $techmap\mp.mp.$procmux$129_CMP $techmap\mp.mp.$procmux$143_CMP }
    New ctrl vector for $pmux cell $techmap\mp.$procmux$439: $techmap\mp.$procmux$277_CMP
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$117: { $techmap\mp.mp.$procmux$107_CMP $techmap\mp.mp.$procmux$106_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$232: { $techmap\mp.mp.$procmux$129_CMP $techmap\mp.mp.$procmux$143_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$246: { $techmap\mp.mp.$procmux$100_CMP $techmap\mp.mp.$procmux$142_CMP }
    New ctrl vector for $pmux cell $techmap\mp.mp.$procmux$268: { $techmap\mp.mp.$procmux$111_CMP $techmap\mp.mp.$procmux$110_CMP }
  Optimizing cells in module \mon_exp_top.
Performed a total of 15 changes.

5.6.5.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$367' is identical to cell `$techmap\mp.$procmux$326'.
    Redirecting output \Y: $techmap\mp.$procmux$367_Y = $techmap\mp.$procmux$326_Y
    Removing $mux cell `$techmap\mp.$procmux$367' from module `\mon_exp_top'.
  Cell `$techmap\mp.$procmux$295' is identical to cell `$techmap\mp.$procmux$326'.
    Redirecting output \Y: $techmap\mp.$procmux$295_Y = $techmap\mp.$procmux$326_Y
    Removing $mux cell `$techmap\mp.$procmux$295' from module `\mon_exp_top'.
  Cell `$techmap\mp.$ternary$src/mon_exp.v:132$21' is identical to cell `$techmap\mp.$ternary$src/mon_exp.v:114$14'.
    Redirecting output \Y: $techmap\mp.$ternary$src/mon_exp.v:132$21_Y = $techmap\mp.$ternary$src/mon_exp.v:114$14_Y
    Removing $mux cell `$techmap\mp.$ternary$src/mon_exp.v:132$21' from module `\mon_exp_top'.
Removed a total of 3 cells.

5.6.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.6.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.6.5.8. Executing OPT_CONST pass (perform const folding).

5.6.5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.6.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \mon_exp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\br.$procmux$78 (pure)
    Root of a mux tree: $techmap\br.$procmux$81 (pure)
    Root of a mux tree: $techmap\br.$procmux$84 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:23$64 (pure)
    Root of a mux tree: $techmap\mp.$procmux$396 (pure)
    Root of a mux tree: $techmap\mp.$procmux$403 (pure)
    Root of a mux tree: $techmap\mp.$procmux$410 (pure)
    Root of a mux tree: $techmap\mp.$procmux$421 (pure)
    Root of a mux tree: $techmap\mp.$procmux$433 (pure)
    Root of a mux tree: $techmap\mp.$procmux$439 (pure)
    Root of a mux tree: $techmap\mp.$ternary$src/mon_exp.v:114$14
    Root of a mux tree: $techmap\mp.mp.$procmux$105 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$117 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$128 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$141 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$161 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$178 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$191 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$201 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$217 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$232 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$246 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$268 (pure)
    Root of a mux tree: $techmap\mp.mp.$ternary$src/mon_prod.v:210$51
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.6.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mon_exp_top.
    New ctrl vector for $pmux cell $techmap\mp.$procmux$410: { $techmap\mp.$procmux$281_CMP $auto$opt_reduce.cc:132:opt_mux$473 $techmap\mp.$procmux$277_CMP }
  Optimizing cells in module \mon_exp_top.
Performed a total of 1 changes.

5.6.5.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.6.5.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.6.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.6.5.15. Executing OPT_CONST pass (perform const folding).

5.6.5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.6.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \mon_exp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\br.$procmux$78 (pure)
    Root of a mux tree: $techmap\br.$procmux$81 (pure)
    Root of a mux tree: $techmap\br.$procmux$84 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:23$64 (pure)
    Root of a mux tree: $techmap\mp.$procmux$396 (pure)
    Root of a mux tree: $techmap\mp.$procmux$403 (pure)
    Root of a mux tree: $techmap\mp.$procmux$410 (pure)
    Root of a mux tree: $techmap\mp.$procmux$421 (pure)
    Root of a mux tree: $techmap\mp.$procmux$433 (pure)
    Root of a mux tree: $techmap\mp.$procmux$439 (pure)
    Root of a mux tree: $techmap\mp.$ternary$src/mon_exp.v:114$14
    Root of a mux tree: $techmap\mp.mp.$procmux$105 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$117 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$128 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$141 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$161 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$178 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$191 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$201 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$217 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$232 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$246 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$268 (pure)
    Root of a mux tree: $techmap\mp.mp.$ternary$src/mon_prod.v:210$51
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.6.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mon_exp_top.
Performed a total of 0 changes.

5.6.5.19. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.6.5.20. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.6.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.6.5.22. Executing OPT_CONST pass (perform const folding).

5.6.5.23. Finished OPT passes. (There is nothing left to do.)

5.6.6. Executing WREDUCE pass (reducing word size of cells).
Removed cell mon_exp_top.$techmap\br.$procmux$84 ($mux).
Removed cell mon_exp_top.$techmap\br.$procmux$81 ($mux).
Removed top 2 bits (of 3) from port B of cell mon_exp_top.$techmap\mp.$procmux$280_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mon_exp_top.$techmap\mp.$procmux$279_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mon_exp_top.$techmap\mp.$procmux$278_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell mon_exp_top.$techmap\mp.$sub$src/mon_exp.v:117$16 ($sub).
Removed top 22 bits (of 32) from port Y of cell mon_exp_top.$techmap\mp.$sub$src/mon_exp.v:117$16 ($sub).
Removed top 1 bits (of 3) from mux cell mon_exp_top.$techmap\mp.$ternary$src/mon_exp.v:114$14 ($mux).
Removed top 1 bits (of 3) from mux cell mon_exp_top.$techmap\mp.$ternary$src/mon_exp.v:97$8 ($mux).
Removed top 31 bits (of 32) from port B of cell mon_exp_top.$techmap\mp.$sub$src/mon_exp.v:96$6 ($sub).
Removed top 22 bits (of 32) from port Y of cell mon_exp_top.$techmap\mp.$sub$src/mon_exp.v:96$6 ($sub).
Removed top 1 bits (of 1025) from port B of cell mon_exp_top.$techmap\mp.mp.sam1.$and$src/mon_prod.v:259$61 ($and).
Removed top 1 bits (of 1025) from port Y of cell mon_exp_top.$techmap\mp.mp.sam1.$and$src/mon_prod.v:259$61 ($and).
Removed top 1 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$129_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$111_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$110_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$109_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$108_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$107_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mon_exp_top.$techmap\mp.mp.$procmux$106_CMP0 ($eq).
Removed top 1 bits (of 1025) from port A of cell mon_exp_top.$techmap\mp.mp.$sub$src/mon_prod.v:210$50 ($sub).
Removed top 1 bits (of 1025) from port A of cell mon_exp_top.$techmap\mp.mp.$lt$src/mon_prod.v:210$49 ($lt).
Removed top 31 bits (of 32) from port B of cell mon_exp_top.$techmap\mp.mp.$sub$src/mon_prod.v:203$48 ($sub).
Removed top 22 bits (of 32) from port Y of cell mon_exp_top.$techmap\mp.mp.$sub$src/mon_prod.v:203$48 ($sub).
Removed top 1 bits (of 1025) from port A of cell mon_exp_top.$techmap\mp.mp.$add$src/mon_prod.v:186$45 ($add).
Removed top 29 bits (of 32) from mux cell mon_exp_top.$techmap\mp.mp.$ternary$src/mon_prod.v:143$39 ($mux).
Removed top 30 bits (of 32) from mux cell mon_exp_top.$techmap\mp.mp.$ternary$src/mon_prod.v:142$37 ($mux).
Removed top 1 bits (of 2) from port B of cell mon_exp_top.$techmap\mp.mp.$eq$src/mon_prod.v:142$36 ($eq).
Removed top 22 bits (of 32) from wire mon_exp_top.$techmap\mp.$sub$src/mon_exp.v:117$16_Y.
Removed top 22 bits (of 32) from wire mon_exp_top.$techmap\mp.$sub$src/mon_exp.v:96$6_Y.
Removed top 2 bits (of 3) from wire mon_exp_top.$techmap\mp.$ternary$src/mon_exp.v:114$14_Y.
Removed top 22 bits (of 32) from wire mon_exp_top.$techmap\mp.mp.$sub$src/mon_prod.v:203$48_Y.
Removed top 30 bits (of 32) from wire mon_exp_top.$techmap\mp.mp.$ternary$src/mon_prod.v:142$37_Y.
Removed top 30 bits (of 32) from wire mon_exp_top.$techmap\mp.mp.$ternary$src/mon_prod.v:143$39_Y.
Removed top 1 bits (of 1025) from wire mon_exp_top.mp.mp.mult_out.

5.6.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mon_exp_top:
  creating $macc model for $techmap\mp.$sub$src/mon_exp.v:117$16 ($sub).
  creating $macc model for $techmap\mp.$sub$src/mon_exp.v:96$6 ($sub).
  creating $macc model for $techmap\mp.mp.$add$src/mon_prod.v:182$43 ($add).
  creating $macc model for $techmap\mp.mp.$add$src/mon_prod.v:186$45 ($add).
  creating $macc model for $techmap\mp.mp.$mul$src/mon_prod.v:182$42 ($mul).
  creating $macc model for $techmap\mp.mp.$mul$src/mon_prod.v:182$44 ($mul).
  creating $macc model for $techmap\mp.mp.$sub$src/mon_prod.v:203$48 ($sub).
  creating $macc model for $techmap\mp.mp.$sub$src/mon_prod.v:210$50 ($sub).
  merging $macc model for $techmap\mp.mp.$mul$src/mon_prod.v:182$42 into $techmap\mp.mp.$add$src/mon_prod.v:182$43.
  creating $alu model for $macc $techmap\mp.mp.$sub$src/mon_prod.v:203$48.
  creating $alu model for $macc $techmap\mp.mp.$sub$src/mon_prod.v:210$50.
  creating $alu model for $macc $techmap\mp.mp.$add$src/mon_prod.v:186$45.
  creating $alu model for $macc $techmap\mp.$sub$src/mon_exp.v:96$6.
  creating $alu model for $macc $techmap\mp.$sub$src/mon_exp.v:117$16.
  creating $macc cell for $techmap\mp.mp.$mul$src/mon_prod.v:182$44: $auto$alumacc.cc:354:replace_macc$481
  creating $macc cell for $techmap\mp.mp.$add$src/mon_prod.v:182$43: $auto$alumacc.cc:354:replace_macc$482
  creating $alu model for $techmap\mp.mp.$lt$src/mon_prod.v:210$49 ($lt): merged with $techmap\mp.mp.$sub$src/mon_prod.v:210$50.
  creating $alu cell for $techmap\mp.$sub$src/mon_exp.v:117$16: $auto$alumacc.cc:470:replace_alu$483
  creating $alu cell for $techmap\mp.$sub$src/mon_exp.v:96$6: $auto$alumacc.cc:470:replace_alu$486
  creating $alu cell for $techmap\mp.mp.$add$src/mon_prod.v:186$45: $auto$alumacc.cc:470:replace_alu$489
  creating $alu cell for $techmap\mp.mp.$sub$src/mon_prod.v:210$50, $techmap\mp.mp.$lt$src/mon_prod.v:210$49: $auto$alumacc.cc:470:replace_alu$492
  creating $alu cell for $techmap\mp.mp.$sub$src/mon_prod.v:203$48: $auto$alumacc.cc:470:replace_alu$497
  created 5 $alu and 2 $macc cells.

5.6.8. Executing SHARE pass (SAT-based resource sharing).

5.6.9. Executing OPT pass (performing simple optimizations).

5.6.9.1. Executing OPT_CONST pass (perform const folding).
Optimizing away select inverter for $mux cell `$techmap\mp.mp.$ternary$src/mon_prod.v:210$51' in module `mon_exp_top'.

5.6.9.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \mon_exp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\br.$procmux$78 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:23$64 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:24$65 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:25$66 (pure)
    Root of a mux tree: $techmap\mp.$procmux$396 (pure)
    Root of a mux tree: $techmap\mp.$procmux$403 (pure)
    Root of a mux tree: $techmap\mp.$procmux$410 (pure)
    Root of a mux tree: $techmap\mp.$procmux$421 (pure)
    Root of a mux tree: $techmap\mp.$procmux$433 (pure)
    Root of a mux tree: $techmap\mp.$procmux$439 (pure)
    Root of a mux tree: $techmap\mp.$ternary$src/mon_exp.v:114$14
    Root of a mux tree: $techmap\mp.mp.$procmux$105 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$117 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$128 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$141 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$161 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$178 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$191 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$201 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$217 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$232 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$246 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$268 (pure)
    Root of a mux tree: $techmap\mp.mp.$ternary$src/mon_prod.v:210$51
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mon_exp_top.
Performed a total of 0 changes.

5.6.9.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.6.9.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$495'.
  removing unused `$mul' cell `$techmap\mp.mp.$mul$src/mon_prod.v:182$42'.

5.6.9.8. Executing OPT_CONST pass (perform const folding).

5.6.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \mon_exp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\br.$procmux$78 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:23$64 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:24$65 (pure)
    Root of a mux tree: $techmap\br.$ternary$src/bram.v:25$66 (pure)
    Root of a mux tree: $techmap\mp.$procmux$396 (pure)
    Root of a mux tree: $techmap\mp.$procmux$403 (pure)
    Root of a mux tree: $techmap\mp.$procmux$410 (pure)
    Root of a mux tree: $techmap\mp.$procmux$421 (pure)
    Root of a mux tree: $techmap\mp.$procmux$433 (pure)
    Root of a mux tree: $techmap\mp.$procmux$439 (pure)
    Root of a mux tree: $techmap\mp.$ternary$src/mon_exp.v:114$14
    Root of a mux tree: $techmap\mp.mp.$procmux$105 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$117 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$128 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$141 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$161 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$178 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$191 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$201 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$217 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$232 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$246 (pure)
    Root of a mux tree: $techmap\mp.mp.$procmux$268 (pure)
    Root of a mux tree: $techmap\mp.mp.$ternary$src/mon_prod.v:210$51
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mon_exp_top.
Performed a total of 0 changes.

5.6.9.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.6.9.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.6.9.15. Executing OPT_CONST pass (perform const folding).

5.6.9.16. Finished OPT passes. (There is nothing left to do.)

5.6.10. Executing FSM pass (extract and optimize FSM).

5.6.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register \mp.op_code in module \mon_exp_top.

5.6.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\mp.op_code' from module `\mon_exp_top'.
  found $dff cell for state register: $techmap\mp.$procdff$462
  root of input selection tree: $techmap\mp.$0\op_code[1:0]
  found ctrl input: $techmap\mp.$procmux$278_CMP
  found ctrl input: $techmap\mp.$procmux$279_CMP
  found ctrl input: $techmap\mp.$procmux$280_CMP
  found ctrl input: $techmap\mp.$procmux$281_CMP
  found ctrl input: $techmap\mp.$logic_and$src/mon_exp.v:104$10_Y
  found state code: 2'10
  found state code: 2'01
  found state code: 2'00
  found ctrl input: \start
  found ctrl output: $techmap\mp.mp.$eq$src/mon_prod.v:142$36_Y
  found ctrl output: $techmap\mp.mp.$eq$src/mon_prod.v:141$33_Y
  ctrl inputs: { $techmap\mp.$logic_and$src/mon_exp.v:104$10_Y $techmap\mp.$procmux$278_CMP $techmap\mp.$procmux$279_CMP $techmap\mp.$procmux$280_CMP $techmap\mp.$procmux$281_CMP \start }
  ctrl outputs: { $techmap\mp.mp.$eq$src/mon_prod.v:141$33_Y $techmap\mp.mp.$eq$src/mon_prod.v:142$36_Y $techmap\mp.$0\op_code[1:0] }
  transition:       2'00 6'-0000- ->       2'00 4'0000
  transition:       2'00 6'----10 ->       2'00 4'0000
  transition:       2'00 6'----11 ->       2'00 4'0000
  transition:       2'00 6'0--1-- ->       2'00 4'0000
  transition:       2'00 6'1--1-- ->       2'00 4'0000
  transition:       2'00 6'0-1--- ->       2'00 4'0000
  transition:       2'00 6'1-1--- ->       2'01 4'0001
  transition:       2'00 6'01---- ->       2'00 4'0000
  transition:       2'00 6'11---- ->       2'10 4'0010
  transition:       2'10 6'-0000- ->       2'10 4'1010
  transition:       2'10 6'----10 ->       2'10 4'1010
  transition:       2'10 6'----11 ->       2'00 4'1000
  transition:       2'10 6'0--1-- ->       2'10 4'1010
  transition:       2'10 6'1--1-- ->       2'00 4'1000
  transition:       2'10 6'0-1--- ->       2'10 4'1010
  transition:       2'10 6'1-1--- ->       2'01 4'1001
  transition:       2'10 6'01---- ->       2'10 4'1010
  transition:       2'10 6'11---- ->       2'10 4'1010
  transition:       2'01 6'-0000- ->       2'01 4'0101
  transition:       2'01 6'----10 ->       2'01 4'0101
  transition:       2'01 6'----11 ->       2'00 4'0100
  transition:       2'01 6'0--1-- ->       2'01 4'0101
  transition:       2'01 6'1--1-- ->       2'00 4'0100
  transition:       2'01 6'0-1--- ->       2'01 4'0101
  transition:       2'01 6'1-1--- ->       2'01 4'0101
  transition:       2'01 6'01---- ->       2'01 4'0101
  transition:       2'01 6'11---- ->       2'10 4'0110

5.6.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mp.op_code$500' from module `\mon_exp_top'.
  Merging pattern 6'----10 and 6'----11 from group (0 0 4'0000).
  Merging pattern 6'----11 and 6'----10 from group (0 0 4'0000).
  Merging pattern 6'0--1-- and 6'1--1-- from group (0 0 4'0000).
  Merging pattern 6'1--1-- and 6'0--1-- from group (0 0 4'0000).
  Merging pattern 6'01---- and 6'11---- from group (1 1 4'1010).
  Merging pattern 6'11---- and 6'01---- from group (1 1 4'1010).
  Merging pattern 6'0-1--- and 6'1-1--- from group (2 2 4'0101).
  Merging pattern 6'1-1--- and 6'0-1--- from group (2 2 4'0101).

5.6.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..
  removing unused `$dff' cell `$techmap\mp.$procdff$462'.
  removing unused `$mux' cell `$techmap\mp.$procmux$429'.
  removing unused `$mux' cell `$techmap\mp.$procmux$425'.
  removing unused `$pmux' cell `$techmap\mp.$procmux$421'.
  removing unused `$mux' cell `$techmap\mp.$procmux$336'.
  removing unused `$mux' cell `$techmap\mp.$procmux$305'.
  removing unused `$eq' cell `$techmap\mp.mp.$eq$src/mon_prod.v:142$36'.
  removing unused `$eq' cell `$techmap\mp.mp.$eq$src/mon_prod.v:141$33'.
  removing unused non-port wire \mp.mp.op_code.
  removed 1 unused temporary wires.

5.6.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mp.op_code$500' from module `\mon_exp_top'.
  Removing unused output signal $techmap\mp.$0\op_code[1:0] [0].
  Removing unused output signal $techmap\mp.$0\op_code[1:0] [1].

5.6.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\mp.op_code$500' from module `\mon_exp_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

5.6.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\mp.op_code$500' from module `\mon_exp_top':
-------------------------------------

  Information on FSM $fsm$\mp.op_code$500 (\mp.op_code):

  Number of input signals:    6
  Number of output signals:   2
  Number of state bits:       3

  Input signals:
    0: \start
    1: $techmap\mp.$procmux$281_CMP
    2: $techmap\mp.$procmux$280_CMP
    3: $techmap\mp.$procmux$279_CMP
    4: $techmap\mp.$procmux$278_CMP
    5: $techmap\mp.$logic_and$src/mon_exp.v:104$10_Y

  Output signals:
    0: $techmap\mp.mp.$eq$src/mon_prod.v:142$36_Y
    1: $techmap\mp.mp.$eq$src/mon_prod.v:141$33_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-0000-   ->     0 2'00
      1:     0 6'----1-   ->     0 2'00
      2:     0 6'---1--   ->     0 2'00
      3:     0 6'0-1---   ->     0 2'00
      4:     0 6'01----   ->     0 2'00
      5:     0 6'11----   ->     1 2'00
      6:     0 6'1-1---   ->     2 2'00
      7:     1 6'----11   ->     0 2'10
      8:     1 6'1--1--   ->     0 2'10
      9:     1 6'----10   ->     1 2'10
     10:     1 6'-0000-   ->     1 2'10
     11:     1 6'0--1--   ->     1 2'10
     12:     1 6'0-1---   ->     1 2'10
     13:     1 6'-1----   ->     1 2'10
     14:     1 6'1-1---   ->     2 2'10
     15:     2 6'----11   ->     0 2'01
     16:     2 6'1--1--   ->     0 2'01
     17:     2 6'11----   ->     1 2'01
     18:     2 6'----10   ->     2 2'01
     19:     2 6'-0000-   ->     2 2'01
     20:     2 6'0--1--   ->     2 2'01
     21:     2 6'--1---   ->     2 2'01
     22:     2 6'01----   ->     2 2'01

-------------------------------------

5.6.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\mp.op_code$500' from module `\mon_exp_top'.

5.6.11. Executing OPT pass (performing simple optimizations).

5.6.11.1. Executing OPT_CONST pass (perform const folding).
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$561' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$552' (1) in module `\mon_exp_top' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$551 = $techmap\mp.$procmux$278_CMP'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$538' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$515' (1) in module `\mon_exp_top' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$514 = $techmap\mp.$procmux$281_CMP'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$511' in module `mon_exp_top' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$521' (1) in module `\mon_exp_top' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$520 = $techmap\mp.$procmux$280_CMP'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$571' (1) in module `\mon_exp_top' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$570 = $techmap\mp.$procmux$279_CMP'.

5.6.11.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$542' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$565'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$541 = $auto$fsm_map.cc:74:implement_pattern_cache$564
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$542' from module `\mon_exp_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$538' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$561'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$537 = $auto$fsm_map.cc:74:implement_pattern_cache$560
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$538' from module `\mon_exp_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$534' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$557'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$533 = $auto$fsm_map.cc:74:implement_pattern_cache$556
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$534' from module `\mon_exp_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$525' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$546'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$524 = $auto$fsm_map.cc:74:implement_pattern_cache$545
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$525' from module `\mon_exp_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$575' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$529'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$574 = $auto$fsm_map.cc:74:implement_pattern_cache$528
    Removing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$575' from module `\mon_exp_top'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$511' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$561'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$510 = $auto$fsm_map.cc:74:implement_pattern_cache$560
    Removing $logic_not cell `$auto$fsm_map.cc:77:implement_pattern_cache$511' from module `\mon_exp_top'.
Removed a total of 6 cells.

5.6.11.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.6.11.5. Finished fast OPT passes.

5.6.12. Executing MEMORY pass.

5.6.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\br.$memwr$\memory$src/bram.v:34$73' in module `\mon_exp_top': merged $dff to cell.
Checking cell `$techmap\br.$memrd$\memory$src/bram.v:36$71' in module `\mon_exp_top': merged data $dff to cell.

5.6.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..
  removing unused `$dff' cell `$techmap\br.$procdff$447'.
  removing unused `$dff' cell `$techmap\br.$procdff$448'.
  removing unused `$dff' cell `$techmap\br.$procdff$446'.
  removing unused `$dff' cell `$techmap\br.$procdff$445'.

5.6.12.3. Executing MEMORY_SHARE pass (consolidating $memrc/$memwr cells).

5.6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.6.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\br.memory' in module `\mon_exp_top':
  $techmap\br.$meminit$\memory$src/bram.v:28$72 ($meminit)
  $techmap\br.$memwr$\memory$src/bram.v:34$73 ($memwr)
  $techmap\br.$memrd$\memory$src/bram.v:36$71 ($memrd)

5.6.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.7. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing mon_exp_top.br.memory:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=512 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \br.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \br.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \br.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \br.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \br.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \br.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \br.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \br.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=12, cells=256, acells=1
    Efficiency for rule 2.2: efficiency=25, cells=128, acells=1
    Efficiency for rule 2.1: efficiency=50, cells=64, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=32, acells=1
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \br.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \br.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: br.memory.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: br.memory.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <2 0 0>: br.memory.2.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <3 0 0>: br.memory.3.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <4 0 0>: br.memory.4.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <5 0 0>: br.memory.5.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <6 0 0>: br.memory.6.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <7 0 0>: br.memory.7.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <8 0 0>: br.memory.8.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <9 0 0>: br.memory.9.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <10 0 0>: br.memory.10.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <11 0 0>: br.memory.11.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <12 0 0>: br.memory.12.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <13 0 0>: br.memory.13.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <14 0 0>: br.memory.14.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <15 0 0>: br.memory.15.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <16 0 0>: br.memory.16.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <17 0 0>: br.memory.17.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <18 0 0>: br.memory.18.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <19 0 0>: br.memory.19.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <20 0 0>: br.memory.20.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <21 0 0>: br.memory.21.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <22 0 0>: br.memory.22.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <23 0 0>: br.memory.23.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <24 0 0>: br.memory.24.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <25 0 0>: br.memory.25.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <26 0 0>: br.memory.26.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <27 0 0>: br.memory.27.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <28 0 0>: br.memory.28.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <29 0 0>: br.memory.29.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <30 0 0>: br.memory.30.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <31 0 0>: br.memory.31.0.0

5.8. Executing TECHMAP pass (map to technology primitives).

5.8.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

5.8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \CLKPOL3 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
Generating RTLIL representation for module `$paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0'.

5.8.3. Continuing TECHMAP pass.
Mapping mon_exp_top.br.memory.10.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.5.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.0.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.6.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.9.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.15.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.2.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.1.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.13.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.11.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.8.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.31.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.30.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.29.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.28.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.27.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.26.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.25.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.24.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.23.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.22.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.21.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.20.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.19.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.18.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.17.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.16.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.7.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.12.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.14.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.3.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.
Mapping mon_exp_top.br.memory.4.0.0 using $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0.

5.8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
Parameter \INIT_1 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K'.

5.8.5. Continuing TECHMAP pass.
Mapping mon_exp_top.br.memory.10.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.5.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.0.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.6.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.9.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.15.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.2.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.1.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.13.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.11.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.8.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.31.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.30.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.29.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.28.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.27.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.26.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.25.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.24.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.23.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.22.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.21.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.20.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.19.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.18.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.17.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.16.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.7.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.12.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.14.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.3.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
Mapping mon_exp_top.br.memory.4.0.0 using $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K.
No more expansions possible.

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_CONST pass (perform const folding).
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [457]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [459]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [458]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [462:460]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [454]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [436:434]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [455]
Setting undriven signal in mon_exp_top to undef: \br.WR_EN2
Setting undriven signal in mon_exp_top to undef: \br.clk
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [505]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [507]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [510:509]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [2]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [124]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [141]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [158]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [13:10]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [175]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [39:30]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [192]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [209]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [226]
Setting undriven signal in mon_exp_top to undef: \br.WR_ADDR2 [7:1]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [498:493]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [243]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [260]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [277]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [294]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [311]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [328]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [345]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [362]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [379]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [396]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [413]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [430]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [503:499]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [483]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [4]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [492]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [7:5]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [29:14]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [439]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [452]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [482]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [465]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [486:484]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [488:487]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [8]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [9]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [433:431]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [491]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [511]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [456]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [1]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [506]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [0]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [508]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [429:414]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [412:397]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [395:380]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [378:363]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [361:346]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [344:329]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [327:312]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [310:295]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [293:278]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [276:261]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [259:244]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [242:227]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [225:210]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [208:193]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [157:142]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [174:159]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [476:467]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [466]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [479:477]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [464:463]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [191:176]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [490]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [438]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [453]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [504]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [3]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [489]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [481:480]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [123:108]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [140:125]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [440]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [437]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [451:441]
Setting undriven signal in mon_exp_top to undef: \br.WR_ADDR2 [0]
Setting undriven signal in mon_exp_top to undef: \br.WR_DATA2 [107:40]
Replacing $mux cell `$techmap\br.$procmux$78' (mux_sel01) in module `\mon_exp_top' with constant driver `$techmap\br.$0$memwr$\memory$src/bram.v:34$63_EN[511:0]$70 [511] = \br.WR_EN'.
Replacing $not cell `$techmap$techmap638\br.memory.22.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$683': A=\br.WR_EN
Replacing $not cell `$techmap$techmap649\br.memory.4.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$685': A=\br.WR_EN
Replacing $not cell `$techmap$techmap648\br.memory.3.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$687': A=\br.WR_EN
Replacing $not cell `$techmap$techmap647\br.memory.14.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$689': A=\br.WR_EN
Replacing $not cell `$techmap$techmap637\br.memory.23.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$691': A=\br.WR_EN
Replacing $not cell `$techmap$techmap646\br.memory.12.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$693': A=\br.WR_EN
Replacing $not cell `$techmap$techmap645\br.memory.7.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$695': A=\br.WR_EN
Replacing $not cell `$techmap$techmap644\br.memory.16.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$697': A=\br.WR_EN
Replacing $not cell `$techmap$techmap643\br.memory.17.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$699': A=\br.WR_EN
Replacing $not cell `$techmap$techmap642\br.memory.18.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$701': A=\br.WR_EN
Replacing $not cell `$techmap$techmap641\br.memory.19.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$703': A=\br.WR_EN
Replacing $not cell `$techmap$techmap640\br.memory.20.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$705': A=\br.WR_EN
Replacing $not cell `$techmap$techmap639\br.memory.21.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$707': A=\br.WR_EN
Replacing $not cell `$techmap$techmap636\br.memory.24.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$709': A=\br.WR_EN
Replacing $not cell `$techmap$techmap635\br.memory.25.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$711': A=\br.WR_EN
Replacing $not cell `$techmap$techmap634\br.memory.26.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$713': A=\br.WR_EN
Replacing $not cell `$techmap$techmap633\br.memory.27.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$715': A=\br.WR_EN
Replacing $not cell `$techmap$techmap626\br.memory.13.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$717': A=\br.WR_EN
Replacing $not cell `$techmap$techmap627\br.memory.11.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$719': A=\br.WR_EN
Replacing $not cell `$techmap$techmap628\br.memory.8.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$721': A=\br.WR_EN
Replacing $not cell `$techmap$techmap618\br.memory.10.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$723': A=\br.WR_EN
Replacing $not cell `$techmap$techmap629\br.memory.31.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$725': A=\br.WR_EN
Replacing $not cell `$techmap$techmap632\br.memory.28.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$727': A=\br.WR_EN
Replacing $not cell `$techmap$techmap631\br.memory.29.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$729': A=\br.WR_EN
Replacing $not cell `$techmap$techmap630\br.memory.30.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$731': A=\br.WR_EN
Replacing $not cell `$techmap$techmap620\br.memory.0.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$733': A=\br.WR_EN
Replacing $not cell `$techmap$techmap621\br.memory.6.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$735': A=\br.WR_EN
Replacing $not cell `$techmap$techmap622\br.memory.9.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$737': A=\br.WR_EN
Replacing $not cell `$techmap$techmap623\br.memory.15.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$739': A=\br.WR_EN
Replacing $not cell `$techmap$techmap624\br.memory.2.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$741': A=\br.WR_EN
Replacing $not cell `$techmap$techmap625\br.memory.1.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$743': A=\br.WR_EN
Replacing $not cell `$techmap$techmap619\br.memory.5.0.0.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:220$616' in module `mon_exp_top' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$745': A=\br.WR_EN

5.9.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
  Cell `$techmap$techmap648\br.memory.3.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap648\br.memory.3.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap648\br.memory.3.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap647\br.memory.14.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap647\br.memory.14.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap647\br.memory.14.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap646\br.memory.12.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap646\br.memory.12.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap646\br.memory.12.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap645\br.memory.7.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap645\br.memory.7.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap645\br.memory.7.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap644\br.memory.16.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap644\br.memory.16.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap644\br.memory.16.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap643\br.memory.17.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap643\br.memory.17.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap643\br.memory.17.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap642\br.memory.18.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap642\br.memory.18.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap642\br.memory.18.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap641\br.memory.19.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap641\br.memory.19.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap641\br.memory.19.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap640\br.memory.20.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap640\br.memory.20.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap640\br.memory.20.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap639\br.memory.21.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap639\br.memory.21.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap639\br.memory.21.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap638\br.memory.22.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap638\br.memory.22.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap638\br.memory.22.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap637\br.memory.23.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap637\br.memory.23.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap637\br.memory.23.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap636\br.memory.24.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap636\br.memory.24.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap636\br.memory.24.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap635\br.memory.25.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap635\br.memory.25.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap635\br.memory.25.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap634\br.memory.26.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap634\br.memory.26.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap634\br.memory.26.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap633\br.memory.27.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap633\br.memory.27.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap633\br.memory.27.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap632\br.memory.28.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap632\br.memory.28.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap632\br.memory.28.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap631\br.memory.29.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap631\br.memory.29.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap631\br.memory.29.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap630\br.memory.30.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap630\br.memory.30.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap630\br.memory.30.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap629\br.memory.31.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap629\br.memory.31.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap629\br.memory.31.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap628\br.memory.8.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap628\br.memory.8.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap628\br.memory.8.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap627\br.memory.11.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap627\br.memory.11.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap627\br.memory.11.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap626\br.memory.13.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap626\br.memory.13.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap626\br.memory.13.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap625\br.memory.1.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap625\br.memory.1.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap625\br.memory.1.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap624\br.memory.2.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap624\br.memory.2.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap624\br.memory.2.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap623\br.memory.15.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap623\br.memory.15.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap623\br.memory.15.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap622\br.memory.9.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap622\br.memory.9.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap622\br.memory.9.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap621\br.memory.6.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap621\br.memory.6.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap621\br.memory.6.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap620\br.memory.0.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap620\br.memory.0.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap620\br.memory.0.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap619\br.memory.5.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap619\br.memory.5.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap619\br.memory.5.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$techmap$techmap618\br.memory.10.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' is identical to cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
    Redirecting output \Y: $techmap$techmap618\br.memory.10.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y = $techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617_Y
    Removing $reduce_or cell `$techmap$techmap618\br.memory.10.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$731' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$730 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$731' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$729' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$728 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$729' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$727' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$726 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$727' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$715' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$714 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$715' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$713' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$712 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$713' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$711' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$710 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$711' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$709' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$708 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$709' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$691' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$690 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$691' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$683' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$682 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$683' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$707' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$706 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$707' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$705' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$704 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$705' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$703' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$702 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$703' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$701' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$700 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$701' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$699' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$698 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$699' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$737' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$736 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$737' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$693' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$692 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$693' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$743' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$742 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$743' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$695' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$694 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$695' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$717' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$716 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$717' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$725' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$724 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$725' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$735' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$734 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$735' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$719' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$718 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$719' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$697' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$696 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$697' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$733' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$732 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$733' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$723' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$722 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$723' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$687' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$686 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$687' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$689' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$688 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$689' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$739' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$738 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$739' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$741' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$740 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$741' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$745' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$744 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$745' from module `\mon_exp_top'.
  Cell `$auto$opt_const.cc:158:group_cell_inputs$721' is identical to cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
    Redirecting output \Y: $auto$opt_const.cc:145:group_cell_inputs$720 = $auto$opt_const.cc:145:group_cell_inputs$684
    Removing $not cell `$auto$opt_const.cc:158:group_cell_inputs$721' from module `\mon_exp_top'.
Removed a total of 62 cells.

5.9.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$fsm_map.cc:172:map_fsm$505 ($dff) from module \mon_exp_top.
Removing $techmap\mp.$procdff$461 ($dff) from module \mon_exp_top.
Removing $techmap\mp.$procdff$463 ($dff) from module \mon_exp_top.
Removing $techmap\mp.$procdff$464 ($dff) from module \mon_exp_top.
Removing $techmap\mp.$procdff$465 ($dff) from module \mon_exp_top.
Removing $techmap\mp.$procdff$466 ($dff) from module \mon_exp_top.
Removing $techmap\mp.$procdff$467 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$449 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$450 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$451 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$452 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$453 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$454 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$455 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$456 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$457 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$458 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$459 ($dff) from module \mon_exp_top.
Removing $techmap\mp.mp.$procdff$460 ($dff) from module \mon_exp_top.
Replaced 19 DFF cells.

5.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..
  removing unused `$reduce_or' cell `$techmap$techmap649\br.memory.4.0.0.$reduce_or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v:222$617'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.10.0.0'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$565'.
  removing unused `$not' cell `$auto$opt_const.cc:158:group_cell_inputs$685'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$563'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.5.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.0.0.0'.
  removing unused `$mux' cell `$techmap\br.$ternary$src/bram.v:25$66'.
  removing unused `$mux' cell `$techmap\br.$ternary$src/bram.v:24$65'.
  removing unused `$mux' cell `$techmap\br.$ternary$src/bram.v:23$64'.
  removing unused `$logic_not' cell `$auto$fsm_map.cc:77:implement_pattern_cache$561'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$509'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$559'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$557'.
  removing unused `$reduce_or' cell `$auto$fsm_map.cc:144:implement_pattern_cache$555'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$554'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$550'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$548'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$546'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$544'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$540'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.6.0.0'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$536'.
  removing unused `$reduce_or' cell `$auto$fsm_map.cc:144:implement_pattern_cache$532'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$531'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$529'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$527'.
  removing unused `$alu' cell `$auto$alumacc.cc:470:replace_alu$497'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.9.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.15.0.0'.
  removing unused `$alu' cell `$auto$alumacc.cc:470:replace_alu$492'.
  removing unused `$alu' cell `$auto$alumacc.cc:470:replace_alu$489'.
  removing unused `$alu' cell `$auto$alumacc.cc:470:replace_alu$486'.
  removing unused `$alu' cell `$auto$alumacc.cc:470:replace_alu$483'.
  removing unused `$macc' cell `$auto$alumacc.cc:354:replace_macc$482'.
  removing unused `$macc' cell `$auto$alumacc.cc:354:replace_macc$481'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.2.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.1.0.0'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$567'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$472'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.13.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.11.0.0'.
  removing unused `$mux' cell `$techmap\mp.$procmux$439'.
  removing unused `$mux' cell `$techmap\mp.$procmux$437'.
  removing unused `$mux' cell `$techmap\mp.$procmux$433'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$517'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.8.0.0'.
  removing unused `$mux' cell `$techmap\mp.$procmux$416'.
  removing unused `$pmux' cell `$techmap\mp.$procmux$410'.
  removing unused `$pmux' cell `$techmap\mp.$procmux$403'.
  removing unused `$mux' cell `$techmap\mp.$procmux$401'.
  removing unused `$pmux' cell `$techmap\mp.$procmux$396'.
  removing unused `$mux' cell `$techmap\mp.$procmux$388'.
  removing unused `$mux' cell `$techmap\mp.$procmux$378'.
  removing unused `$mux' cell `$techmap\mp.$procmux$357'.
  removing unused `$mux' cell `$techmap\mp.$procmux$347'.
  removing unused `$mux' cell `$techmap\mp.$procmux$326'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$470'.
  removing unused `$mux' cell `$techmap\mp.$procmux$316'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$513'.
  removing unused `$mux' cell `$techmap\mp.$procmux$285'.
  removing unused `$logic_not' cell `$techmap\mp.$procmux$281_CMP0'.
  removing unused `$eq' cell `$techmap\mp.$procmux$280_CMP0'.
  removing unused `$eq' cell `$techmap\mp.$procmux$279_CMP0'.
  removing unused `$eq' cell `$techmap\mp.$procmux$278_CMP0'.
  removing unused `$eq' cell `$techmap\mp.$procmux$277_CMP0'.
  removing unused `$mux' cell `$techmap\mp.$procmux$274'.
  removing unused `$logic_and' cell `$techmap\mp.$logic_and$src/mon_exp.v:138$23'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$523'.
  removing unused `$mux' cell `$techmap\mp.$ternary$src/mon_exp.v:114$15'.
  removing unused `$mux' cell `$techmap\mp.$ternary$src/mon_exp.v:114$14'.
  removing unused `$reduce_or' cell `$techmap\mp.$reduce_or$src/mon_exp.v:114$12'.
  removing unused `$shiftx' cell `$techmap\mp.$shiftx$src/mon_exp.v:114$11'.
  removing unused `$logic_not' cell `$techmap\mp.$logic_not$src/mon_exp.v:104$9'.
  removing unused `$mux' cell `$techmap\mp.$ternary$src/mon_exp.v:97$8'.
  removing unused `$shiftx' cell `$techmap\mp.$shiftx$src/mon_exp.v:97$7'.
  removing unused `$logic_and' cell `$techmap\mp.$logic_and$src/mon_exp.v:84$5'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.31.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.30.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.29.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.28.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.27.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.26.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.25.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.24.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.23.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.22.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.21.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.20.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.19.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.18.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.17.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.16.0.0'.
  removing unused `$reduce_or' cell `$auto$fsm_map.cc:144:implement_pattern_cache$578'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$577'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$573'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.7.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.12.0.0'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$569'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.14.0.0'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.3.0.0'.
  removing unused `$and' cell `$techmap\mp.mp.sam1.$and$src/mon_prod.v:259$61'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$268'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$257'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$246'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$235'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$232'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$220'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$217'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$205'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$201'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$197'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$191'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$178'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$170'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$161'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$155'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$145'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$143_CMP0'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$141'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$142_CMP0'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$137'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$128'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$129_CMP0'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$117'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$111_CMP0'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$110_CMP0'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$109_CMP0'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$108_CMP0'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$107_CMP0'.
  removing unused `$pmux' cell `$techmap\mp.mp.$procmux$105'.
  removing unused `$eq' cell `$techmap\mp.mp.$procmux$106_CMP0'.
  removing unused `$logic_not' cell `$techmap\mp.mp.$procmux$100_CMP0'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$468'.
  removing unused `$mux' cell `$techmap\mp.mp.$procmux$90'.
  removing unused `$mux' cell `$techmap\mp.mp.$ternary$src/mon_prod.v:210$51'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$519'.
  removing unused `$mux' cell `$techmap\mp.mp.$ternary$src/mon_prod.v:143$39'.
  removing unused `$mux' cell `$techmap\mp.mp.$ternary$src/mon_prod.v:142$37'.
  removing unused `$mux' cell `$techmap\mp.mp.$ternary$src/mon_prod.v:141$35'.
  removing unused `\SB_RAM40_4K' cell `\br.memory.4.0.0'.
  removing unused `$reduce_or' cell `$techmap\mp.mp.$reduce_or$src/mon_prod.v:100$30'.
  removing unused non-port wire \br.RD_ADDR.
  removing unused non-port wire \br.RD_DATA.
  removing unused non-port wire \br.WR_ADDR.
  removing unused non-port wire \br.WR_ADDR1.
  removing unused non-port wire \br.WR_ADDR2.
  removing unused non-port wire \br.WR_DATA.
  removing unused non-port wire \br.WR_DATA1.
  removing unused non-port wire \br.WR_DATA2.
  removing unused non-port wire \br.WR_EN.
  removing unused non-port wire \br.WR_EN1.
  removing unused non-port wire \br.WR_EN2.
  removing unused non-port wire \br.clk.
  removing unused non-port wire \clk.
  removing unused non-port wire \mp.ans.
  removing unused non-port wire \mp.clk.
  removing unused non-port wire \mp.idx.
  removing unused non-port wire \mp.mp.A.
  removing unused non-port wire \mp.mp.B.
  removing unused non-port wire \mp.mp.P.
  removing unused non-port wire \mp.mp.a0.
  removing unused non-port wire \mp.mp.big_mult.
  removing unused non-port wire \mp.mp.clk.
  removing unused non-port wire \mp.mp.count.
  removing unused non-port wire \mp.mp.mult_out.
  removing unused non-port wire \mp.mp.rd_addr.
  removing unused non-port wire \mp.mp.rd_data.
  removing unused non-port wire \mp.mp.sam1.A.
  removing unused non-port wire \mp.mp.sam1.B.
  removing unused non-port wire \mp.mp.sam1.P.
  removing unused non-port wire \mp.mp.small_mult.
  removing unused non-port wire \mp.mp.start.
  removing unused non-port wire \mp.mp.state.
  removing unused non-port wire \mp.mp.stop.
  removing unused non-port wire \mp.mp.wr_addr.
  removing unused non-port wire \mp.mp.wr_data.
  removing unused non-port wire \mp.mp.wr_en.
  removing unused non-port wire \mp.mp_start.
  removing unused non-port wire \mp.mp_stop.
  removing unused non-port wire \mp.old_mp_start.
  removing unused non-port wire \mp.old_mp_stop.
  removing unused non-port wire \mp.op_code.
  removing unused non-port wire \mp.rd_addr.
  removing unused non-port wire \mp.rd_data.
  removing unused non-port wire \mp.state.
  removing unused non-port wire \mp.stop.
  removing unused non-port wire \mp.wr_addr.
  removing unused non-port wire \mp.wr_data.
  removing unused non-port wire \mp.wr_en.
  removing unused non-port wire \rd_addr.
  removing unused non-port wire \rd_data.
  removing unused non-port wire \wr_addr.
  removing unused non-port wire \wr_addr2.
  removing unused non-port wire \wr_data.
  removing unused non-port wire \wr_data2.
  removing unused non-port wire \wr_en.
  removing unused non-port wire \wr_en2.
  removed 56 unused temporary wires.

5.9.5. Rerunning OPT passes. (Removed registers in this run.)

5.9.6. Executing OPT_CONST pass (perform const folding).

5.9.7. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.9.8. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.9.10. Finished fast OPT passes.

5.10. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_CONST pass (perform const folding).

5.11.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \mon_exp_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mon_exp_top.
Performed a total of 0 changes.

5.11.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.11.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.11.8. Executing OPT_CONST pass (perform const folding).

5.11.9. Finished OPT passes. (There is nothing left to do.)

5.12. Executing TECHMAP pass (map to technology primitives).

5.12.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.12.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
No more expansions possible.

5.13. Executing ICE40_OPT pass (performing simple optimizations).

5.13.1. Running ICE40 specific optimizations.

5.13.2. Executing OPT_CONST pass (perform const folding).

5.13.3. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.13.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.13.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.13.6. Finished OPT passes. (There is nothing left to do.)

5.14. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

5.15. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module mon_exp_top:

5.16. Executing TECHMAP pass (map to technology primitives).

5.16.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
No more expansions possible.

5.17. Executing OPT_CONST pass (perform const folding).

5.18. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.19. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in mon_exp_top.

5.20. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in mon_exp_top.

5.21. Executing ICE40_OPT pass (performing simple optimizations).

5.21.1. Running ICE40 specific optimizations.

5.21.2. Executing OPT_CONST pass (perform const folding).

5.21.3. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.21.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.21.6. Finished OPT passes. (There is nothing left to do.)

5.22. Executing ABC pass (technology mapping using ABC).

5.22.1. Extracting gate netlist of module `\mon_exp_top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

5.23. Executing ICE40_OPT pass (performing simple optimizations).

5.23.1. Running ICE40 specific optimizations.

5.23.2. Executing OPT_CONST pass (perform const folding).

5.23.3. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\mon_exp_top'.
Removed a total of 0 cells.

5.23.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mon_exp_top..

5.23.6. Finished OPT passes. (There is nothing left to do.)

5.24. Executing ABC pass (technology mapping using ABC).

5.24.1. Extracting gate netlist of module `\mon_exp_top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

5.25. Executing TECHMAP pass (map to technology primitives).

5.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
No more expansions possible.

5.26. Executing HIERARCHY pass (managing design hierarchy).

5.26.1. Analyzing design hierarchy..
Top module:  \mon_exp_top

5.26.2. Analyzing design hierarchy..
Top module:  \mon_exp_top
Removed 0 unused modules.

5.27. Printing statistics.

=== mon_exp_top ===

   Number of wires:                 17
   Number of wire bits:           8247
   Number of public wires:          17
   Number of public wire bits:    8247
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

5.28. Executing CHECK pass (checking for obvious problems).
checking module mon_exp_top..
found and reported 0 problems.

5.29. Executing BLIF backend.

End of script. Logfile hash: af4494b41c
CPU: user 2.74s system 0.05s, MEM: 55.74 MB total, 43.14 MB resident
Yosys 0.5+461 (git sha1 22c549a, clang 3.4 -fPIC -Os)
Time spent: 30% 17x opt_clean (0 sec), 14% 17x opt_const (0 sec), ...
arachne-pnr test.blif -o test.txt -d 8k
Makefile:45: recipe for target 'top_lut' failed
