// Seed: 2055490728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd8
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wor id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_9,
      id_8,
      id_1,
      id_2,
      id_5,
      id_7
  );
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_9 = ((id_1)) ? {-1, -1, -1, id_1} : 1;
  logic [7:0] id_15;
  ;
  assign id_14 = id_15[id_3];
  integer id_16;
  wire id_17;
endmodule
