// Seed: 376683040
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2 = 1;
  assign id_2 = 1;
  assign id_2 = id_2;
  logic id_3;
  type_8(
      id_2, 1, id_1
  );
  reg id_4;
  always #1 id_4 <= 1;
endmodule
