# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ALU.v" \
"../../../../../interface.v" \
"../../../../../tops/top_alu_interface.v" \
"../../../../../test_benchs/tb_alu_interface.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
