version 3
C:/Users/Andre/Desktop/carpeta_arquitectura/Assembler_arch/gpc_tbw/GPC_Harvard_a.vhd
GPC_Hvd_a
VHDL
VHDL
C:/Users/Andre/Desktop/carpeta_arquitectura/Assembler_arch/gpc_tbw/test.xwv
Clocked
-
-
40000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
Din
clk
Dout
clk
done
clk
enter
clk
inFlags
clk
outFlags
clk
rst
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
done_DIFF
inFlags_DIFF
outFlags_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
enter
rst
done
inFlags
outFlags
Din
Dout
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/GPC_Hvd_a/Din
3
2
/GPC_Hvd_a/Dout
3
2
/GPC_Hvd_a/Dout_DIFF
2
2
/GPC_Hvd_a/clk
2
2
/GPC_Hvd_a/done
2
2
/GPC_Hvd_a/enter
2
2
/GPC_Hvd_a/inFlags
2
2
/GPC_Hvd_a/outFlags
2
2
/GPC_Hvd_a/rst
2
2
SIGPROPS_END
