<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p484" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_484{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_484{left:536px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_484{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_484{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_484{left:96px;bottom:1038px;letter-spacing:0.11px;}
#t6_484{left:147px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_484{left:96px;bottom:1003px;letter-spacing:0.09px;word-spacing:-0.46px;}
#t8_484{left:96px;bottom:982px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t9_484{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.56px;}
#ta_484{left:96px;bottom:921px;letter-spacing:0.11px;}
#tb_484{left:147px;bottom:921px;letter-spacing:0.16px;word-spacing:0.04px;}
#tc_484{left:96px;bottom:885px;letter-spacing:0.13px;word-spacing:-0.46px;}
#td_484{left:703px;bottom:885px;}
#te_484{left:712px;bottom:885px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tf_484{left:96px;bottom:864px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_484{left:96px;bottom:843px;letter-spacing:0.11px;word-spacing:-0.57px;}
#th_484{left:96px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_484{left:96px;bottom:800px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_484{left:96px;bottom:760px;letter-spacing:0.11px;}
#tk_484{left:147px;bottom:760px;letter-spacing:0.17px;word-spacing:0.05px;}
#tl_484{left:96px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tm_484{left:96px;bottom:704px;letter-spacing:0.13px;word-spacing:-0.64px;}
#tn_484{left:96px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.47px;}
#to_484{left:96px;bottom:661px;letter-spacing:0.15px;word-spacing:-0.46px;}
#tp_484{left:96px;bottom:621px;letter-spacing:0.11px;}
#tq_484{left:147px;bottom:621px;letter-spacing:0.16px;word-spacing:0.02px;}
#tr_484{left:96px;bottom:586px;letter-spacing:0.14px;word-spacing:-0.46px;}
#ts_484{left:96px;bottom:565px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tt_484{left:96px;bottom:525px;letter-spacing:0.11px;}
#tu_484{left:147px;bottom:525px;letter-spacing:0.13px;word-spacing:0.04px;}
#tv_484{left:96px;bottom:490px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tw_484{left:96px;bottom:468px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tx_484{left:96px;bottom:447px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ty_484{left:96px;bottom:426px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_484{left:96px;bottom:404px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t10_484{left:96px;bottom:364px;letter-spacing:0.12px;}
#t11_484{left:157px;bottom:364px;letter-spacing:0.16px;word-spacing:-0.02px;}
#t12_484{left:96px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t13_484{left:96px;bottom:308px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t14_484{left:96px;bottom:286px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_484{left:96px;bottom:265px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t16_484{left:96px;bottom:244px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_484{left:96px;bottom:222px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t18_484{left:96px;bottom:201px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_484{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_484{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_484{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_484{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_484{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_484{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_484{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts484" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg484Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg484" style="-webkit-user-select: none;"><object width="935" height="1210" data="484/484.svg" type="image/svg+xml" id="pdf484" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_484" class="t s1_484">29 </span><span id="t2_484" class="t s2_484">x86 and AMD64 Architecture Differences </span>
<span id="t3_484" class="t s1_484">AMD64 Technology </span><span id="t4_484" class="t s1_484">24593—Rev. 3.41—June 2023 </span>
<span id="t5_484" class="t s3_484">2.4.5 </span><span id="t6_484" class="t s3_484">Stack Pointer </span>
<span id="t7_484" class="t s4_484">In 64-bit mode, the size of the stack pointer, RSP, is always 64 bits. The stack size is not controlled by </span>
<span id="t8_484" class="t s4_484">a bit in the SS descriptor, as it is in compatibility or legacy mode, nor can it be overridden by an </span>
<span id="t9_484" class="t s4_484">instruction prefix. Address-size overrides are ignored for implicit stack references. </span>
<span id="ta_484" class="t s3_484">2.4.6 </span><span id="tb_484" class="t s3_484">Control Registers </span>
<span id="tc_484" class="t s4_484">The AMD64 architecture defines several enhancements to the control registers (CR</span><span id="td_484" class="t s5_484">n</span><span id="te_484" class="t s4_484">). In long mode, </span>
<span id="tf_484" class="t s4_484">all control registers are expanded to 64 bits, although the entire 64 bits can be read and written only </span>
<span id="tg_484" class="t s4_484">from 64-bit mode. A new control register, the task-priority register (CR8 or TPR) is added, and can be </span>
<span id="th_484" class="t s4_484">read and written from 64-bit mode. Last, the function of the page-enable bit (CR0.PG) is expanded. </span>
<span id="ti_484" class="t s4_484">When long mode is enabled, the PG bit is used to activate and deactivate long mode. </span>
<span id="tj_484" class="t s3_484">2.4.7 </span><span id="tk_484" class="t s3_484">Debug Registers </span>
<span id="tl_484" class="t s4_484">In long mode, all debug registers are expanded to 64 bits, although the entire 64 bits can be read and </span>
<span id="tm_484" class="t s4_484">written only from 64-bit mode. Expanded register encodings for the decode registers allow up to eight </span>
<span id="tn_484" class="t s4_484">new registers to be defined (DR8–DR15), although presently those registers are not supported by the </span>
<span id="to_484" class="t s4_484">AMD64 architecture. </span>
<span id="tp_484" class="t s3_484">2.4.8 </span><span id="tq_484" class="t s3_484">Extended Feature Register (EFER) </span>
<span id="tr_484" class="t s4_484">The EFER is expanded by the AMD64 architecture to include a long-mode-enable bit (LME), and a </span>
<span id="ts_484" class="t s4_484">long-mode-active bit (LMA). These new bits can be accessed from legacy mode and long mode. </span>
<span id="tt_484" class="t s3_484">2.4.9 </span><span id="tu_484" class="t s3_484">Memory Type Range Registers (MTRRs) </span>
<span id="tv_484" class="t s4_484">The legacy MTRRs are architecturally defined as 64 bits, and can accommodate the maximum 52-bit </span>
<span id="tw_484" class="t s4_484">physical address allowed by the AMD64 architecture. From both long mode and legacy mode, </span>
<span id="tx_484" class="t s4_484">implementations of the AMD64 architecture reference the entire 52-bit physical-address value stored </span>
<span id="ty_484" class="t s4_484">in the MTRRs. Long mode and legacy mode system software can update all 64 bits of the MTRRs to </span>
<span id="tz_484" class="t s4_484">manage the expanded physical-address space. </span>
<span id="t10_484" class="t s3_484">2.4.10 </span><span id="t11_484" class="t s3_484">Other Model-Specific Registers (MSRs) </span>
<span id="t12_484" class="t s4_484">Several other MSRs have fields holding physical addresses. Examples include the APIC-base register </span>
<span id="t13_484" class="t s4_484">and top-of-memory register. Generally, any model-specific register that contains a physical address is </span>
<span id="t14_484" class="t s4_484">defined architecturally to be 64 bits wide, and can accommodate the maximum physical-address size </span>
<span id="t15_484" class="t s4_484">defined by the AMD64 architecture. When physical addresses are read from MSRs by the processor, </span>
<span id="t16_484" class="t s4_484">the entire value is read regardless of the operating mode. In legacy implementations, the high-order </span>
<span id="t17_484" class="t s4_484">MSR bits are reserved, and software must write those values with zeros. In legacy mode on AMD64 </span>
<span id="t18_484" class="t s4_484">architecture implementations, software can read and write all supported high-order MSR bits. </span>
<span id="t19_484" class="t s6_484">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
