{
  "design": {
    "design_info": {
      "boundary_crc": "0x69C6E05268637C61",
      "device": "xcku115-flvb2104-2-e",
      "gen_directory": "../../../../test_XUS.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "AXI4Stream_XUS_Virtu_0": ""
    },
    "interface_ports": {
      "M00_AXIS_Undeco_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "AsyncInput_0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M00_AXIS_Undeco_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "reset_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "AXI4Stream_XUS_Virtu_0": {
        "vlnv": "DigiLAB:ip:AXI4Stream_XUS_VirtualTDL:1.0",
        "xci_name": "design_1_AXI4Stream_XUS_Virtu_0_0",
        "xci_path": "ip/design_1_AXI4Stream_XUS_Virtu_0_0/design_1_AXI4Stream_XUS_Virtu_0_0.xci",
        "inst_hier_path": "AXI4Stream_XUS_Virtu_0"
      }
    },
    "interface_nets": {
      "AXI4Stream_XUS_Virtu_0_M00_AXIS_Undeco": {
        "interface_ports": [
          "M00_AXIS_Undeco_0",
          "AXI4Stream_XUS_Virtu_0/M00_AXIS_Undeco"
        ]
      }
    },
    "nets": {
      "AsyncInput_0_1": {
        "ports": [
          "AsyncInput_0",
          "AXI4Stream_XUS_Virtu_0/AsyncInput"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "AXI4Stream_XUS_Virtu_0/clk"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "AXI4Stream_XUS_Virtu_0/reset"
        ]
      }
    }
  }
}