{"sha": "8b22ef6af9e6e834600a2e1af844d0309774f610", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGIyMmVmNmFmOWU2ZTgzNDYwMGEyZTFhZjg0NGQwMzA5Nzc0ZjYxMA==", "commit": {"author": {"name": "Claudiu Zissulescu", "email": "claziss@synopsys.com", "date": "2017-04-25T12:04:25Z"}, "committer": {"name": "Claudiu Zissulescu", "email": "claziss@gcc.gnu.org", "date": "2017-04-25T12:04:25Z"}, "message": "[ARC] Use ACCL, ACCH registers whenever they are available.\n\ngcc/\n2017-04-25  Claudiu Zissulescu  <claziss@synopsys.com>\n\n\t* config/arc/arc.c (arc_conditional_register_usage): Use ACCL,\n\tACCH registers whenever they are available.\n\nFrom-SVN: r247199", "tree": {"sha": "ad19a395586b895e2ac3360f4e5428947af5c799", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ad19a395586b895e2ac3360f4e5428947af5c799"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8b22ef6af9e6e834600a2e1af844d0309774f610", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b22ef6af9e6e834600a2e1af844d0309774f610", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8b22ef6af9e6e834600a2e1af844d0309774f610", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b22ef6af9e6e834600a2e1af844d0309774f610/comments", "author": {"login": "claziss", "id": 2761368, "node_id": "MDQ6VXNlcjI3NjEzNjg=", "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4", "gravatar_id": "", "url": "https://api.github.com/users/claziss", "html_url": "https://github.com/claziss", "followers_url": "https://api.github.com/users/claziss/followers", "following_url": "https://api.github.com/users/claziss/following{/other_user}", "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}", "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/claziss/subscriptions", "organizations_url": "https://api.github.com/users/claziss/orgs", "repos_url": "https://api.github.com/users/claziss/repos", "events_url": "https://api.github.com/users/claziss/events{/privacy}", "received_events_url": "https://api.github.com/users/claziss/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ad3d6e77aa4b779f8ea8223210b5fc6b3c45c356", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad3d6e77aa4b779f8ea8223210b5fc6b3c45c356", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ad3d6e77aa4b779f8ea8223210b5fc6b3c45c356"}], "stats": {"total": 14, "additions": 14, "deletions": 0}, "files": [{"sha": "5faeb0e79b87279758366d794840b64bbe4e7b91", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8b22ef6af9e6e834600a2e1af844d0309774f610/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8b22ef6af9e6e834600a2e1af844d0309774f610/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8b22ef6af9e6e834600a2e1af844d0309774f610", "patch": "@@ -1,3 +1,8 @@\n+2017-04-25  Claudiu Zissulescu  <claziss@synopsys.com>\n+\n+\t* config/arc/arc.c (arc_conditional_register_usage): Use ACCL,\n+\tACCH registers whenever they are available.\n+\n 2017-04-25  Claudiu Zissulescu  <claziss@synopsys.com>\n \n \t* config/arc/arc.c (arc_conditional_register_usage): Make D0, D1"}, {"sha": "0c6b96fcd161a502e1cef52e212ad874944cece6", "filename": "gcc/config/arc/arc.c", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8b22ef6af9e6e834600a2e1af844d0309774f610/gcc%2Fconfig%2Farc%2Farc.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8b22ef6af9e6e834600a2e1af844d0309774f610/gcc%2Fconfig%2Farc%2Farc.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farc%2Farc.c?ref=8b22ef6af9e6e834600a2e1af844d0309774f610", "patch": "@@ -1585,6 +1585,15 @@ arc_conditional_register_usage (void)\n     SET_HARD_REG_BIT (reg_class_contents[WRITABLE_CORE_REGS], ACCH_REGNO);\n     SET_HARD_REG_BIT (reg_class_contents[CHEAP_CORE_REGS], ACCL_REGNO);\n     SET_HARD_REG_BIT (reg_class_contents[CHEAP_CORE_REGS], ACCH_REGNO);\n+    SET_HARD_REG_BIT (reg_class_contents[GENERAL_REGS], ACCL_REGNO);\n+    SET_HARD_REG_BIT (reg_class_contents[GENERAL_REGS], ACCH_REGNO);\n+    SET_HARD_REG_BIT (reg_class_contents[MPY_WRITABLE_CORE_REGS], ACCL_REGNO);\n+    SET_HARD_REG_BIT (reg_class_contents[MPY_WRITABLE_CORE_REGS], ACCH_REGNO);\n+\n+     /* Allow the compiler to freely use them.  */\n+    fixed_regs[ACCL_REGNO] = 0;\n+    fixed_regs[ACCH_REGNO] = 0;\n+\n     arc_hard_regno_mode_ok[ACC_REG_FIRST] = D_MODES;\n   }\n }"}]}