INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.sim/sim_1/impl/timing/xsim/MemoryStageTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WritebackStage
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.srcs/sources_1/new/MemoryStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoryStage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.srcs/sources_1/new/bcd_seven_seg_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDSevenSegConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.srcs/sources_1/new/seven_seg_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SevenSegController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.srcs/sources_1/new/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.srcs/sim_1/new/MemoryStageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoryStageTB'
