/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2017-2019, Intel Corporation
 */

#ifndef __SOCFPGA_SOC64_CLOCK_H
#define __SOCFPGA_SOC64_CLOCK_H

/* fixed rate clocks */
#define SOCFPGA_SOC64_OSC1			0
#define SOCFPGA_SOC64_CB_INTOSC_HS_DIV2_CLK	1
#define SOCFPGA_SOC64_CB_INTOSC_LS_CLK		2
#define SOCFPGA_SOC64_F2S_FREE_CLK		3

/* fixed factor clocks */
#define SOCFPGA_SOC64_L4_SYS_FREE_CLK		4
#define SOCFPGA_SOC64_MPU_PERIPH_CLK		5
#define SOCFPGA_SOC64_MPU_L2RAM_CLK		6
#define SOCFPGA_SOC64_SDMMC_CIU_CLK		7

/* PLL clocks */
#define SOCFPGA_SOC64_MAIN_PLL_CLK		8
#define SOCFPGA_SOC64_PERIPH_PLL_CLK		9
#define SOCFPGA_SOC64_BOOT_CLK			10

/* Periph clocks */
#define SOCFPGA_SOC64_MAIN_MPU_BASE_CLK		11
#define SOCFPGA_SOC64_MAIN_NOC_BASE_CLK		12
#define SOCFPGA_SOC64_MAIN_EMACA_CLK		13
#define SOCFPGA_SOC64_MAIN_EMACB_CLK		14
#define SOCFPGA_SOC64_MAIN_EMAC_PTP_CLK		15
#define SOCFPGA_SOC64_MAIN_GPIO_DB_CLK		16
#define SOCFPGA_SOC64_MAIN_SDMMC_CLK		17
#define SOCFPGA_SOC64_MAIN_S2F_USR0_CLK		18
#define SOCFPGA_SOC64_MAIN_S2F_USR1_CLK		19
#define SOCFPGA_SOC64_MAIN_PSI_REF_CLK		20

#define SOCFPGA_SOC64_PERI_MPU_BASE_CLK		21
#define SOCFPGA_SOC64_PERI_NOC_BASE_CLK		22
#define SOCFPGA_SOC64_PERI_EMACA_CLK		23
#define SOCFPGA_SOC64_PERI_EMACB_CLK		24
#define SOCFPGA_SOC64_PERI_EMAC_PTP_CLK		25
#define SOCFPGA_SOC64_PERI_GPIO_DB_CLK		26
#define SOCFPGA_SOC64_PERI_SDMMC_CLK		27
#define SOCFPGA_SOC64_PERI_S2F_USR0_CLK		28
#define SOCFPGA_SOC64_PERI_S2F_USR1_CLK		29
#define SOCFPGA_SOC64_PERI_PSI_REF_CLK		30

#define SOCFPGA_SOC64_MPU_FREE_CLK		31
#define SOCFPGA_SOC64_NOC_FREE_CLK		32
#define SOCFPGA_SOC64_S2F_USR0_CLK		33
#define SOCFPGA_SOC64_NOC_CLK			34
#define SOCFPGA_SOC64_EMAC_A_FREE_CLK		35
#define SOCFPGA_SOC64_EMAC_B_FREE_CLK		36
#define SOCFPGA_SOC64_EMAC_PTP_FREE_CLK		37
#define SOCFPGA_SOC64_GPIO_DB_FREE_CLK		38
#define SOCFPGA_SOC64_SDMMC_FREE_CLK		39
#define SOCFPGA_SOC64_S2F_USER1_FREE_CLK	40
#define SOCFPGA_SOC64_PSI_REF_FREE_CLK		41

/* Gate clocks */
#define SOCFPGA_SOC64_MPU_CLK			42
#define SOCFPGA_SOC64_L4_MAIN_CLK		43
#define SOCFPGA_SOC64_L4_MP_CLK			44
#define SOCFPGA_SOC64_L4_SP_CLK			45
#define SOCFPGA_SOC64_CS_AT_CLK			46
#define SOCFPGA_SOC64_CS_TRACE_CLK		47
#define SOCFPGA_SOC64_CS_PDBG_CLK		48
#define SOCFPGA_SOC64_CS_TIMER_CLK		49
#define SOCFPGA_SOC64_S2F_USER0_CLK		50
#define SOCFPGA_SOC64_S2F_USER1_CLK		51
#define SOCFPGA_SOC64_EMAC0_CLK			52
#define SOCFPGA_SOC64_EMAC1_CLK			53
#define SOCFPGA_SOC64_EMAC2_CLK			54
#define SOCFPGA_SOC64_EMAC_PTP_CLK		55
#define SOCFPGA_SOC64_GPIO_DB_CLK		56
#define SOCFPGA_SOC64_SDMMC_CLK			57
#define SOCFPGA_SOC64_PSI_REF_CLK		58
#define SOCFPGA_SOC64_USB_CLK			59
#define SOCFPGA_SOC64_SPI_M_CLK			60
#define SOCFPGA_SOC64_NAND_CLK			61
#define SOCFPGA_SOC64_NAND_X_CLK		62
#define SOCFPGA_SOC64_NUM_CLKS			63

#endif	/* __SOCFPGA_SOC64_CLOCK_H */
