--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    1.594(R)|      SLOW  |   -0.702(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEND_BUTTON |    2.385(R)|      SLOW  |   -0.622(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_TX<0>   |         7.383(R)|      SLOW  |         3.818(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         7.398(R)|      SLOW  |         3.799(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         7.908(R)|      SLOW  |         4.130(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         7.532(R)|      SLOW  |         3.907(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<4>   |         7.263(R)|      SLOW  |         3.747(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         7.210(R)|      SLOW  |         3.696(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         7.187(R)|      SLOW  |         3.681(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.212(R)|      SLOW  |         3.698(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.189(R)|      SLOW  |         3.683(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.168(R)|      SLOW  |         3.690(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.107(R)|      SLOW  |         3.637(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.328(R)|      SLOW  |         3.769(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.305(R)|      SLOW  |         3.754(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         9.667(R)|      SLOW  |         5.240(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         8.900(R)|      SLOW  |         4.711(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.121(R)|      SLOW  |         4.315(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         8.437(R)|      SLOW  |         4.433(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.432|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 13 07:48:12 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



