#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 25 02:08:52 2019
# Process ID: 872
# Current directory: D:/Vivado/project/project_8/project_8.tmp/top_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13364 D:\Vivado\project\project_8\project_8.tmp\top_v1_0_project\top_v1_0_project.xpr
# Log file: D:/Vivado/project/project_8/project_8.tmp/top_v1_0_project/vivado.log
# Journal file: D:/Vivado/project/project_8/project_8.tmp/top_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/project/project_8/project_8.tmp/top_v1_0_project/top_v1_0_project.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/ip_repo/src/controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/ip_repo/src/processor.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/ip_repo/src/top.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/Vivado/project/ip_repo/matrix_alu
CRITICAL WARNING: [Ipptcl 7-1483] No files matching .vh .v .vhd .vhdl .vlog .sv .svh .edn .edif .ngc found under "d:/Vivado/project/ip_repo/matrix_alu" directory.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 02:12:48 2019...
