#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1066f00 .scope module, "alu_reg_tb" "alu_reg_tb" 2 1;
 .timescale 0 0;
v0x10b66e0_0 .net "alu_input1", 7 0, L_0x10b7540; 1 drivers
v0x10b6760_0 .net "alu_input2", 7 0, L_0x10b7940; 1 drivers
v0x10b6830_0 .var "alu_op", 2 0;
v0x10b6900_0 .net "alu_result", 7 0, v0x10b4b90_0; 1 drivers
v0x10b69d0_0 .var "alu_src1", 0 0;
v0x10b6a50_0 .var "alu_src2", 0 0;
v0x10b6ad0_0 .var "clk", 0 0;
v0x10b6ba0_0 .var "instr_i", 7 0;
v0x10b6c70_0 .net "ovf", 0 0, v0x10b4c30_0; 1 drivers
v0x10b6d40_0 .var "read_address1", 1 0;
v0x10b6dc0_0 .var "read_address2", 1 0;
v0x10b6e90_0 .var "rst", 0 0;
v0x10b6f60_0 .net "take_branch", 0 0, v0x10b4d80_0; 1 drivers
v0x10b7030_0 .var/i "test_duration", 31 0;
v0x10b7130_0 .var "write_address", 1 0;
v0x10b7200_0 .var "write_data", 8 0;
v0x10b70b0_0 .var "write_enable", 0 0;
E_0x107c0a0 .event negedge, v0x10b4f90_0;
S_0x107be70 .scope module, "AluReg" "alu_reg" 2 21, 3 1, S_0x1066f00;
 .timescale 0 0;
v0x10b56d0_0 .net "ALUOp", 2 0, v0x10b6830_0; 1 drivers
v0x10b5770_0 .net "ALUSrc1", 0 0, v0x10b69d0_0; 1 drivers
v0x10b57f0_0 .net "ALUSrc2", 0 0, v0x10b6a50_0; 1 drivers
v0x10b5890_0 .net "Instr_i", 7 0, v0x10b6ba0_0; 1 drivers
v0x10b5940_0 .net "ReadAddr1", 1 0, v0x10b6d40_0; 1 drivers
v0x10b59f0_0 .net "ReadAddr2", 1 0, v0x10b6dc0_0; 1 drivers
v0x10b5a70_0 .net "RegWrite", 0 0, v0x10b70b0_0; 1 drivers
v0x10b5b20_0 .net "WriteAddr", 1 0, v0x10b7130_0; 1 drivers
v0x10b5bd0_0 .net "WriteData", 8 0, v0x10b7200_0; 1 drivers
v0x10b5c80_0 .net *"_s0", 8 0, C4<000000000>; 1 drivers
v0x10b5d60_0 .net *"_s10", 8 0, L_0x10b77b0; 1 drivers
v0x10b5de0_0 .net *"_s2", 8 0, L_0x10b73b0; 1 drivers
v0x10b5ed0_0 .net *"_s6", 8 0, L_0x10b7630; 1 drivers
v0x10b5f50_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x10b6050_0 .net "clk", 0 0, v0x10b6ad0_0; 1 drivers
v0x10b6100_0 .alias "input1", 7 0, v0x10b66e0_0;
v0x10b5fd0_0 .alias "input2", 7 0, v0x10b6760_0;
v0x10b6270_0 .alias "ovf", 0 0, v0x10b6c70_0;
v0x10b6390_0 .net "reg_data0", 8 0, v0x10b50f0_0; 1 drivers
v0x10b6410_0 .net "reg_data1", 8 0, v0x10b5240_0; 1 drivers
v0x10b62f0_0 .alias "result", 7 0, v0x10b6900_0;
v0x10b6570_0 .net "rst", 0 0, v0x10b6e90_0; 1 drivers
v0x10b64c0_0 .alias "take_branch", 0 0, v0x10b6f60_0;
L_0x10b73b0 .functor MUXZ 9, v0x10b50f0_0, C4<000000000>, v0x10b69d0_0, C4<>;
L_0x10b7540 .part L_0x10b73b0, 0, 8;
L_0x10b7630 .concat [ 8 1 0 0], v0x10b6ba0_0, C4<0>;
L_0x10b77b0 .functor MUXZ 9, v0x10b5240_0, L_0x10b7630, v0x10b6a50_0, C4<>;
L_0x10b7940 .part L_0x10b77b0, 0, 8;
S_0x10b4e60 .scope module, "RegFile" "reg_file" 3 27, 4 1, S_0x107be70;
 .timescale 0 0;
v0x10b4f90_0 .alias "clk", 0 0, v0x10b6050_0;
v0x10b5050_0 .alias "rd0_addr", 1 0, v0x10b5940_0;
v0x10b50f0_0 .var "rd0_data", 8 0;
v0x10b5190_0 .alias "rd1_addr", 1 0, v0x10b59f0_0;
v0x10b5240_0 .var "rd1_data", 8 0;
v0x10b52e0_0 .alias "rst", 0 0, v0x10b6570_0;
v0x10b53c0 .array "storage", 0 8, 3 0;
v0x10b5440_0 .alias "wr_addr", 1 0, v0x10b5b20_0;
v0x10b5530_0 .alias "wr_data", 8 0, v0x10b5bd0_0;
v0x10b55d0_0 .alias "wr_en", 0 0, v0x10b5a70_0;
E_0x10b4cb0 .event posedge, v0x10b4f90_0;
S_0x107ca10 .scope module, "EightbitALU" "eightbit_alu" 3 43, 5 1, S_0x107be70;
 .timescale 0 0;
v0x109a4e0_0 .alias/s "a", 7 0, v0x10b66e0_0;
v0x10b4af0_0 .alias/s "b", 7 0, v0x10b6760_0;
v0x10b4b90_0 .var "f", 7 0;
v0x10b4c30_0 .var "ovf", 0 0;
v0x10b4ce0_0 .alias "s", 2 0, v0x10b56d0_0;
v0x10b4d80_0 .var "take_branch", 0 0;
E_0x10818f0 .event edge, v0x10b4ce0_0, v0x10b4af0_0, v0x109a4e0_0;
    .scope S_0x10b4e60;
T_0 ;
    %wait E_0x10b4cb0;
    %load/v 8, v0x10b52e0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x10b53c0, 0, 0;
t_0 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x10b53c0, 0, 0;
t_1 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x10b53c0, 0, 0;
t_2 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x10b53c0, 0, 0;
t_3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x10b55d0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x10b5530_0, 9;
    %ix/getv 3, v0x10b5440_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x10b53c0, 0, 8;
t_4 ;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 3, v0x10b5050_0;
    %load/av 8, v0x10b53c0, 4;
    %mov 12, 0, 5;
    %ix/load 0, 9, 0;
    %assign/v0 v0x10b50f0_0, 0, 8;
    %ix/getv 3, v0x10b5190_0;
    %load/av 8, v0x10b53c0, 4;
    %mov 12, 0, 5;
    %ix/load 0, 9, 0;
    %assign/v0 v0x10b5240_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x107ca10;
T_1 ;
    %wait E_0x10818f0;
    %load/v 8, v0x10b4ce0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/v 8, v0x109a4e0_0, 8;
    %load/v 16, v0x10b4af0_0, 8;
    %add 8, 16, 8;
    %set/v v0x10b4b90_0, 8, 8;
    %jmp T_1.8;
T_1.1 ;
    %load/v 8, v0x10b4af0_0, 8;
    %inv 8, 8;
    %set/v v0x10b4b90_0, 8, 8;
    %jmp T_1.8;
T_1.2 ;
    %load/v 8, v0x109a4e0_0, 8;
    %load/v 16, v0x10b4af0_0, 8;
    %and 8, 16, 8;
    %set/v v0x10b4b90_0, 8, 8;
    %jmp T_1.8;
T_1.3 ;
    %load/v 8, v0x109a4e0_0, 8;
    %load/v 16, v0x10b4af0_0, 8;
    %or 8, 16, 8;
    %set/v v0x10b4b90_0, 8, 8;
    %jmp T_1.8;
T_1.4 ;
    %load/v 8, v0x109a4e0_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  8, 8;
    %set/v v0x10b4b90_0, 8, 8;
    %jmp T_1.8;
T_1.5 ;
    %load/v 8, v0x109a4e0_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 8;
    %set/v v0x10b4b90_0, 8, 8;
    %jmp T_1.8;
T_1.6 ;
    %set/v v0x10b4b90_0, 0, 8;
    %jmp T_1.8;
T_1.7 ;
    %set/v v0x10b4b90_0, 0, 8;
    %jmp T_1.8;
T_1.8 ;
    %load/v 8, v0x10b4ce0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.9, 4;
    %load/x1p 9, v0x10b4b90_0, 1;
    %jmp T_1.10;
T_1.9 ;
    %mov 9, 2, 1;
T_1.10 ;
; Save base=9 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.11, 4;
    %load/x1p 10, v0x109a4e0_0, 1;
    %jmp T_1.12;
T_1.11 ;
    %mov 10, 2, 1;
T_1.12 ;
; Save base=10 wid=1 in lookaside.
    %cmp/u 9, 10, 1;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.13, 4;
    %load/x1p 9, v0x10b4b90_0, 1;
    %jmp T_1.14;
T_1.13 ;
    %mov 9, 2, 1;
T_1.14 ;
; Save base=9 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.15, 4;
    %load/x1p 10, v0x10b4af0_0, 1;
    %jmp T_1.16;
T_1.15 ;
    %mov 10, 2, 1;
T_1.16 ;
; Save base=10 wid=1 in lookaside.
    %cmp/u 9, 10, 1;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x10b4c30_0, 8, 1;
    %load/v 8, v0x10b4ce0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x109a4e0_0, 8;
    %load/v 17, v0x10b4af0_0, 8;
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x10b4ce0_0, 3;
    %mov 12, 0, 2;
    %cmpi/u 9, 7, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x109a4e0_0, 8;
    %load/v 18, v0x10b4af0_0, 8;
    %cmp/u 10, 18, 8;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x10b4d80_0, 8, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1066f00;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0x10b6ad0_0, 1;
    %inv 8, 1;
    %set/v v0x10b6ad0_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1066f00;
T_3 ;
    %movi 8, 150, 32;
    %set/v v0x10b7030_0, 8, 32;
    %end;
    .thread T_3;
    .scope S_0x1066f00;
T_4 ;
    %wait E_0x107c0a0;
    %vpi_func 2 59 "$time", 8, 64;
    %load/v 72, v0x10b7030_0, 32;
    %mov 104, 0, 32;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_4.0, 5;
    %vpi_call 2 60 "$display", "Clock Tick (negedge t = %d): ", $time;
    %vpi_call 2 61 "$display", "Ouputs:\012ALU operand 1 = %b, ALU operand 2 = %b, ALU output = %b, ALU ovf = %b, ALU take_branch = %b, ", v0x10b66e0_0, v0x10b6760_0, v0x10b6900_0, v0x10b6c70_0, v0x10b6f60_0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1066f00;
T_5 ;
    %set/v v0x10b6ad0_0, 0, 1;
    %set/v v0x10b6e90_0, 0, 1;
    %set/v v0x10b6d40_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x10b6dc0_0, 8, 2;
    %set/v v0x10b70b0_0, 1, 1;
    %set/v v0x10b7130_0, 0, 2;
    %set/v v0x10b7200_0, 0, 9;
    %set/v v0x10b6ba0_0, 0, 8;
    %set/v v0x10b69d0_0, 0, 1;
    %set/v v0x10b6a50_0, 0, 1;
    %set/v v0x10b6830_0, 0, 3;
    %delay 10, 0;
    %set/v v0x10b7130_0, 0, 2;
    %movi 8, 128, 9;
    %set/v v0x10b7200_0, 8, 9;
    %delay 10, 0;
    %movi 8, 1, 2;
    %set/v v0x10b7130_0, 8, 2;
    %movi 8, 129, 9;
    %set/v v0x10b7200_0, 8, 9;
    %delay 10, 0;
    %set/v v0x10b70b0_0, 0, 1;
    %set/v v0x10b6d40_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x10b6dc0_0, 8, 2;
    %delay 10, 0;
    %set/v v0x10b70b0_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x10b7130_0, 8, 2;
    %movi 10, 231, 9;
    %set/v v0x10b7200_0, 10, 9;
    %delay 10, 0;
    %set/v v0x10b70b0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x10b6dc0_0, 8, 2;
    %delay 10, 0;
    %set/v v0x10b6e90_0, 1, 1;
    %delay 10, 0;
    %set/v v0x10b6e90_0, 0, 1;
    %set/v v0x10b70b0_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x10b7130_0, 8, 2;
    %movi 10, 231, 9;
    %set/v v0x10b7200_0, 10, 9;
    %delay 10, 0;
    %set/v v0x10b7130_0, 0, 2;
    %movi 8, 128, 9;
    %set/v v0x10b7200_0, 8, 9;
    %delay 10, 0;
    %set/v v0x10b70b0_0, 0, 1;
    %set/v v0x10b6d40_0, 0, 2;
    %movi 8, 2, 2;
    %set/v v0x10b6dc0_0, 8, 2;
    %set/v v0x10b6ba0_0, 1, 8;
    %delay 10, 0;
    %set/v v0x10b69d0_0, 1, 1;
    %set/v v0x10b6a50_0, 0, 1;
    %delay 10, 0;
    %set/v v0x10b69d0_0, 0, 1;
    %set/v v0x10b6a50_0, 1, 1;
    %delay 10, 0;
    %set/v v0x10b69d0_0, 1, 1;
    %set/v v0x10b6a50_0, 1, 1;
    %delay 10, 0;
    %set/v v0x10b69d0_0, 0, 1;
    %set/v v0x10b6a50_0, 0, 1;
    %delay 10, 0;
    %set/v v0x10b6830_0, 0, 3;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_reg_tb.v";
    "alu_reg.v";
    "reg_file.v";
    "eightbit_alu.v";
