// Seed: 585807101
module module_0 ();
  logic id_1;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wire id_3,
    output tri id_4,
    output uwire id_5,
    output wor id_6,
    input wand id_7,
    input tri id_8
);
  wire id_10;
  module_0 modCall_1 ();
  wand id_11 = 1;
  assign id_2 = id_7;
endmodule
module module_2;
  logic id_1 = 1;
endmodule
module module_3 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
  ;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
