;redcode
;assert 1
	SPL 0, <-929
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @106
	SLT 0, 200
	JMN @-928, @-320
	ADD #600, 100
	MOV -7, <-20
	MOV -1, <-20
	ADD 210, 30
	SUB @127, 106
	SUB 100, -100
	SUB 100, -100
	SUB @121, @106
	SUB @121, @106
	JMN 0, <-500
	SUB -0, 92
	ADD 210, 30
	SUB #0, 20
	SUB @121, @106
	SLT 0, 200
	MOV -1, <-20
	MOV -11, <-420
	MOV -1, <-20
	JMP 350, 200
	SLT 0, 200
	SUB @0, @2
	SUB 100, -100
	ADD 210, 30
	SPL @421, 116
	ADD 270, 1
	SUB @121, 306
	SUB 12, @10
	SUB @121, 306
	SUB @127, 106
	CMP 0, <-0
	JMN @-928, @-320
	JMP 100, #110
	JMN @-928, @-320
	ADD 270, 60
	ADD 270, 60
	JMP -1, @-20
	MOV -11, <-420
	SLT #500, @0
	SPL 0, <-929
	MOV -7, <-20
	SUB 12, @-10
	SLT #500, @0
	SLT #500, @0
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
