Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 15a5d3e3610840759698bbb890d52532 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_Receiver_tb_behav xil_defaultlib.FSM_Receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_Receiver
Compiling module xil_defaultlib.FSM_Receiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_Receiver_tb_behav
