|DE1_SoC_TV
ADC_CS_N <> <UNC>
ADC_DIN << <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK << <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> AUDIO_DAC:u12.oAUD_BCK
AUD_DACDAT << AUDIO_DAC:u12.oAUD_DATA
AUD_DACLRCK <> AUDIO_DAC:u12.oAUD_LRCK
AUD_XCK << AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
DRAM_ADDR[0] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[1] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[2] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[3] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[4] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[5] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[6] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[7] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[8] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[9] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[10] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[11] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[12] << Sdram_Control_4Port:u6.SA
DRAM_BA[0] << Sdram_Control_4Port:u6.BA
DRAM_BA[1] << Sdram_Control_4Port:u6.BA
DRAM_CAS_N << Sdram_Control_4Port:u6.CAS_N
DRAM_CKE << Sdram_Control_4Port:u6.CKE
DRAM_CLK << Sdram_Control_4Port:u6.SDR_CLK
DRAM_CS_N << Sdram_Control_4Port:u6.CS_N
DRAM_DQ[0] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u6.DQ
DRAM_LDQM << Sdram_Control_4Port:u6.DQM
DRAM_RAS_N << Sdram_Control_4Port:u6.RAS_N
DRAM_UDQM << Sdram_Control_4Port:u6.DQM
DRAM_WE_N << Sdram_Control_4Port:u6.WE_N
FAN_CTRL << <GND>
FPGA_I2C_SCLK << I2C_AV_Config:u1.I2C_SCLK
FPGA_I2C_SDAT <> I2C_AV_Config:u1.I2C_SDAT
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HEX0[0] << hex_decoder:h0.port1
HEX0[1] << hex_decoder:h0.port1
HEX0[2] << hex_decoder:h0.port1
HEX0[3] << hex_decoder:h0.port1
HEX0[4] << hex_decoder:h0.port1
HEX0[5] << hex_decoder:h0.port1
HEX0[6] << hex_decoder:h0.port1
HEX1[0] << hex_decoder:h1.port1
HEX1[1] << hex_decoder:h1.port1
HEX1[2] << hex_decoder:h1.port1
HEX1[3] << hex_decoder:h1.port1
HEX1[4] << hex_decoder:h1.port1
HEX1[5] << hex_decoder:h1.port1
HEX1[6] << hex_decoder:h1.port1
HEX2[0] << hex_decoder:h2.port1
HEX2[1] << hex_decoder:h2.port1
HEX2[2] << hex_decoder:h2.port1
HEX2[3] << hex_decoder:h2.port1
HEX2[4] << hex_decoder:h2.port1
HEX2[5] << hex_decoder:h2.port1
HEX2[6] << hex_decoder:h2.port1
HEX3[0] << hex_decoder:h3.port1
HEX3[1] << hex_decoder:h3.port1
HEX3[2] << hex_decoder:h3.port1
HEX3[3] << hex_decoder:h3.port1
HEX3[4] << hex_decoder:h3.port1
HEX3[5] << hex_decoder:h3.port1
HEX3[6] << hex_decoder:h3.port1
HEX4[0] << hex_decoder:h4.port1
HEX4[1] << hex_decoder:h4.port1
HEX4[2] << hex_decoder:h4.port1
HEX4[3] << hex_decoder:h4.port1
HEX4[4] << hex_decoder:h4.port1
HEX4[5] << hex_decoder:h4.port1
HEX4[6] << hex_decoder:h4.port1
HEX5[0] << hex_decoder:h5.port1
HEX5[1] << hex_decoder:h5.port1
HEX5[2] << hex_decoder:h5.port1
HEX5[3] << hex_decoder:h5.port1
HEX5[4] << hex_decoder:h5.port1
HEX5[5] << hex_decoder:h5.port1
HEX5[6] << hex_decoder:h5.port1
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD << <GND>
KEY[0] => KEY[0].IN3
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[1] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => y_g.OUTPUTSELECT
KEY[2] => _.IN1
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
KEY[3] => y_g.OUTPUTSELECT
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << validSignal.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << renderTest:r1.doneOut
LEDR[4] << <GND>
LEDR[5] << renderTest:r1.validOut
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << writeEn.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
TD_CLK27 => TD_CLK27.IN11
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_RESET_N << <VCC>
TD_VS => TD_VS.IN1
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_VS << vga_adapter:VGA.VGA_VS


|DE1_SoC_TV|TD_Detect:u2
oTD_Stable <= oTD_Stable.DB_MAX_OUTPUT_PORT_TYPE
oNTSC <= NTSC.DB_MAX_OUTPUT_PORT_TYPE
oPAL <= PAL.DB_MAX_OUTPUT_PORT_TYPE
iTD_VS => Pre_VS.DATAIN
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Equal0.IN0
iTD_HS => PAL.CLK
iTD_HS => NTSC.CLK
iTD_HS => Stable_Cont[0].CLK
iTD_HS => Stable_Cont[1].CLK
iTD_HS => Stable_Cont[2].CLK
iTD_HS => Stable_Cont[3].CLK
iTD_HS => Stable_Cont[4].CLK
iTD_HS => Stable_Cont[5].CLK
iTD_HS => Stable_Cont[6].CLK
iTD_HS => Stable_Cont[7].CLK
iTD_HS => Pre_VS.CLK
iRST_N => PAL.ACLR
iRST_N => NTSC.ACLR
iRST_N => Stable_Cont[0].ACLR
iRST_N => Stable_Cont[1].ACLR
iRST_N => Stable_Cont[2].ACLR
iRST_N => Stable_Cont[3].ACLR
iRST_N => Stable_Cont[4].ACLR
iRST_N => Stable_Cont[5].ACLR
iRST_N => Stable_Cont[6].ACLR
iRST_N => Stable_Cont[7].ACLR
iRST_N => Pre_VS.ACLR


|DE1_SoC_TV|Reset_Delay:u3
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|ITU_656_Decoder:u4
iTD_DATA[0] => Window[0].DATAIN
iTD_DATA[0] => Cb[0].DATAIN
iTD_DATA[0] => Cr[0].DATAIN
iTD_DATA[0] => YCbCr[8].DATAIN
iTD_DATA[1] => Window[1].DATAIN
iTD_DATA[1] => Cb[1].DATAIN
iTD_DATA[1] => Cr[1].DATAIN
iTD_DATA[1] => YCbCr[9].DATAIN
iTD_DATA[2] => Window[2].DATAIN
iTD_DATA[2] => Cb[2].DATAIN
iTD_DATA[2] => Cr[2].DATAIN
iTD_DATA[2] => YCbCr[10].DATAIN
iTD_DATA[3] => Window[3].DATAIN
iTD_DATA[3] => Cb[3].DATAIN
iTD_DATA[3] => Cr[3].DATAIN
iTD_DATA[3] => YCbCr[11].DATAIN
iTD_DATA[4] => Window[4].DATAIN
iTD_DATA[4] => SAV.IN1
iTD_DATA[4] => Cb[4].DATAIN
iTD_DATA[4] => Cr[4].DATAIN
iTD_DATA[4] => YCbCr[12].DATAIN
iTD_DATA[5] => Window[5].DATAIN
iTD_DATA[5] => Cb[5].DATAIN
iTD_DATA[5] => Cr[5].DATAIN
iTD_DATA[5] => YCbCr[13].DATAIN
iTD_DATA[5] => FVAL.DATAIN
iTD_DATA[6] => Window[6].DATAIN
iTD_DATA[6] => Field.DATAIN
iTD_DATA[6] => Cb[6].DATAIN
iTD_DATA[6] => Cr[6].DATAIN
iTD_DATA[6] => YCbCr[14].DATAIN
iTD_DATA[7] => Window[7].DATAIN
iTD_DATA[7] => Cb[7].DATAIN
iTD_DATA[7] => Cr[7].DATAIN
iTD_DATA[7] => YCbCr[15].DATAIN
oTV_X[0] <= Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[1] <= Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[2] <= Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[3] <= Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[4] <= Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[5] <= Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[6] <= Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[7] <= Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[8] <= Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[9] <= Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[0] <= TV_Y[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[1] <= TV_Y[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[2] <= TV_Y[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[3] <= TV_Y[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[4] <= TV_Y[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[5] <= TV_Y[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[6] <= TV_Y[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[7] <= TV_Y[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[8] <= TV_Y[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[9] <= TV_Y[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[0] <= Data_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[1] <= Data_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[2] <= Data_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[3] <= Data_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[4] <= Data_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[5] <= Data_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[6] <= Data_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[7] <= Data_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[8] <= Data_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[9] <= Data_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[10] <= Data_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[11] <= Data_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[12] <= Data_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[13] <= Data_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[14] <= Data_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[15] <= Data_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[16] <= Data_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[17] <= Data_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[18] <= Data_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[19] <= Data_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[20] <= Data_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[21] <= Data_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[22] <= Data_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[23] <= Data_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[24] <= Data_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[25] <= Data_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[26] <= Data_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[27] <= Data_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[28] <= Data_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[29] <= Data_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[30] <= Data_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[31] <= Data_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[0] <= YCbCr[0].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[1] <= YCbCr[1].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[2] <= YCbCr[2].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[3] <= YCbCr[3].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[4] <= YCbCr[4].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[5] <= YCbCr[5].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[6] <= YCbCr[6].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[7] <= YCbCr[7].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[8] <= YCbCr[8].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[9] <= YCbCr[9].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[10] <= YCbCr[10].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[11] <= YCbCr[11].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[12] <= YCbCr[12].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[13] <= YCbCr[13].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[14] <= YCbCr[14].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[15] <= YCbCr[15].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= Data_Valid.DB_MAX_OUTPUT_PORT_TYPE
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSkip => always0.IN1
iRST_N => Data_Cont[0].ACLR
iRST_N => Data_Cont[1].ACLR
iRST_N => Data_Cont[2].ACLR
iRST_N => Data_Cont[3].ACLR
iRST_N => Data_Cont[4].ACLR
iRST_N => Data_Cont[5].ACLR
iRST_N => Data_Cont[6].ACLR
iRST_N => Data_Cont[7].ACLR
iRST_N => Data_Cont[8].ACLR
iRST_N => Data_Cont[9].ACLR
iRST_N => Data_Cont[10].ACLR
iRST_N => Data_Cont[11].ACLR
iRST_N => Data_Cont[12].ACLR
iRST_N => Data_Cont[13].ACLR
iRST_N => Data_Cont[14].ACLR
iRST_N => Data_Cont[15].ACLR
iRST_N => Data_Cont[16].ACLR
iRST_N => Data_Cont[17].ACLR
iRST_N => Data_Cont[18].ACLR
iRST_N => Data_Cont[19].ACLR
iRST_N => Data_Cont[20].ACLR
iRST_N => Data_Cont[21].ACLR
iRST_N => Data_Cont[22].ACLR
iRST_N => Data_Cont[23].ACLR
iRST_N => Data_Cont[24].ACLR
iRST_N => Data_Cont[25].ACLR
iRST_N => Data_Cont[26].ACLR
iRST_N => Data_Cont[27].ACLR
iRST_N => Data_Cont[28].ACLR
iRST_N => Data_Cont[29].ACLR
iRST_N => Data_Cont[30].ACLR
iRST_N => Data_Cont[31].ACLR
iRST_N => TV_Y[0].ACLR
iRST_N => TV_Y[1].ACLR
iRST_N => TV_Y[2].ACLR
iRST_N => TV_Y[3].ACLR
iRST_N => TV_Y[4].ACLR
iRST_N => TV_Y[5].ACLR
iRST_N => TV_Y[6].ACLR
iRST_N => TV_Y[7].ACLR
iRST_N => TV_Y[8].ACLR
iRST_N => TV_Y[9].ACLR
iRST_N => FVAL.ACLR
iRST_N => YCbCr[0].ACLR
iRST_N => YCbCr[1].ACLR
iRST_N => YCbCr[2].ACLR
iRST_N => YCbCr[3].ACLR
iRST_N => YCbCr[4].ACLR
iRST_N => YCbCr[5].ACLR
iRST_N => YCbCr[6].ACLR
iRST_N => YCbCr[7].ACLR
iRST_N => YCbCr[8].ACLR
iRST_N => YCbCr[9].ACLR
iRST_N => YCbCr[10].ACLR
iRST_N => YCbCr[11].ACLR
iRST_N => YCbCr[12].ACLR
iRST_N => YCbCr[13].ACLR
iRST_N => YCbCr[14].ACLR
iRST_N => YCbCr[15].ACLR
iRST_N => Cr[0].ACLR
iRST_N => Cr[1].ACLR
iRST_N => Cr[2].ACLR
iRST_N => Cr[3].ACLR
iRST_N => Cr[4].ACLR
iRST_N => Cr[5].ACLR
iRST_N => Cr[6].ACLR
iRST_N => Cr[7].ACLR
iRST_N => Cb[0].ACLR
iRST_N => Cb[1].ACLR
iRST_N => Cb[2].ACLR
iRST_N => Cb[3].ACLR
iRST_N => Cb[4].ACLR
iRST_N => Cb[5].ACLR
iRST_N => Cb[6].ACLR
iRST_N => Cb[7].ACLR
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[5].ACLR
iRST_N => Cont[6].ACLR
iRST_N => Cont[7].ACLR
iRST_N => Cont[8].ACLR
iRST_N => Cont[9].ACLR
iRST_N => Cont[10].ACLR
iRST_N => Cont[11].ACLR
iRST_N => Cont[12].ACLR
iRST_N => Cont[13].ACLR
iRST_N => Cont[14].ACLR
iRST_N => Cont[15].ACLR
iRST_N => Cont[16].ACLR
iRST_N => Cont[17].ACLR
iRST_N => Window[0].ACLR
iRST_N => Window[1].ACLR
iRST_N => Window[2].ACLR
iRST_N => Window[3].ACLR
iRST_N => Window[4].ACLR
iRST_N => Window[5].ACLR
iRST_N => Window[6].ACLR
iRST_N => Window[7].ACLR
iRST_N => Window[8].ACLR
iRST_N => Window[9].ACLR
iRST_N => Window[10].ACLR
iRST_N => Window[11].ACLR
iRST_N => Window[12].ACLR
iRST_N => Window[13].ACLR
iRST_N => Window[14].ACLR
iRST_N => Window[15].ACLR
iRST_N => Window[16].ACLR
iRST_N => Window[17].ACLR
iRST_N => Window[18].ACLR
iRST_N => Window[19].ACLR
iRST_N => Window[20].ACLR
iRST_N => Window[21].ACLR
iRST_N => Window[22].ACLR
iRST_N => Window[23].ACLR
iRST_N => Field.ACLR
iRST_N => Pre_Field.ACLR
iRST_N => Data_Valid.ACLR
iRST_N => Start.ACLR
iRST_N => Active_Video.ACLR
iCLK_27 => Data_Cont[0].CLK
iCLK_27 => Data_Cont[1].CLK
iCLK_27 => Data_Cont[2].CLK
iCLK_27 => Data_Cont[3].CLK
iCLK_27 => Data_Cont[4].CLK
iCLK_27 => Data_Cont[5].CLK
iCLK_27 => Data_Cont[6].CLK
iCLK_27 => Data_Cont[7].CLK
iCLK_27 => Data_Cont[8].CLK
iCLK_27 => Data_Cont[9].CLK
iCLK_27 => Data_Cont[10].CLK
iCLK_27 => Data_Cont[11].CLK
iCLK_27 => Data_Cont[12].CLK
iCLK_27 => Data_Cont[13].CLK
iCLK_27 => Data_Cont[14].CLK
iCLK_27 => Data_Cont[15].CLK
iCLK_27 => Data_Cont[16].CLK
iCLK_27 => Data_Cont[17].CLK
iCLK_27 => Data_Cont[18].CLK
iCLK_27 => Data_Cont[19].CLK
iCLK_27 => Data_Cont[20].CLK
iCLK_27 => Data_Cont[21].CLK
iCLK_27 => Data_Cont[22].CLK
iCLK_27 => Data_Cont[23].CLK
iCLK_27 => Data_Cont[24].CLK
iCLK_27 => Data_Cont[25].CLK
iCLK_27 => Data_Cont[26].CLK
iCLK_27 => Data_Cont[27].CLK
iCLK_27 => Data_Cont[28].CLK
iCLK_27 => Data_Cont[29].CLK
iCLK_27 => Data_Cont[30].CLK
iCLK_27 => Data_Cont[31].CLK
iCLK_27 => TV_Y[0].CLK
iCLK_27 => TV_Y[1].CLK
iCLK_27 => TV_Y[2].CLK
iCLK_27 => TV_Y[3].CLK
iCLK_27 => TV_Y[4].CLK
iCLK_27 => TV_Y[5].CLK
iCLK_27 => TV_Y[6].CLK
iCLK_27 => TV_Y[7].CLK
iCLK_27 => TV_Y[8].CLK
iCLK_27 => TV_Y[9].CLK
iCLK_27 => FVAL.CLK
iCLK_27 => YCbCr[0].CLK
iCLK_27 => YCbCr[1].CLK
iCLK_27 => YCbCr[2].CLK
iCLK_27 => YCbCr[3].CLK
iCLK_27 => YCbCr[4].CLK
iCLK_27 => YCbCr[5].CLK
iCLK_27 => YCbCr[6].CLK
iCLK_27 => YCbCr[7].CLK
iCLK_27 => YCbCr[8].CLK
iCLK_27 => YCbCr[9].CLK
iCLK_27 => YCbCr[10].CLK
iCLK_27 => YCbCr[11].CLK
iCLK_27 => YCbCr[12].CLK
iCLK_27 => YCbCr[13].CLK
iCLK_27 => YCbCr[14].CLK
iCLK_27 => YCbCr[15].CLK
iCLK_27 => Cr[0].CLK
iCLK_27 => Cr[1].CLK
iCLK_27 => Cr[2].CLK
iCLK_27 => Cr[3].CLK
iCLK_27 => Cr[4].CLK
iCLK_27 => Cr[5].CLK
iCLK_27 => Cr[6].CLK
iCLK_27 => Cr[7].CLK
iCLK_27 => Cb[0].CLK
iCLK_27 => Cb[1].CLK
iCLK_27 => Cb[2].CLK
iCLK_27 => Cb[3].CLK
iCLK_27 => Cb[4].CLK
iCLK_27 => Cb[5].CLK
iCLK_27 => Cb[6].CLK
iCLK_27 => Cb[7].CLK
iCLK_27 => Cont[0].CLK
iCLK_27 => Cont[1].CLK
iCLK_27 => Cont[2].CLK
iCLK_27 => Cont[3].CLK
iCLK_27 => Cont[4].CLK
iCLK_27 => Cont[5].CLK
iCLK_27 => Cont[6].CLK
iCLK_27 => Cont[7].CLK
iCLK_27 => Cont[8].CLK
iCLK_27 => Cont[9].CLK
iCLK_27 => Cont[10].CLK
iCLK_27 => Cont[11].CLK
iCLK_27 => Cont[12].CLK
iCLK_27 => Cont[13].CLK
iCLK_27 => Cont[14].CLK
iCLK_27 => Cont[15].CLK
iCLK_27 => Cont[16].CLK
iCLK_27 => Cont[17].CLK
iCLK_27 => Window[0].CLK
iCLK_27 => Window[1].CLK
iCLK_27 => Window[2].CLK
iCLK_27 => Window[3].CLK
iCLK_27 => Window[4].CLK
iCLK_27 => Window[5].CLK
iCLK_27 => Window[6].CLK
iCLK_27 => Window[7].CLK
iCLK_27 => Window[8].CLK
iCLK_27 => Window[9].CLK
iCLK_27 => Window[10].CLK
iCLK_27 => Window[11].CLK
iCLK_27 => Window[12].CLK
iCLK_27 => Window[13].CLK
iCLK_27 => Window[14].CLK
iCLK_27 => Window[15].CLK
iCLK_27 => Window[16].CLK
iCLK_27 => Window[17].CLK
iCLK_27 => Window[18].CLK
iCLK_27 => Window[19].CLK
iCLK_27 => Window[20].CLK
iCLK_27 => Window[21].CLK
iCLK_27 => Window[22].CLK
iCLK_27 => Window[23].CLK
iCLK_27 => Field.CLK
iCLK_27 => Pre_Field.CLK
iCLK_27 => Data_Valid.CLK
iCLK_27 => Start.CLK
iCLK_27 => Active_Video.CLK


|DE1_SoC_TV|DIV:u5
aclr => aclr.IN1
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_h3t:auto_generated.numer[0]
numer[1] => lpm_divide_h3t:auto_generated.numer[1]
numer[2] => lpm_divide_h3t:auto_generated.numer[2]
numer[3] => lpm_divide_h3t:auto_generated.numer[3]
numer[4] => lpm_divide_h3t:auto_generated.numer[4]
numer[5] => lpm_divide_h3t:auto_generated.numer[5]
numer[6] => lpm_divide_h3t:auto_generated.numer[6]
numer[7] => lpm_divide_h3t:auto_generated.numer[7]
numer[8] => lpm_divide_h3t:auto_generated.numer[8]
numer[9] => lpm_divide_h3t:auto_generated.numer[9]
denom[0] => lpm_divide_h3t:auto_generated.denom[0]
denom[1] => lpm_divide_h3t:auto_generated.denom[1]
denom[2] => lpm_divide_h3t:auto_generated.denom[2]
denom[3] => lpm_divide_h3t:auto_generated.denom[3]
clock => lpm_divide_h3t:auto_generated.clock
aclr => lpm_divide_h3t:auto_generated.aclr
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_h3t:auto_generated.quotient[0]
quotient[1] <= lpm_divide_h3t:auto_generated.quotient[1]
quotient[2] <= lpm_divide_h3t:auto_generated.quotient[2]
quotient[3] <= lpm_divide_h3t:auto_generated.quotient[3]
quotient[4] <= lpm_divide_h3t:auto_generated.quotient[4]
quotient[5] <= lpm_divide_h3t:auto_generated.quotient[5]
quotient[6] <= lpm_divide_h3t:auto_generated.quotient[6]
quotient[7] <= lpm_divide_h3t:auto_generated.quotient[7]
quotient[8] <= lpm_divide_h3t:auto_generated.quotient[8]
quotient[9] <= lpm_divide_h3t:auto_generated.quotient[9]
remain[0] <= lpm_divide_h3t:auto_generated.remain[0]
remain[1] <= lpm_divide_h3t:auto_generated.remain[1]
remain[2] <= lpm_divide_h3t:auto_generated.remain[2]
remain[3] <= lpm_divide_h3t:auto_generated.remain[3]


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated
aclr => sign_div_unsign_3li:divider.aclr
clken => ~NO_FANOUT~
clock => sign_div_unsign_3li:divider.clock
denom[0] => sign_div_unsign_3li:divider.denominator[0]
denom[1] => sign_div_unsign_3li:divider.denominator[1]
denom[2] => sign_div_unsign_3li:divider.denominator[2]
denom[3] => sign_div_unsign_3li:divider.denominator[3]
numer[0] => sign_div_unsign_3li:divider.numerator[0]
numer[1] => sign_div_unsign_3li:divider.numerator[1]
numer[2] => sign_div_unsign_3li:divider.numerator[2]
numer[3] => sign_div_unsign_3li:divider.numerator[3]
numer[4] => sign_div_unsign_3li:divider.numerator[4]
numer[5] => sign_div_unsign_3li:divider.numerator[5]
numer[6] => sign_div_unsign_3li:divider.numerator[6]
numer[7] => sign_div_unsign_3li:divider.numerator[7]
numer[8] => sign_div_unsign_3li:divider.numerator[8]
numer[9] => sign_div_unsign_3li:divider.numerator[9]
quotient[0] <= sign_div_unsign_3li:divider.quotient[0]
quotient[1] <= sign_div_unsign_3li:divider.quotient[1]
quotient[2] <= sign_div_unsign_3li:divider.quotient[2]
quotient[3] <= sign_div_unsign_3li:divider.quotient[3]
quotient[4] <= sign_div_unsign_3li:divider.quotient[4]
quotient[5] <= sign_div_unsign_3li:divider.quotient[5]
quotient[6] <= sign_div_unsign_3li:divider.quotient[6]
quotient[7] <= sign_div_unsign_3li:divider.quotient[7]
quotient[8] <= sign_div_unsign_3li:divider.quotient[8]
quotient[9] <= sign_div_unsign_3li:divider.quotient[9]
remain[0] <= sign_div_unsign_3li:divider.remainder[0]
remain[1] <= sign_div_unsign_3li:divider.remainder[1]
remain[2] <= sign_div_unsign_3li:divider.remainder[2]
remain[3] <= sign_div_unsign_3li:divider.remainder[3]


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider
aclr => alt_u_div_tuf:divider.aclr
clock => alt_u_div_tuf:divider.clock
denominator[0] => alt_u_div_tuf:divider.denominator[0]
denominator[1] => alt_u_div_tuf:divider.denominator[1]
denominator[2] => alt_u_div_tuf:divider.denominator[2]
denominator[3] => alt_u_div_tuf:divider.denominator[3]
numerator[0] => alt_u_div_tuf:divider.numerator[0]
numerator[1] => alt_u_div_tuf:divider.numerator[1]
numerator[2] => alt_u_div_tuf:divider.numerator[2]
numerator[3] => alt_u_div_tuf:divider.numerator[3]
numerator[4] => alt_u_div_tuf:divider.numerator[4]
numerator[5] => alt_u_div_tuf:divider.numerator[5]
numerator[6] => alt_u_div_tuf:divider.numerator[6]
numerator[7] => alt_u_div_tuf:divider.numerator[7]
numerator[8] => alt_u_div_tuf:divider.numerator[8]
numerator[9] => alt_u_div_tuf:divider.numerator[9]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider
aclr => DFFDenominator[3].IN0
aclr => DFFNumerator[9].IN0
aclr => DFFQuotient[9].IN0
aclr => DFFQuotient[4].IN0
aclr => DFFStage[4].IN0
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_3.IN8
denominator[0] => op_4.IN10
denominator[0] => op_5.IN12
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => sel[4].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[8].IN1
denominator[1] => op_3.IN6
denominator[1] => sel[12].IN1
denominator[1] => op_4.IN8
denominator[1] => sel[16].IN1
denominator[1] => op_5.IN10
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[5].IN1
denominator[2] => sel[9].IN1
denominator[2] => op_3.IN4
denominator[2] => sel[13].IN1
denominator[2] => op_4.IN6
denominator[2] => sel[17].IN1
denominator[2] => op_5.IN8
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[6].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[14].IN1
denominator[3] => op_4.IN4
denominator[3] => sel[18].IN1
denominator[3] => op_5.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[5] => StageOut[20].IN0
numerator[5] => op_5.IN11
numerator[6] => DFFNumerator[6].DATAIN
numerator[6] => StageOut[15].IN0
numerator[6] => op_4.IN9
numerator[7] => DFFNumerator[7].DATAIN
numerator[7] => StageOut[10].IN0
numerator[7] => op_3.IN7
numerator[8] => DFFNumerator[8].DATAIN
numerator[8] => StageOut[5].IN0
numerator[8] => op_2.IN5
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => StageOut[0].IN0
numerator[9] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[45].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[46].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[47].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[48].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => Add6.IN46
WR1_MAX_ADDR[1] => Add6.IN45
WR1_MAX_ADDR[2] => Add6.IN44
WR1_MAX_ADDR[3] => Add6.IN43
WR1_MAX_ADDR[4] => Add6.IN42
WR1_MAX_ADDR[5] => Add6.IN41
WR1_MAX_ADDR[6] => Add6.IN40
WR1_MAX_ADDR[7] => Add6.IN39
WR1_MAX_ADDR[8] => Add6.IN38
WR1_MAX_ADDR[9] => Add6.IN37
WR1_MAX_ADDR[10] => Add6.IN36
WR1_MAX_ADDR[11] => Add6.IN35
WR1_MAX_ADDR[12] => Add6.IN34
WR1_MAX_ADDR[13] => Add6.IN33
WR1_MAX_ADDR[14] => Add6.IN32
WR1_MAX_ADDR[15] => Add6.IN31
WR1_MAX_ADDR[16] => Add6.IN30
WR1_MAX_ADDR[17] => Add6.IN29
WR1_MAX_ADDR[18] => Add6.IN28
WR1_MAX_ADDR[19] => Add6.IN27
WR1_MAX_ADDR[20] => Add6.IN26
WR1_MAX_ADDR[21] => Add6.IN25
WR1_MAX_ADDR[22] => Add6.IN24
WR1_LENGTH[0] => Add7.IN23
WR1_LENGTH[0] => LessThan7.IN16
WR1_LENGTH[0] => mLENGTH.DATAB
WR1_LENGTH[0] => Add6.IN23
WR1_LENGTH[0] => Equal14.IN31
WR1_LENGTH[1] => Add7.IN22
WR1_LENGTH[1] => LessThan7.IN15
WR1_LENGTH[1] => mLENGTH.DATAB
WR1_LENGTH[1] => Add6.IN22
WR1_LENGTH[1] => Equal14.IN30
WR1_LENGTH[2] => Add7.IN21
WR1_LENGTH[2] => LessThan7.IN14
WR1_LENGTH[2] => mLENGTH.DATAB
WR1_LENGTH[2] => Add6.IN21
WR1_LENGTH[2] => Equal14.IN29
WR1_LENGTH[3] => Add7.IN20
WR1_LENGTH[3] => LessThan7.IN13
WR1_LENGTH[3] => mLENGTH.DATAB
WR1_LENGTH[3] => Add6.IN20
WR1_LENGTH[3] => Equal14.IN28
WR1_LENGTH[4] => Add7.IN19
WR1_LENGTH[4] => LessThan7.IN12
WR1_LENGTH[4] => mLENGTH.DATAB
WR1_LENGTH[4] => Add6.IN19
WR1_LENGTH[4] => Equal14.IN27
WR1_LENGTH[5] => Add7.IN18
WR1_LENGTH[5] => LessThan7.IN11
WR1_LENGTH[5] => mLENGTH.DATAB
WR1_LENGTH[5] => Add6.IN18
WR1_LENGTH[5] => Equal14.IN26
WR1_LENGTH[6] => Add7.IN17
WR1_LENGTH[6] => LessThan7.IN10
WR1_LENGTH[6] => mLENGTH.DATAB
WR1_LENGTH[6] => Add6.IN17
WR1_LENGTH[6] => Equal14.IN25
WR1_LENGTH[7] => Add7.IN16
WR1_LENGTH[7] => LessThan7.IN9
WR1_LENGTH[7] => mLENGTH.DATAB
WR1_LENGTH[7] => Add6.IN16
WR1_LENGTH[7] => Equal14.IN24
WR1_LENGTH[8] => Add7.IN15
WR1_LENGTH[8] => LessThan7.IN8
WR1_LENGTH[8] => mLENGTH.DATAB
WR1_LENGTH[8] => Add6.IN15
WR1_LENGTH[8] => Equal14.IN23
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR1_FULL <= Sdram_WR_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[9] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[10] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[11] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[12] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[13] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[14] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[15] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => Add8.IN46
WR2_MAX_ADDR[1] => Add8.IN45
WR2_MAX_ADDR[2] => Add8.IN44
WR2_MAX_ADDR[3] => Add8.IN43
WR2_MAX_ADDR[4] => Add8.IN42
WR2_MAX_ADDR[5] => Add8.IN41
WR2_MAX_ADDR[6] => Add8.IN40
WR2_MAX_ADDR[7] => Add8.IN39
WR2_MAX_ADDR[8] => Add8.IN38
WR2_MAX_ADDR[9] => Add8.IN37
WR2_MAX_ADDR[10] => Add8.IN36
WR2_MAX_ADDR[11] => Add8.IN35
WR2_MAX_ADDR[12] => Add8.IN34
WR2_MAX_ADDR[13] => Add8.IN33
WR2_MAX_ADDR[14] => Add8.IN32
WR2_MAX_ADDR[15] => Add8.IN31
WR2_MAX_ADDR[16] => Add8.IN30
WR2_MAX_ADDR[17] => Add8.IN29
WR2_MAX_ADDR[18] => Add8.IN28
WR2_MAX_ADDR[19] => Add8.IN27
WR2_MAX_ADDR[20] => Add8.IN26
WR2_MAX_ADDR[21] => Add8.IN25
WR2_MAX_ADDR[22] => Add8.IN24
WR2_LENGTH[0] => Add9.IN23
WR2_LENGTH[0] => LessThan8.IN16
WR2_LENGTH[0] => mLENGTH.DATAB
WR2_LENGTH[0] => Add8.IN23
WR2_LENGTH[0] => Equal15.IN31
WR2_LENGTH[1] => Add9.IN22
WR2_LENGTH[1] => LessThan8.IN15
WR2_LENGTH[1] => mLENGTH.DATAB
WR2_LENGTH[1] => Add8.IN22
WR2_LENGTH[1] => Equal15.IN30
WR2_LENGTH[2] => Add9.IN21
WR2_LENGTH[2] => LessThan8.IN14
WR2_LENGTH[2] => mLENGTH.DATAB
WR2_LENGTH[2] => Add8.IN21
WR2_LENGTH[2] => Equal15.IN29
WR2_LENGTH[3] => Add9.IN20
WR2_LENGTH[3] => LessThan8.IN13
WR2_LENGTH[3] => mLENGTH.DATAB
WR2_LENGTH[3] => Add8.IN20
WR2_LENGTH[3] => Equal15.IN28
WR2_LENGTH[4] => Add9.IN19
WR2_LENGTH[4] => LessThan8.IN12
WR2_LENGTH[4] => mLENGTH.DATAB
WR2_LENGTH[4] => Add8.IN19
WR2_LENGTH[4] => Equal15.IN27
WR2_LENGTH[5] => Add9.IN18
WR2_LENGTH[5] => LessThan8.IN11
WR2_LENGTH[5] => mLENGTH.DATAB
WR2_LENGTH[5] => Add8.IN18
WR2_LENGTH[5] => Equal15.IN26
WR2_LENGTH[6] => Add9.IN17
WR2_LENGTH[6] => LessThan8.IN10
WR2_LENGTH[6] => mLENGTH.DATAB
WR2_LENGTH[6] => Add8.IN17
WR2_LENGTH[6] => Equal15.IN25
WR2_LENGTH[7] => Add9.IN16
WR2_LENGTH[7] => LessThan8.IN9
WR2_LENGTH[7] => mLENGTH.DATAB
WR2_LENGTH[7] => Add8.IN16
WR2_LENGTH[7] => Equal15.IN24
WR2_LENGTH[8] => Add9.IN15
WR2_LENGTH[8] => LessThan8.IN8
WR2_LENGTH[8] => mLENGTH.DATAB
WR2_LENGTH[8] => Add8.IN15
WR2_LENGTH[8] => Equal15.IN23
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR2_FULL <= Sdram_WR_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[9] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[10] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[11] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[12] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[13] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[14] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[15] <= Sdram_WR_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_RD_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => Add10.IN46
RD1_MAX_ADDR[1] => Add10.IN45
RD1_MAX_ADDR[2] => Add10.IN44
RD1_MAX_ADDR[3] => Add10.IN43
RD1_MAX_ADDR[4] => Add10.IN42
RD1_MAX_ADDR[5] => Add10.IN41
RD1_MAX_ADDR[6] => Add10.IN40
RD1_MAX_ADDR[7] => Add10.IN39
RD1_MAX_ADDR[8] => Add10.IN38
RD1_MAX_ADDR[9] => Add10.IN37
RD1_MAX_ADDR[10] => Add10.IN36
RD1_MAX_ADDR[11] => Add10.IN35
RD1_MAX_ADDR[12] => Add10.IN34
RD1_MAX_ADDR[13] => Add10.IN33
RD1_MAX_ADDR[14] => Add10.IN32
RD1_MAX_ADDR[15] => Add10.IN31
RD1_MAX_ADDR[16] => Add10.IN30
RD1_MAX_ADDR[17] => Add10.IN29
RD1_MAX_ADDR[18] => Add10.IN28
RD1_MAX_ADDR[19] => Add10.IN27
RD1_MAX_ADDR[20] => Add10.IN26
RD1_MAX_ADDR[21] => Add10.IN25
RD1_MAX_ADDR[22] => Add10.IN24
RD1_LENGTH[0] => Add11.IN23
RD1_LENGTH[0] => LessThan5.IN16
RD1_LENGTH[0] => mLENGTH.DATAB
RD1_LENGTH[0] => Add10.IN23
RD1_LENGTH[1] => Add11.IN22
RD1_LENGTH[1] => LessThan5.IN15
RD1_LENGTH[1] => mLENGTH.DATAB
RD1_LENGTH[1] => Add10.IN22
RD1_LENGTH[2] => Add11.IN21
RD1_LENGTH[2] => LessThan5.IN14
RD1_LENGTH[2] => mLENGTH.DATAB
RD1_LENGTH[2] => Add10.IN21
RD1_LENGTH[3] => Add11.IN20
RD1_LENGTH[3] => LessThan5.IN13
RD1_LENGTH[3] => mLENGTH.DATAB
RD1_LENGTH[3] => Add10.IN20
RD1_LENGTH[4] => Add11.IN19
RD1_LENGTH[4] => LessThan5.IN12
RD1_LENGTH[4] => mLENGTH.DATAB
RD1_LENGTH[4] => Add10.IN19
RD1_LENGTH[5] => Add11.IN18
RD1_LENGTH[5] => LessThan5.IN11
RD1_LENGTH[5] => mLENGTH.DATAB
RD1_LENGTH[5] => Add10.IN18
RD1_LENGTH[6] => Add11.IN17
RD1_LENGTH[6] => LessThan5.IN10
RD1_LENGTH[6] => mLENGTH.DATAB
RD1_LENGTH[6] => Add10.IN17
RD1_LENGTH[7] => Add11.IN16
RD1_LENGTH[7] => LessThan5.IN9
RD1_LENGTH[7] => mLENGTH.DATAB
RD1_LENGTH[7] => Add10.IN16
RD1_LENGTH[8] => Add11.IN15
RD1_LENGTH[8] => LessThan5.IN8
RD1_LENGTH[8] => mLENGTH.DATAB
RD1_LENGTH[8] => Add10.IN15
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD1_EMPTY <= Sdram_RD_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[9] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[10] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[11] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[12] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[13] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[14] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[15] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_RD_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => Add12.IN46
RD2_MAX_ADDR[1] => Add12.IN45
RD2_MAX_ADDR[2] => Add12.IN44
RD2_MAX_ADDR[3] => Add12.IN43
RD2_MAX_ADDR[4] => Add12.IN42
RD2_MAX_ADDR[5] => Add12.IN41
RD2_MAX_ADDR[6] => Add12.IN40
RD2_MAX_ADDR[7] => Add12.IN39
RD2_MAX_ADDR[8] => Add12.IN38
RD2_MAX_ADDR[9] => Add12.IN37
RD2_MAX_ADDR[10] => Add12.IN36
RD2_MAX_ADDR[11] => Add12.IN35
RD2_MAX_ADDR[12] => Add12.IN34
RD2_MAX_ADDR[13] => Add12.IN33
RD2_MAX_ADDR[14] => Add12.IN32
RD2_MAX_ADDR[15] => Add12.IN31
RD2_MAX_ADDR[16] => Add12.IN30
RD2_MAX_ADDR[17] => Add12.IN29
RD2_MAX_ADDR[18] => Add12.IN28
RD2_MAX_ADDR[19] => Add12.IN27
RD2_MAX_ADDR[20] => Add12.IN26
RD2_MAX_ADDR[21] => Add12.IN25
RD2_MAX_ADDR[22] => Add12.IN24
RD2_LENGTH[0] => Add13.IN23
RD2_LENGTH[0] => LessThan6.IN16
RD2_LENGTH[0] => mLENGTH.DATAB
RD2_LENGTH[0] => Add12.IN23
RD2_LENGTH[1] => Add13.IN22
RD2_LENGTH[1] => LessThan6.IN15
RD2_LENGTH[1] => mLENGTH.DATAB
RD2_LENGTH[1] => Add12.IN22
RD2_LENGTH[2] => Add13.IN21
RD2_LENGTH[2] => LessThan6.IN14
RD2_LENGTH[2] => mLENGTH.DATAB
RD2_LENGTH[2] => Add12.IN21
RD2_LENGTH[3] => Add13.IN20
RD2_LENGTH[3] => LessThan6.IN13
RD2_LENGTH[3] => mLENGTH.DATAB
RD2_LENGTH[3] => Add12.IN20
RD2_LENGTH[4] => Add13.IN19
RD2_LENGTH[4] => LessThan6.IN12
RD2_LENGTH[4] => mLENGTH.DATAB
RD2_LENGTH[4] => Add12.IN19
RD2_LENGTH[5] => Add13.IN18
RD2_LENGTH[5] => LessThan6.IN11
RD2_LENGTH[5] => mLENGTH.DATAB
RD2_LENGTH[5] => Add12.IN18
RD2_LENGTH[6] => Add13.IN17
RD2_LENGTH[6] => LessThan6.IN10
RD2_LENGTH[6] => mLENGTH.DATAB
RD2_LENGTH[6] => Add12.IN17
RD2_LENGTH[7] => Add13.IN16
RD2_LENGTH[7] => LessThan6.IN9
RD2_LENGTH[7] => mLENGTH.DATAB
RD2_LENGTH[7] => Add12.IN16
RD2_LENGTH[8] => Add13.IN15
RD2_LENGTH[8] => LessThan6.IN8
RD2_LENGTH[8] => mLENGTH.DATAB
RD2_LENGTH[8] => Add12.IN15
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD2_EMPTY <= Sdram_RD_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[9] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[10] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[11] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[12] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[13] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[14] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[15] <= Sdram_RD_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= Sdram_PLL:sdram_pll1.outclk_1
CLK_18 <= Sdram_PLL:sdram_pll1.outclk_2


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= Sdram_PLL_0002:sdram_pll_inst.outclk_0
outclk_1 <= Sdram_PLL_0002:sdram_pll_inst.outclk_1
outclk_2 <= Sdram_PLL_0002:sdram_pll_inst.outclk_2


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|YUV422_to_444:u7
iYCbCr[0] => mCr[0].DATAIN
iYCbCr[0] => mCb[0].DATAIN
iYCbCr[1] => mCb[1].DATAIN
iYCbCr[1] => mCr[1].DATAIN
iYCbCr[2] => mCb[2].DATAIN
iYCbCr[2] => mCr[2].DATAIN
iYCbCr[3] => mCb[3].DATAIN
iYCbCr[3] => mCr[3].DATAIN
iYCbCr[4] => mCb[4].DATAIN
iYCbCr[4] => mCr[4].DATAIN
iYCbCr[5] => mCb[5].DATAIN
iYCbCr[5] => mCr[5].DATAIN
iYCbCr[6] => mCb[6].DATAIN
iYCbCr[6] => mCr[6].DATAIN
iYCbCr[7] => mCb[7].DATAIN
iYCbCr[7] => mCr[7].DATAIN
iYCbCr[8] => mY[0].DATAIN
iYCbCr[9] => mY[1].DATAIN
iYCbCr[10] => mY[2].DATAIN
iYCbCr[11] => mY[3].DATAIN
iYCbCr[12] => mY[4].DATAIN
iYCbCr[13] => mY[5].DATAIN
iYCbCr[14] => mY[6].DATAIN
iYCbCr[15] => mY[7].DATAIN
oY[0] <= mY[0].DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= mY[1].DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= mY[2].DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= mY[3].DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= mY[4].DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= mY[5].DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= mY[6].DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= mY[7].DB_MAX_OUTPUT_PORT_TYPE
oCb[0] <= mCb[0].DB_MAX_OUTPUT_PORT_TYPE
oCb[1] <= mCb[1].DB_MAX_OUTPUT_PORT_TYPE
oCb[2] <= mCb[2].DB_MAX_OUTPUT_PORT_TYPE
oCb[3] <= mCb[3].DB_MAX_OUTPUT_PORT_TYPE
oCb[4] <= mCb[4].DB_MAX_OUTPUT_PORT_TYPE
oCb[5] <= mCb[5].DB_MAX_OUTPUT_PORT_TYPE
oCb[6] <= mCb[6].DB_MAX_OUTPUT_PORT_TYPE
oCb[7] <= mCb[7].DB_MAX_OUTPUT_PORT_TYPE
oCr[0] <= mCr[0].DB_MAX_OUTPUT_PORT_TYPE
oCr[1] <= mCr[1].DB_MAX_OUTPUT_PORT_TYPE
oCr[2] <= mCr[2].DB_MAX_OUTPUT_PORT_TYPE
oCr[3] <= mCr[3].DB_MAX_OUTPUT_PORT_TYPE
oCr[4] <= mCr[4].DB_MAX_OUTPUT_PORT_TYPE
oCr[5] <= mCr[5].DB_MAX_OUTPUT_PORT_TYPE
oCr[6] <= mCr[6].DB_MAX_OUTPUT_PORT_TYPE
oCr[7] <= mCr[7].DB_MAX_OUTPUT_PORT_TYPE
iX[0] => mCr[0].ENA
iX[0] => mCb[7].ENA
iX[0] => mCb[6].ENA
iX[0] => mCb[5].ENA
iX[0] => mCb[4].ENA
iX[0] => mCb[3].ENA
iX[0] => mCb[2].ENA
iX[0] => mCb[1].ENA
iX[0] => mCb[0].ENA
iX[0] => mCr[7].ENA
iX[0] => mCr[6].ENA
iX[0] => mCr[5].ENA
iX[0] => mCr[4].ENA
iX[0] => mCr[3].ENA
iX[0] => mCr[2].ENA
iX[0] => mCr[1].ENA
iX[1] => ~NO_FANOUT~
iX[2] => ~NO_FANOUT~
iX[3] => ~NO_FANOUT~
iX[4] => ~NO_FANOUT~
iX[5] => ~NO_FANOUT~
iX[6] => ~NO_FANOUT~
iX[7] => ~NO_FANOUT~
iX[8] => ~NO_FANOUT~
iX[9] => ~NO_FANOUT~
iCLK => mCr[0].CLK
iCLK => mCr[1].CLK
iCLK => mCr[2].CLK
iCLK => mCr[3].CLK
iCLK => mCr[4].CLK
iCLK => mCr[5].CLK
iCLK => mCr[6].CLK
iCLK => mCr[7].CLK
iCLK => mCb[0].CLK
iCLK => mCb[1].CLK
iCLK => mCb[2].CLK
iCLK => mCb[3].CLK
iCLK => mCb[4].CLK
iCLK => mCb[5].CLK
iCLK => mCb[6].CLK
iCLK => mCb[7].CLK
iCLK => mY[0].CLK
iCLK => mY[1].CLK
iCLK => mY[2].CLK
iCLK => mY[3].CLK
iCLK => mY[4].CLK
iCLK => mY[5].CLK
iCLK => mY[6].CLK
iCLK => mY[7].CLK
iRST_N => mCr[0].ACLR
iRST_N => mCr[1].ACLR
iRST_N => mCr[2].ACLR
iRST_N => mCr[3].ACLR
iRST_N => mCr[4].ACLR
iRST_N => mCr[5].ACLR
iRST_N => mCr[6].ACLR
iRST_N => mCr[7].ACLR
iRST_N => mCb[0].ACLR
iRST_N => mCb[1].ACLR
iRST_N => mCb[2].ACLR
iRST_N => mCb[3].ACLR
iRST_N => mCb[4].ACLR
iRST_N => mCb[5].ACLR
iRST_N => mCb[6].ACLR
iRST_N => mCb[7].ACLR
iRST_N => mY[0].ACLR
iRST_N => mY[1].ACLR
iRST_N => mY[2].ACLR
iRST_N => mY[3].ACLR
iRST_N => mY[4].ACLR
iRST_N => mY[5].ACLR
iRST_N => mY[6].ACLR
iRST_N => mY[7].ACLR


|DE1_SoC_TV|YCbCr2RGB:u8
Red[0] <= oRed[0].DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= oRed[1].DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= oRed[2].DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= oRed[3].DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= oRed[4].DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= oRed[5].DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= oRed[6].DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= oRed[7].DB_MAX_OUTPUT_PORT_TYPE
Red[8] <= oRed[8].DB_MAX_OUTPUT_PORT_TYPE
Red[9] <= oRed[9].DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= oGreen[0].DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= oGreen[1].DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= oGreen[2].DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= oGreen[3].DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= oGreen[4].DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= oGreen[5].DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= oGreen[6].DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= oGreen[7].DB_MAX_OUTPUT_PORT_TYPE
Green[8] <= oGreen[8].DB_MAX_OUTPUT_PORT_TYPE
Green[9] <= oGreen[9].DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= oBlue[0].DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= oBlue[1].DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= oBlue[2].DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= oBlue[3].DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= oBlue[4].DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= oBlue[5].DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= oBlue[6].DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= oBlue[7].DB_MAX_OUTPUT_PORT_TYPE
Blue[8] <= oBlue[8].DB_MAX_OUTPUT_PORT_TYPE
Blue[9] <= oBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
iY[0] => iY[0].IN3
iY[1] => iY[1].IN3
iY[2] => iY[2].IN3
iY[3] => iY[3].IN3
iY[4] => iY[4].IN3
iY[5] => iY[5].IN3
iY[6] => iY[6].IN3
iY[7] => iY[7].IN3
iCb[0] => iCb[0].IN3
iCb[1] => iCb[1].IN3
iCb[2] => iCb[2].IN3
iCb[3] => iCb[3].IN3
iCb[4] => iCb[4].IN3
iCb[5] => iCb[5].IN3
iCb[6] => iCb[6].IN3
iCb[7] => iCb[7].IN3
iCr[0] => iCr[0].IN3
iCr[1] => iCr[1].IN3
iCr[2] => iCr[2].IN3
iCr[3] => iCr[3].IN3
iCr[4] => iCr[4].IN3
iCr[5] => iCr[5].IN3
iCr[6] => iCr[6].IN3
iCr[7] => iCr[7].IN3
iDVAL => oDVAL_d.DATAA
iRESET => iRESET.IN3
iCLK => iCLK.IN3


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0
result[0] <= altera_mult_add:mac_3_inst.result
result[1] <= altera_mult_add:mac_3_inst.result
result[2] <= altera_mult_add:mac_3_inst.result
result[3] <= altera_mult_add:mac_3_inst.result
result[4] <= altera_mult_add:mac_3_inst.result
result[5] <= altera_mult_add:mac_3_inst.result
result[6] <= altera_mult_add:mac_3_inst.result
result[7] <= altera_mult_add:mac_3_inst.result
result[8] <= altera_mult_add:mac_3_inst.result
result[9] <= altera_mult_add:mac_3_inst.result
result[10] <= altera_mult_add:mac_3_inst.result
result[11] <= altera_mult_add:mac_3_inst.result
result[12] <= altera_mult_add:mac_3_inst.result
result[13] <= altera_mult_add:mac_3_inst.result
result[14] <= altera_mult_add:mac_3_inst.result
result[15] <= altera_mult_add:mac_3_inst.result
result[16] <= altera_mult_add:mac_3_inst.result
result[17] <= altera_mult_add:mac_3_inst.result
result[18] <= altera_mult_add:mac_3_inst.result
result[19] <= altera_mult_add:mac_3_inst.result
result[20] <= altera_mult_add:mac_3_inst.result
result[21] <= altera_mult_add:mac_3_inst.result
result[22] <= altera_mult_add:mac_3_inst.result
result[23] <= altera_mult_add:mac_3_inst.result
result[24] <= altera_mult_add:mac_3_inst.result
result[25] <= altera_mult_add:mac_3_inst.result
result[26] <= altera_mult_add:mac_3_inst.result
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_2[0] => dataa_2[0].IN1
dataa_2[1] => dataa_2[1].IN1
dataa_2[2] => dataa_2[2].IN1
dataa_2[3] => dataa_2[3].IN1
dataa_2[4] => dataa_2[4].IN1
dataa_2[5] => dataa_2[5].IN1
dataa_2[6] => dataa_2[6].IN1
dataa_2[7] => dataa_2[7].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_0[14] => datab_0[14].IN1
datab_0[15] => datab_0[15].IN1
datab_0[16] => datab_0[16].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
datab_1[14] => datab_1[14].IN1
datab_1[15] => datab_1[15].IN1
datab_1[16] => datab_1[16].IN1
datab_2[0] => datab_2[0].IN1
datab_2[1] => datab_2[1].IN1
datab_2[2] => datab_2[2].IN1
datab_2[3] => datab_2[3].IN1
datab_2[4] => datab_2[4].IN1
datab_2[5] => datab_2[5].IN1
datab_2[6] => datab_2[6].IN1
datab_2[7] => datab_2[7].IN1
datab_2[8] => datab_2[8].IN1
datab_2[9] => datab_2[9].IN1
datab_2[10] => datab_2[10].IN1
datab_2[11] => datab_2[11].IN1
datab_2[12] => datab_2[12].IN1
datab_2[13] => datab_2[13].IN1
datab_2[14] => datab_2[14].IN1
datab_2[15] => datab_2[15].IN1
datab_2[16] => datab_2[16].IN1
clock0 => clock0.IN1
aclr0 => aclr0.IN1


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_vp8c:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_vp8c:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_vp8c:auto_generated.dataa[0]
dataa[1] => altera_mult_add_vp8c:auto_generated.dataa[1]
dataa[2] => altera_mult_add_vp8c:auto_generated.dataa[2]
dataa[3] => altera_mult_add_vp8c:auto_generated.dataa[3]
dataa[4] => altera_mult_add_vp8c:auto_generated.dataa[4]
dataa[5] => altera_mult_add_vp8c:auto_generated.dataa[5]
dataa[6] => altera_mult_add_vp8c:auto_generated.dataa[6]
dataa[7] => altera_mult_add_vp8c:auto_generated.dataa[7]
dataa[8] => altera_mult_add_vp8c:auto_generated.dataa[8]
dataa[9] => altera_mult_add_vp8c:auto_generated.dataa[9]
dataa[10] => altera_mult_add_vp8c:auto_generated.dataa[10]
dataa[11] => altera_mult_add_vp8c:auto_generated.dataa[11]
dataa[12] => altera_mult_add_vp8c:auto_generated.dataa[12]
dataa[13] => altera_mult_add_vp8c:auto_generated.dataa[13]
dataa[14] => altera_mult_add_vp8c:auto_generated.dataa[14]
dataa[15] => altera_mult_add_vp8c:auto_generated.dataa[15]
dataa[16] => altera_mult_add_vp8c:auto_generated.dataa[16]
dataa[17] => altera_mult_add_vp8c:auto_generated.dataa[17]
dataa[18] => altera_mult_add_vp8c:auto_generated.dataa[18]
dataa[19] => altera_mult_add_vp8c:auto_generated.dataa[19]
dataa[20] => altera_mult_add_vp8c:auto_generated.dataa[20]
dataa[21] => altera_mult_add_vp8c:auto_generated.dataa[21]
dataa[22] => altera_mult_add_vp8c:auto_generated.dataa[22]
dataa[23] => altera_mult_add_vp8c:auto_generated.dataa[23]
datab[0] => altera_mult_add_vp8c:auto_generated.datab[0]
datab[1] => altera_mult_add_vp8c:auto_generated.datab[1]
datab[2] => altera_mult_add_vp8c:auto_generated.datab[2]
datab[3] => altera_mult_add_vp8c:auto_generated.datab[3]
datab[4] => altera_mult_add_vp8c:auto_generated.datab[4]
datab[5] => altera_mult_add_vp8c:auto_generated.datab[5]
datab[6] => altera_mult_add_vp8c:auto_generated.datab[6]
datab[7] => altera_mult_add_vp8c:auto_generated.datab[7]
datab[8] => altera_mult_add_vp8c:auto_generated.datab[8]
datab[9] => altera_mult_add_vp8c:auto_generated.datab[9]
datab[10] => altera_mult_add_vp8c:auto_generated.datab[10]
datab[11] => altera_mult_add_vp8c:auto_generated.datab[11]
datab[12] => altera_mult_add_vp8c:auto_generated.datab[12]
datab[13] => altera_mult_add_vp8c:auto_generated.datab[13]
datab[14] => altera_mult_add_vp8c:auto_generated.datab[14]
datab[15] => altera_mult_add_vp8c:auto_generated.datab[15]
datab[16] => altera_mult_add_vp8c:auto_generated.datab[16]
datab[17] => altera_mult_add_vp8c:auto_generated.datab[17]
datab[18] => altera_mult_add_vp8c:auto_generated.datab[18]
datab[19] => altera_mult_add_vp8c:auto_generated.datab[19]
datab[20] => altera_mult_add_vp8c:auto_generated.datab[20]
datab[21] => altera_mult_add_vp8c:auto_generated.datab[21]
datab[22] => altera_mult_add_vp8c:auto_generated.datab[22]
datab[23] => altera_mult_add_vp8c:auto_generated.datab[23]
datab[24] => altera_mult_add_vp8c:auto_generated.datab[24]
datab[25] => altera_mult_add_vp8c:auto_generated.datab[25]
datab[26] => altera_mult_add_vp8c:auto_generated.datab[26]
datab[27] => altera_mult_add_vp8c:auto_generated.datab[27]
datab[28] => altera_mult_add_vp8c:auto_generated.datab[28]
datab[29] => altera_mult_add_vp8c:auto_generated.datab[29]
datab[30] => altera_mult_add_vp8c:auto_generated.datab[30]
datab[31] => altera_mult_add_vp8c:auto_generated.datab[31]
datab[32] => altera_mult_add_vp8c:auto_generated.datab[32]
datab[33] => altera_mult_add_vp8c:auto_generated.datab[33]
datab[34] => altera_mult_add_vp8c:auto_generated.datab[34]
datab[35] => altera_mult_add_vp8c:auto_generated.datab[35]
datab[36] => altera_mult_add_vp8c:auto_generated.datab[36]
datab[37] => altera_mult_add_vp8c:auto_generated.datab[37]
datab[38] => altera_mult_add_vp8c:auto_generated.datab[38]
datab[39] => altera_mult_add_vp8c:auto_generated.datab[39]
datab[40] => altera_mult_add_vp8c:auto_generated.datab[40]
datab[41] => altera_mult_add_vp8c:auto_generated.datab[41]
datab[42] => altera_mult_add_vp8c:auto_generated.datab[42]
datab[43] => altera_mult_add_vp8c:auto_generated.datab[43]
datab[44] => altera_mult_add_vp8c:auto_generated.datab[44]
datab[45] => altera_mult_add_vp8c:auto_generated.datab[45]
datab[46] => altera_mult_add_vp8c:auto_generated.datab[46]
datab[47] => altera_mult_add_vp8c:auto_generated.datab[47]
datab[48] => altera_mult_add_vp8c:auto_generated.datab[48]
datab[49] => altera_mult_add_vp8c:auto_generated.datab[49]
datab[50] => altera_mult_add_vp8c:auto_generated.datab[50]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_vp8c:auto_generated.result[0]
result[1] <= altera_mult_add_vp8c:auto_generated.result[1]
result[2] <= altera_mult_add_vp8c:auto_generated.result[2]
result[3] <= altera_mult_add_vp8c:auto_generated.result[3]
result[4] <= altera_mult_add_vp8c:auto_generated.result[4]
result[5] <= altera_mult_add_vp8c:auto_generated.result[5]
result[6] <= altera_mult_add_vp8c:auto_generated.result[6]
result[7] <= altera_mult_add_vp8c:auto_generated.result[7]
result[8] <= altera_mult_add_vp8c:auto_generated.result[8]
result[9] <= altera_mult_add_vp8c:auto_generated.result[9]
result[10] <= altera_mult_add_vp8c:auto_generated.result[10]
result[11] <= altera_mult_add_vp8c:auto_generated.result[11]
result[12] <= altera_mult_add_vp8c:auto_generated.result[12]
result[13] <= altera_mult_add_vp8c:auto_generated.result[13]
result[14] <= altera_mult_add_vp8c:auto_generated.result[14]
result[15] <= altera_mult_add_vp8c:auto_generated.result[15]
result[16] <= altera_mult_add_vp8c:auto_generated.result[16]
result[17] <= altera_mult_add_vp8c:auto_generated.result[17]
result[18] <= altera_mult_add_vp8c:auto_generated.result[18]
result[19] <= altera_mult_add_vp8c:auto_generated.result[19]
result[20] <= altera_mult_add_vp8c:auto_generated.result[20]
result[21] <= altera_mult_add_vp8c:auto_generated.result[21]
result[22] <= altera_mult_add_vp8c:auto_generated.result[22]
result[23] <= altera_mult_add_vp8c:auto_generated.result[23]
result[24] <= altera_mult_add_vp8c:auto_generated.result[24]
result[25] <= altera_mult_add_vp8c:auto_generated.result[25]
result[26] <= altera_mult_add_vp8c:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
datab[32] => datab[32].IN1
datab[33] => datab[33].IN1
datab[34] => datab[34].IN1
datab[35] => datab[35].IN1
datab[36] => datab[36].IN1
datab[37] => datab[37].IN1
datab[38] => datab[38].IN1
datab[39] => datab[39].IN1
datab[40] => datab[40].IN1
datab[41] => datab[41].IN1
datab[42] => datab[42].IN1
datab[43] => datab[43].IN1
datab[44] => datab[44].IN1
datab[45] => datab[45].IN1
datab[46] => datab[46].IN1
datab[47] => datab[47].IN1
datab[48] => datab[48].IN1
datab[49] => datab[49].IN1
datab[50] => datab[50].IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datab[26] => datab_split_input[26].IN1
datab[27] => datab_split_input[27].IN1
datab[28] => datab_split_input[28].IN1
datab[29] => datab_split_input[29].IN1
datab[30] => datab_split_input[30].IN1
datab[31] => datab_split_input[31].IN1
datab[32] => datab_split_input[32].IN1
datab[33] => datab_split_input[33].IN1
datab[34] => datab_split_input[34].IN1
datab[35] => datab_split_input[35].IN1
datab[36] => datab_split_input[36].IN1
datab[37] => datab_split_input[37].IN1
datab[38] => datab_split_input[38].IN1
datab[39] => datab_split_input[39].IN1
datab[40] => datab_split_input[40].IN1
datab[41] => datab_split_input[41].IN1
datab[42] => datab_split_input[42].IN1
datab[43] => datab_split_input[43].IN1
datab[44] => datab_split_input[44].IN1
datab[45] => datab_split_input[45].IN1
datab[46] => datab_split_input[46].IN1
datab[47] => datab_split_input[47].IN1
datab[48] => datab_split_input[48].IN1
datab[49] => datab_split_input[49].IN1
datab[50] => datab_split_input[50].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
datac[44] => datac_split_input[44].IN1
datac[45] => datac_split_input[45].IN1
datac[46] => datac_split_input[46].IN1
datac[47] => datac_split_input[47].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_1[0].IN1
data_in[9] => data_split_1[1].IN1
data_in[10] => data_split_1[2].IN1
data_in[11] => data_split_1[3].IN1
data_in[12] => data_split_1[4].IN1
data_in[13] => data_split_1[5].IN1
data_in[14] => data_split_1[6].IN1
data_in[15] => data_split_1[7].IN1
data_in[16] => data_split_2[0].IN1
data_in[17] => data_split_2[1].IN1
data_in[18] => data_split_2[2].IN1
data_in[19] => data_split_2[3].IN1
data_in[20] => data_split_2[4].IN1
data_in[21] => data_split_2[5].IN1
data_in[22] => data_split_2[6].IN1
data_in[23] => data_split_2[7].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_1[0].IN1
data_in[18] => data_split_1[1].IN1
data_in[19] => data_split_1[2].IN1
data_in[20] => data_split_1[3].IN1
data_in[21] => data_split_1[4].IN1
data_in[22] => data_split_1[5].IN1
data_in[23] => data_split_1[6].IN1
data_in[24] => data_split_1[7].IN1
data_in[25] => data_split_1[8].IN1
data_in[26] => data_split_1[9].IN1
data_in[27] => data_split_1[10].IN1
data_in[28] => data_split_1[11].IN1
data_in[29] => data_split_1[12].IN1
data_in[30] => data_split_1[13].IN1
data_in[31] => data_split_1[14].IN1
data_in[32] => data_split_1[15].IN1
data_in[33] => data_split_1[16].IN1
data_in[34] => data_split_2[0].IN1
data_in[35] => data_split_2[1].IN1
data_in[36] => data_split_2[2].IN1
data_in[37] => data_split_2[3].IN1
data_in[38] => data_split_2[4].IN1
data_in[39] => data_split_2[5].IN1
data_in[40] => data_split_2[6].IN1
data_in[41] => data_split_2[7].IN1
data_in[42] => data_split_2[8].IN1
data_in[43] => data_split_2[9].IN1
data_in[44] => data_split_2[10].IN1
data_in[45] => data_split_2[11].IN1
data_in[46] => data_split_2[12].IN1
data_in[47] => data_split_2[13].IN1
data_in[48] => data_split_2[14].IN1
data_in[49] => data_split_2[15].IN1
data_in[50] => data_split_2[16].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_1[0].IN1
data_in[17] => data_split_1[1].IN1
data_in[18] => data_split_1[2].IN1
data_in[19] => data_split_1[3].IN1
data_in[20] => data_split_1[4].IN1
data_in[21] => data_split_1[5].IN1
data_in[22] => data_split_1[6].IN1
data_in[23] => data_split_1[7].IN1
data_in[24] => data_split_1[8].IN1
data_in[25] => data_split_1[9].IN1
data_in[26] => data_split_1[10].IN1
data_in[27] => data_split_1[11].IN1
data_in[28] => data_split_1[12].IN1
data_in[29] => data_split_1[13].IN1
data_in[30] => data_split_1[14].IN1
data_in[31] => data_split_1[15].IN1
data_in[32] => data_split_2[0].IN1
data_in[33] => data_split_2[1].IN1
data_in[34] => data_split_2[2].IN1
data_in[35] => data_split_2[3].IN1
data_in[36] => data_split_2[4].IN1
data_in[37] => data_split_2[5].IN1
data_in[38] => data_split_2[6].IN1
data_in[39] => data_split_2[7].IN1
data_in[40] => data_split_2[8].IN1
data_in[41] => data_split_2[9].IN1
data_in[42] => data_split_2[10].IN1
data_in[43] => data_split_2[11].IN1
data_in[44] => data_split_2[12].IN1
data_in[45] => data_split_2[13].IN1
data_in[46] => data_split_2[14].IN1
data_in[47] => data_split_2[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_0[16] => preadder_input_b0[16].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_1[16] => preadder_input_b1[16].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_2[16] => preadder_input_b2[16].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datab_in_3[16] => preadder_input_b3[16].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[16] <= preadder_input_b0[16].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[16] <= preadder_input_b1[16].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[16] <= preadder_input_b2[16].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[16] <= preadder_input_b3[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b0[16] => data_in_b0[16].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b1[16] => data_in_b1[16].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b2[16] => data_in_b2[16].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_in_b3[16] => data_in_b3[16].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1
result[0] <= altera_mult_add:mac_3_inst.result
result[1] <= altera_mult_add:mac_3_inst.result
result[2] <= altera_mult_add:mac_3_inst.result
result[3] <= altera_mult_add:mac_3_inst.result
result[4] <= altera_mult_add:mac_3_inst.result
result[5] <= altera_mult_add:mac_3_inst.result
result[6] <= altera_mult_add:mac_3_inst.result
result[7] <= altera_mult_add:mac_3_inst.result
result[8] <= altera_mult_add:mac_3_inst.result
result[9] <= altera_mult_add:mac_3_inst.result
result[10] <= altera_mult_add:mac_3_inst.result
result[11] <= altera_mult_add:mac_3_inst.result
result[12] <= altera_mult_add:mac_3_inst.result
result[13] <= altera_mult_add:mac_3_inst.result
result[14] <= altera_mult_add:mac_3_inst.result
result[15] <= altera_mult_add:mac_3_inst.result
result[16] <= altera_mult_add:mac_3_inst.result
result[17] <= altera_mult_add:mac_3_inst.result
result[18] <= altera_mult_add:mac_3_inst.result
result[19] <= altera_mult_add:mac_3_inst.result
result[20] <= altera_mult_add:mac_3_inst.result
result[21] <= altera_mult_add:mac_3_inst.result
result[22] <= altera_mult_add:mac_3_inst.result
result[23] <= altera_mult_add:mac_3_inst.result
result[24] <= altera_mult_add:mac_3_inst.result
result[25] <= altera_mult_add:mac_3_inst.result
result[26] <= altera_mult_add:mac_3_inst.result
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_2[0] => dataa_2[0].IN1
dataa_2[1] => dataa_2[1].IN1
dataa_2[2] => dataa_2[2].IN1
dataa_2[3] => dataa_2[3].IN1
dataa_2[4] => dataa_2[4].IN1
dataa_2[5] => dataa_2[5].IN1
dataa_2[6] => dataa_2[6].IN1
dataa_2[7] => dataa_2[7].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_0[14] => datab_0[14].IN1
datab_0[15] => datab_0[15].IN1
datab_0[16] => datab_0[16].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
datab_1[14] => datab_1[14].IN1
datab_1[15] => datab_1[15].IN1
datab_1[16] => datab_1[16].IN1
datab_2[0] => datab_2[0].IN1
datab_2[1] => datab_2[1].IN1
datab_2[2] => datab_2[2].IN1
datab_2[3] => datab_2[3].IN1
datab_2[4] => datab_2[4].IN1
datab_2[5] => datab_2[5].IN1
datab_2[6] => datab_2[6].IN1
datab_2[7] => datab_2[7].IN1
datab_2[8] => datab_2[8].IN1
datab_2[9] => datab_2[9].IN1
datab_2[10] => datab_2[10].IN1
datab_2[11] => datab_2[11].IN1
datab_2[12] => datab_2[12].IN1
datab_2[13] => datab_2[13].IN1
datab_2[14] => datab_2[14].IN1
datab_2[15] => datab_2[15].IN1
datab_2[16] => datab_2[16].IN1
clock0 => clock0.IN1
aclr0 => aclr0.IN1


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_vp8c:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_vp8c:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_vp8c:auto_generated.dataa[0]
dataa[1] => altera_mult_add_vp8c:auto_generated.dataa[1]
dataa[2] => altera_mult_add_vp8c:auto_generated.dataa[2]
dataa[3] => altera_mult_add_vp8c:auto_generated.dataa[3]
dataa[4] => altera_mult_add_vp8c:auto_generated.dataa[4]
dataa[5] => altera_mult_add_vp8c:auto_generated.dataa[5]
dataa[6] => altera_mult_add_vp8c:auto_generated.dataa[6]
dataa[7] => altera_mult_add_vp8c:auto_generated.dataa[7]
dataa[8] => altera_mult_add_vp8c:auto_generated.dataa[8]
dataa[9] => altera_mult_add_vp8c:auto_generated.dataa[9]
dataa[10] => altera_mult_add_vp8c:auto_generated.dataa[10]
dataa[11] => altera_mult_add_vp8c:auto_generated.dataa[11]
dataa[12] => altera_mult_add_vp8c:auto_generated.dataa[12]
dataa[13] => altera_mult_add_vp8c:auto_generated.dataa[13]
dataa[14] => altera_mult_add_vp8c:auto_generated.dataa[14]
dataa[15] => altera_mult_add_vp8c:auto_generated.dataa[15]
dataa[16] => altera_mult_add_vp8c:auto_generated.dataa[16]
dataa[17] => altera_mult_add_vp8c:auto_generated.dataa[17]
dataa[18] => altera_mult_add_vp8c:auto_generated.dataa[18]
dataa[19] => altera_mult_add_vp8c:auto_generated.dataa[19]
dataa[20] => altera_mult_add_vp8c:auto_generated.dataa[20]
dataa[21] => altera_mult_add_vp8c:auto_generated.dataa[21]
dataa[22] => altera_mult_add_vp8c:auto_generated.dataa[22]
dataa[23] => altera_mult_add_vp8c:auto_generated.dataa[23]
datab[0] => altera_mult_add_vp8c:auto_generated.datab[0]
datab[1] => altera_mult_add_vp8c:auto_generated.datab[1]
datab[2] => altera_mult_add_vp8c:auto_generated.datab[2]
datab[3] => altera_mult_add_vp8c:auto_generated.datab[3]
datab[4] => altera_mult_add_vp8c:auto_generated.datab[4]
datab[5] => altera_mult_add_vp8c:auto_generated.datab[5]
datab[6] => altera_mult_add_vp8c:auto_generated.datab[6]
datab[7] => altera_mult_add_vp8c:auto_generated.datab[7]
datab[8] => altera_mult_add_vp8c:auto_generated.datab[8]
datab[9] => altera_mult_add_vp8c:auto_generated.datab[9]
datab[10] => altera_mult_add_vp8c:auto_generated.datab[10]
datab[11] => altera_mult_add_vp8c:auto_generated.datab[11]
datab[12] => altera_mult_add_vp8c:auto_generated.datab[12]
datab[13] => altera_mult_add_vp8c:auto_generated.datab[13]
datab[14] => altera_mult_add_vp8c:auto_generated.datab[14]
datab[15] => altera_mult_add_vp8c:auto_generated.datab[15]
datab[16] => altera_mult_add_vp8c:auto_generated.datab[16]
datab[17] => altera_mult_add_vp8c:auto_generated.datab[17]
datab[18] => altera_mult_add_vp8c:auto_generated.datab[18]
datab[19] => altera_mult_add_vp8c:auto_generated.datab[19]
datab[20] => altera_mult_add_vp8c:auto_generated.datab[20]
datab[21] => altera_mult_add_vp8c:auto_generated.datab[21]
datab[22] => altera_mult_add_vp8c:auto_generated.datab[22]
datab[23] => altera_mult_add_vp8c:auto_generated.datab[23]
datab[24] => altera_mult_add_vp8c:auto_generated.datab[24]
datab[25] => altera_mult_add_vp8c:auto_generated.datab[25]
datab[26] => altera_mult_add_vp8c:auto_generated.datab[26]
datab[27] => altera_mult_add_vp8c:auto_generated.datab[27]
datab[28] => altera_mult_add_vp8c:auto_generated.datab[28]
datab[29] => altera_mult_add_vp8c:auto_generated.datab[29]
datab[30] => altera_mult_add_vp8c:auto_generated.datab[30]
datab[31] => altera_mult_add_vp8c:auto_generated.datab[31]
datab[32] => altera_mult_add_vp8c:auto_generated.datab[32]
datab[33] => altera_mult_add_vp8c:auto_generated.datab[33]
datab[34] => altera_mult_add_vp8c:auto_generated.datab[34]
datab[35] => altera_mult_add_vp8c:auto_generated.datab[35]
datab[36] => altera_mult_add_vp8c:auto_generated.datab[36]
datab[37] => altera_mult_add_vp8c:auto_generated.datab[37]
datab[38] => altera_mult_add_vp8c:auto_generated.datab[38]
datab[39] => altera_mult_add_vp8c:auto_generated.datab[39]
datab[40] => altera_mult_add_vp8c:auto_generated.datab[40]
datab[41] => altera_mult_add_vp8c:auto_generated.datab[41]
datab[42] => altera_mult_add_vp8c:auto_generated.datab[42]
datab[43] => altera_mult_add_vp8c:auto_generated.datab[43]
datab[44] => altera_mult_add_vp8c:auto_generated.datab[44]
datab[45] => altera_mult_add_vp8c:auto_generated.datab[45]
datab[46] => altera_mult_add_vp8c:auto_generated.datab[46]
datab[47] => altera_mult_add_vp8c:auto_generated.datab[47]
datab[48] => altera_mult_add_vp8c:auto_generated.datab[48]
datab[49] => altera_mult_add_vp8c:auto_generated.datab[49]
datab[50] => altera_mult_add_vp8c:auto_generated.datab[50]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_vp8c:auto_generated.result[0]
result[1] <= altera_mult_add_vp8c:auto_generated.result[1]
result[2] <= altera_mult_add_vp8c:auto_generated.result[2]
result[3] <= altera_mult_add_vp8c:auto_generated.result[3]
result[4] <= altera_mult_add_vp8c:auto_generated.result[4]
result[5] <= altera_mult_add_vp8c:auto_generated.result[5]
result[6] <= altera_mult_add_vp8c:auto_generated.result[6]
result[7] <= altera_mult_add_vp8c:auto_generated.result[7]
result[8] <= altera_mult_add_vp8c:auto_generated.result[8]
result[9] <= altera_mult_add_vp8c:auto_generated.result[9]
result[10] <= altera_mult_add_vp8c:auto_generated.result[10]
result[11] <= altera_mult_add_vp8c:auto_generated.result[11]
result[12] <= altera_mult_add_vp8c:auto_generated.result[12]
result[13] <= altera_mult_add_vp8c:auto_generated.result[13]
result[14] <= altera_mult_add_vp8c:auto_generated.result[14]
result[15] <= altera_mult_add_vp8c:auto_generated.result[15]
result[16] <= altera_mult_add_vp8c:auto_generated.result[16]
result[17] <= altera_mult_add_vp8c:auto_generated.result[17]
result[18] <= altera_mult_add_vp8c:auto_generated.result[18]
result[19] <= altera_mult_add_vp8c:auto_generated.result[19]
result[20] <= altera_mult_add_vp8c:auto_generated.result[20]
result[21] <= altera_mult_add_vp8c:auto_generated.result[21]
result[22] <= altera_mult_add_vp8c:auto_generated.result[22]
result[23] <= altera_mult_add_vp8c:auto_generated.result[23]
result[24] <= altera_mult_add_vp8c:auto_generated.result[24]
result[25] <= altera_mult_add_vp8c:auto_generated.result[25]
result[26] <= altera_mult_add_vp8c:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
datab[32] => datab[32].IN1
datab[33] => datab[33].IN1
datab[34] => datab[34].IN1
datab[35] => datab[35].IN1
datab[36] => datab[36].IN1
datab[37] => datab[37].IN1
datab[38] => datab[38].IN1
datab[39] => datab[39].IN1
datab[40] => datab[40].IN1
datab[41] => datab[41].IN1
datab[42] => datab[42].IN1
datab[43] => datab[43].IN1
datab[44] => datab[44].IN1
datab[45] => datab[45].IN1
datab[46] => datab[46].IN1
datab[47] => datab[47].IN1
datab[48] => datab[48].IN1
datab[49] => datab[49].IN1
datab[50] => datab[50].IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datab[26] => datab_split_input[26].IN1
datab[27] => datab_split_input[27].IN1
datab[28] => datab_split_input[28].IN1
datab[29] => datab_split_input[29].IN1
datab[30] => datab_split_input[30].IN1
datab[31] => datab_split_input[31].IN1
datab[32] => datab_split_input[32].IN1
datab[33] => datab_split_input[33].IN1
datab[34] => datab_split_input[34].IN1
datab[35] => datab_split_input[35].IN1
datab[36] => datab_split_input[36].IN1
datab[37] => datab_split_input[37].IN1
datab[38] => datab_split_input[38].IN1
datab[39] => datab_split_input[39].IN1
datab[40] => datab_split_input[40].IN1
datab[41] => datab_split_input[41].IN1
datab[42] => datab_split_input[42].IN1
datab[43] => datab_split_input[43].IN1
datab[44] => datab_split_input[44].IN1
datab[45] => datab_split_input[45].IN1
datab[46] => datab_split_input[46].IN1
datab[47] => datab_split_input[47].IN1
datab[48] => datab_split_input[48].IN1
datab[49] => datab_split_input[49].IN1
datab[50] => datab_split_input[50].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
datac[44] => datac_split_input[44].IN1
datac[45] => datac_split_input[45].IN1
datac[46] => datac_split_input[46].IN1
datac[47] => datac_split_input[47].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_1[0].IN1
data_in[9] => data_split_1[1].IN1
data_in[10] => data_split_1[2].IN1
data_in[11] => data_split_1[3].IN1
data_in[12] => data_split_1[4].IN1
data_in[13] => data_split_1[5].IN1
data_in[14] => data_split_1[6].IN1
data_in[15] => data_split_1[7].IN1
data_in[16] => data_split_2[0].IN1
data_in[17] => data_split_2[1].IN1
data_in[18] => data_split_2[2].IN1
data_in[19] => data_split_2[3].IN1
data_in[20] => data_split_2[4].IN1
data_in[21] => data_split_2[5].IN1
data_in[22] => data_split_2[6].IN1
data_in[23] => data_split_2[7].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_1[0].IN1
data_in[18] => data_split_1[1].IN1
data_in[19] => data_split_1[2].IN1
data_in[20] => data_split_1[3].IN1
data_in[21] => data_split_1[4].IN1
data_in[22] => data_split_1[5].IN1
data_in[23] => data_split_1[6].IN1
data_in[24] => data_split_1[7].IN1
data_in[25] => data_split_1[8].IN1
data_in[26] => data_split_1[9].IN1
data_in[27] => data_split_1[10].IN1
data_in[28] => data_split_1[11].IN1
data_in[29] => data_split_1[12].IN1
data_in[30] => data_split_1[13].IN1
data_in[31] => data_split_1[14].IN1
data_in[32] => data_split_1[15].IN1
data_in[33] => data_split_1[16].IN1
data_in[34] => data_split_2[0].IN1
data_in[35] => data_split_2[1].IN1
data_in[36] => data_split_2[2].IN1
data_in[37] => data_split_2[3].IN1
data_in[38] => data_split_2[4].IN1
data_in[39] => data_split_2[5].IN1
data_in[40] => data_split_2[6].IN1
data_in[41] => data_split_2[7].IN1
data_in[42] => data_split_2[8].IN1
data_in[43] => data_split_2[9].IN1
data_in[44] => data_split_2[10].IN1
data_in[45] => data_split_2[11].IN1
data_in[46] => data_split_2[12].IN1
data_in[47] => data_split_2[13].IN1
data_in[48] => data_split_2[14].IN1
data_in[49] => data_split_2[15].IN1
data_in[50] => data_split_2[16].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_1[0].IN1
data_in[17] => data_split_1[1].IN1
data_in[18] => data_split_1[2].IN1
data_in[19] => data_split_1[3].IN1
data_in[20] => data_split_1[4].IN1
data_in[21] => data_split_1[5].IN1
data_in[22] => data_split_1[6].IN1
data_in[23] => data_split_1[7].IN1
data_in[24] => data_split_1[8].IN1
data_in[25] => data_split_1[9].IN1
data_in[26] => data_split_1[10].IN1
data_in[27] => data_split_1[11].IN1
data_in[28] => data_split_1[12].IN1
data_in[29] => data_split_1[13].IN1
data_in[30] => data_split_1[14].IN1
data_in[31] => data_split_1[15].IN1
data_in[32] => data_split_2[0].IN1
data_in[33] => data_split_2[1].IN1
data_in[34] => data_split_2[2].IN1
data_in[35] => data_split_2[3].IN1
data_in[36] => data_split_2[4].IN1
data_in[37] => data_split_2[5].IN1
data_in[38] => data_split_2[6].IN1
data_in[39] => data_split_2[7].IN1
data_in[40] => data_split_2[8].IN1
data_in[41] => data_split_2[9].IN1
data_in[42] => data_split_2[10].IN1
data_in[43] => data_split_2[11].IN1
data_in[44] => data_split_2[12].IN1
data_in[45] => data_split_2[13].IN1
data_in[46] => data_split_2[14].IN1
data_in[47] => data_split_2[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_0[16] => preadder_input_b0[16].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_1[16] => preadder_input_b1[16].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_2[16] => preadder_input_b2[16].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datab_in_3[16] => preadder_input_b3[16].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[16] <= preadder_input_b0[16].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[16] <= preadder_input_b1[16].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[16] <= preadder_input_b2[16].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[16] <= preadder_input_b3[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b0[16] => data_in_b0[16].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b1[16] => data_in_b1[16].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b2[16] => data_in_b2[16].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_in_b3[16] => data_in_b3[16].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2
result[0] <= altera_mult_add:mac_3_inst.result
result[1] <= altera_mult_add:mac_3_inst.result
result[2] <= altera_mult_add:mac_3_inst.result
result[3] <= altera_mult_add:mac_3_inst.result
result[4] <= altera_mult_add:mac_3_inst.result
result[5] <= altera_mult_add:mac_3_inst.result
result[6] <= altera_mult_add:mac_3_inst.result
result[7] <= altera_mult_add:mac_3_inst.result
result[8] <= altera_mult_add:mac_3_inst.result
result[9] <= altera_mult_add:mac_3_inst.result
result[10] <= altera_mult_add:mac_3_inst.result
result[11] <= altera_mult_add:mac_3_inst.result
result[12] <= altera_mult_add:mac_3_inst.result
result[13] <= altera_mult_add:mac_3_inst.result
result[14] <= altera_mult_add:mac_3_inst.result
result[15] <= altera_mult_add:mac_3_inst.result
result[16] <= altera_mult_add:mac_3_inst.result
result[17] <= altera_mult_add:mac_3_inst.result
result[18] <= altera_mult_add:mac_3_inst.result
result[19] <= altera_mult_add:mac_3_inst.result
result[20] <= altera_mult_add:mac_3_inst.result
result[21] <= altera_mult_add:mac_3_inst.result
result[22] <= altera_mult_add:mac_3_inst.result
result[23] <= altera_mult_add:mac_3_inst.result
result[24] <= altera_mult_add:mac_3_inst.result
result[25] <= altera_mult_add:mac_3_inst.result
result[26] <= altera_mult_add:mac_3_inst.result
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_2[0] => dataa_2[0].IN1
dataa_2[1] => dataa_2[1].IN1
dataa_2[2] => dataa_2[2].IN1
dataa_2[3] => dataa_2[3].IN1
dataa_2[4] => dataa_2[4].IN1
dataa_2[5] => dataa_2[5].IN1
dataa_2[6] => dataa_2[6].IN1
dataa_2[7] => dataa_2[7].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_0[14] => datab_0[14].IN1
datab_0[15] => datab_0[15].IN1
datab_0[16] => datab_0[16].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
datab_1[14] => datab_1[14].IN1
datab_1[15] => datab_1[15].IN1
datab_1[16] => datab_1[16].IN1
datab_2[0] => datab_2[0].IN1
datab_2[1] => datab_2[1].IN1
datab_2[2] => datab_2[2].IN1
datab_2[3] => datab_2[3].IN1
datab_2[4] => datab_2[4].IN1
datab_2[5] => datab_2[5].IN1
datab_2[6] => datab_2[6].IN1
datab_2[7] => datab_2[7].IN1
datab_2[8] => datab_2[8].IN1
datab_2[9] => datab_2[9].IN1
datab_2[10] => datab_2[10].IN1
datab_2[11] => datab_2[11].IN1
datab_2[12] => datab_2[12].IN1
datab_2[13] => datab_2[13].IN1
datab_2[14] => datab_2[14].IN1
datab_2[15] => datab_2[15].IN1
datab_2[16] => datab_2[16].IN1
clock0 => clock0.IN1
aclr0 => aclr0.IN1


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_vp8c:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_vp8c:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_vp8c:auto_generated.dataa[0]
dataa[1] => altera_mult_add_vp8c:auto_generated.dataa[1]
dataa[2] => altera_mult_add_vp8c:auto_generated.dataa[2]
dataa[3] => altera_mult_add_vp8c:auto_generated.dataa[3]
dataa[4] => altera_mult_add_vp8c:auto_generated.dataa[4]
dataa[5] => altera_mult_add_vp8c:auto_generated.dataa[5]
dataa[6] => altera_mult_add_vp8c:auto_generated.dataa[6]
dataa[7] => altera_mult_add_vp8c:auto_generated.dataa[7]
dataa[8] => altera_mult_add_vp8c:auto_generated.dataa[8]
dataa[9] => altera_mult_add_vp8c:auto_generated.dataa[9]
dataa[10] => altera_mult_add_vp8c:auto_generated.dataa[10]
dataa[11] => altera_mult_add_vp8c:auto_generated.dataa[11]
dataa[12] => altera_mult_add_vp8c:auto_generated.dataa[12]
dataa[13] => altera_mult_add_vp8c:auto_generated.dataa[13]
dataa[14] => altera_mult_add_vp8c:auto_generated.dataa[14]
dataa[15] => altera_mult_add_vp8c:auto_generated.dataa[15]
dataa[16] => altera_mult_add_vp8c:auto_generated.dataa[16]
dataa[17] => altera_mult_add_vp8c:auto_generated.dataa[17]
dataa[18] => altera_mult_add_vp8c:auto_generated.dataa[18]
dataa[19] => altera_mult_add_vp8c:auto_generated.dataa[19]
dataa[20] => altera_mult_add_vp8c:auto_generated.dataa[20]
dataa[21] => altera_mult_add_vp8c:auto_generated.dataa[21]
dataa[22] => altera_mult_add_vp8c:auto_generated.dataa[22]
dataa[23] => altera_mult_add_vp8c:auto_generated.dataa[23]
datab[0] => altera_mult_add_vp8c:auto_generated.datab[0]
datab[1] => altera_mult_add_vp8c:auto_generated.datab[1]
datab[2] => altera_mult_add_vp8c:auto_generated.datab[2]
datab[3] => altera_mult_add_vp8c:auto_generated.datab[3]
datab[4] => altera_mult_add_vp8c:auto_generated.datab[4]
datab[5] => altera_mult_add_vp8c:auto_generated.datab[5]
datab[6] => altera_mult_add_vp8c:auto_generated.datab[6]
datab[7] => altera_mult_add_vp8c:auto_generated.datab[7]
datab[8] => altera_mult_add_vp8c:auto_generated.datab[8]
datab[9] => altera_mult_add_vp8c:auto_generated.datab[9]
datab[10] => altera_mult_add_vp8c:auto_generated.datab[10]
datab[11] => altera_mult_add_vp8c:auto_generated.datab[11]
datab[12] => altera_mult_add_vp8c:auto_generated.datab[12]
datab[13] => altera_mult_add_vp8c:auto_generated.datab[13]
datab[14] => altera_mult_add_vp8c:auto_generated.datab[14]
datab[15] => altera_mult_add_vp8c:auto_generated.datab[15]
datab[16] => altera_mult_add_vp8c:auto_generated.datab[16]
datab[17] => altera_mult_add_vp8c:auto_generated.datab[17]
datab[18] => altera_mult_add_vp8c:auto_generated.datab[18]
datab[19] => altera_mult_add_vp8c:auto_generated.datab[19]
datab[20] => altera_mult_add_vp8c:auto_generated.datab[20]
datab[21] => altera_mult_add_vp8c:auto_generated.datab[21]
datab[22] => altera_mult_add_vp8c:auto_generated.datab[22]
datab[23] => altera_mult_add_vp8c:auto_generated.datab[23]
datab[24] => altera_mult_add_vp8c:auto_generated.datab[24]
datab[25] => altera_mult_add_vp8c:auto_generated.datab[25]
datab[26] => altera_mult_add_vp8c:auto_generated.datab[26]
datab[27] => altera_mult_add_vp8c:auto_generated.datab[27]
datab[28] => altera_mult_add_vp8c:auto_generated.datab[28]
datab[29] => altera_mult_add_vp8c:auto_generated.datab[29]
datab[30] => altera_mult_add_vp8c:auto_generated.datab[30]
datab[31] => altera_mult_add_vp8c:auto_generated.datab[31]
datab[32] => altera_mult_add_vp8c:auto_generated.datab[32]
datab[33] => altera_mult_add_vp8c:auto_generated.datab[33]
datab[34] => altera_mult_add_vp8c:auto_generated.datab[34]
datab[35] => altera_mult_add_vp8c:auto_generated.datab[35]
datab[36] => altera_mult_add_vp8c:auto_generated.datab[36]
datab[37] => altera_mult_add_vp8c:auto_generated.datab[37]
datab[38] => altera_mult_add_vp8c:auto_generated.datab[38]
datab[39] => altera_mult_add_vp8c:auto_generated.datab[39]
datab[40] => altera_mult_add_vp8c:auto_generated.datab[40]
datab[41] => altera_mult_add_vp8c:auto_generated.datab[41]
datab[42] => altera_mult_add_vp8c:auto_generated.datab[42]
datab[43] => altera_mult_add_vp8c:auto_generated.datab[43]
datab[44] => altera_mult_add_vp8c:auto_generated.datab[44]
datab[45] => altera_mult_add_vp8c:auto_generated.datab[45]
datab[46] => altera_mult_add_vp8c:auto_generated.datab[46]
datab[47] => altera_mult_add_vp8c:auto_generated.datab[47]
datab[48] => altera_mult_add_vp8c:auto_generated.datab[48]
datab[49] => altera_mult_add_vp8c:auto_generated.datab[49]
datab[50] => altera_mult_add_vp8c:auto_generated.datab[50]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_vp8c:auto_generated.result[0]
result[1] <= altera_mult_add_vp8c:auto_generated.result[1]
result[2] <= altera_mult_add_vp8c:auto_generated.result[2]
result[3] <= altera_mult_add_vp8c:auto_generated.result[3]
result[4] <= altera_mult_add_vp8c:auto_generated.result[4]
result[5] <= altera_mult_add_vp8c:auto_generated.result[5]
result[6] <= altera_mult_add_vp8c:auto_generated.result[6]
result[7] <= altera_mult_add_vp8c:auto_generated.result[7]
result[8] <= altera_mult_add_vp8c:auto_generated.result[8]
result[9] <= altera_mult_add_vp8c:auto_generated.result[9]
result[10] <= altera_mult_add_vp8c:auto_generated.result[10]
result[11] <= altera_mult_add_vp8c:auto_generated.result[11]
result[12] <= altera_mult_add_vp8c:auto_generated.result[12]
result[13] <= altera_mult_add_vp8c:auto_generated.result[13]
result[14] <= altera_mult_add_vp8c:auto_generated.result[14]
result[15] <= altera_mult_add_vp8c:auto_generated.result[15]
result[16] <= altera_mult_add_vp8c:auto_generated.result[16]
result[17] <= altera_mult_add_vp8c:auto_generated.result[17]
result[18] <= altera_mult_add_vp8c:auto_generated.result[18]
result[19] <= altera_mult_add_vp8c:auto_generated.result[19]
result[20] <= altera_mult_add_vp8c:auto_generated.result[20]
result[21] <= altera_mult_add_vp8c:auto_generated.result[21]
result[22] <= altera_mult_add_vp8c:auto_generated.result[22]
result[23] <= altera_mult_add_vp8c:auto_generated.result[23]
result[24] <= altera_mult_add_vp8c:auto_generated.result[24]
result[25] <= altera_mult_add_vp8c:auto_generated.result[25]
result[26] <= altera_mult_add_vp8c:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
datab[32] => datab[32].IN1
datab[33] => datab[33].IN1
datab[34] => datab[34].IN1
datab[35] => datab[35].IN1
datab[36] => datab[36].IN1
datab[37] => datab[37].IN1
datab[38] => datab[38].IN1
datab[39] => datab[39].IN1
datab[40] => datab[40].IN1
datab[41] => datab[41].IN1
datab[42] => datab[42].IN1
datab[43] => datab[43].IN1
datab[44] => datab[44].IN1
datab[45] => datab[45].IN1
datab[46] => datab[46].IN1
datab[47] => datab[47].IN1
datab[48] => datab[48].IN1
datab[49] => datab[49].IN1
datab[50] => datab[50].IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datab[26] => datab_split_input[26].IN1
datab[27] => datab_split_input[27].IN1
datab[28] => datab_split_input[28].IN1
datab[29] => datab_split_input[29].IN1
datab[30] => datab_split_input[30].IN1
datab[31] => datab_split_input[31].IN1
datab[32] => datab_split_input[32].IN1
datab[33] => datab_split_input[33].IN1
datab[34] => datab_split_input[34].IN1
datab[35] => datab_split_input[35].IN1
datab[36] => datab_split_input[36].IN1
datab[37] => datab_split_input[37].IN1
datab[38] => datab_split_input[38].IN1
datab[39] => datab_split_input[39].IN1
datab[40] => datab_split_input[40].IN1
datab[41] => datab_split_input[41].IN1
datab[42] => datab_split_input[42].IN1
datab[43] => datab_split_input[43].IN1
datab[44] => datab_split_input[44].IN1
datab[45] => datab_split_input[45].IN1
datab[46] => datab_split_input[46].IN1
datab[47] => datab_split_input[47].IN1
datab[48] => datab_split_input[48].IN1
datab[49] => datab_split_input[49].IN1
datab[50] => datab_split_input[50].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
datac[44] => datac_split_input[44].IN1
datac[45] => datac_split_input[45].IN1
datac[46] => datac_split_input[46].IN1
datac[47] => datac_split_input[47].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_1[0].IN1
data_in[9] => data_split_1[1].IN1
data_in[10] => data_split_1[2].IN1
data_in[11] => data_split_1[3].IN1
data_in[12] => data_split_1[4].IN1
data_in[13] => data_split_1[5].IN1
data_in[14] => data_split_1[6].IN1
data_in[15] => data_split_1[7].IN1
data_in[16] => data_split_2[0].IN1
data_in[17] => data_split_2[1].IN1
data_in[18] => data_split_2[2].IN1
data_in[19] => data_split_2[3].IN1
data_in[20] => data_split_2[4].IN1
data_in[21] => data_split_2[5].IN1
data_in[22] => data_split_2[6].IN1
data_in[23] => data_split_2[7].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_1[0].IN1
data_in[18] => data_split_1[1].IN1
data_in[19] => data_split_1[2].IN1
data_in[20] => data_split_1[3].IN1
data_in[21] => data_split_1[4].IN1
data_in[22] => data_split_1[5].IN1
data_in[23] => data_split_1[6].IN1
data_in[24] => data_split_1[7].IN1
data_in[25] => data_split_1[8].IN1
data_in[26] => data_split_1[9].IN1
data_in[27] => data_split_1[10].IN1
data_in[28] => data_split_1[11].IN1
data_in[29] => data_split_1[12].IN1
data_in[30] => data_split_1[13].IN1
data_in[31] => data_split_1[14].IN1
data_in[32] => data_split_1[15].IN1
data_in[33] => data_split_1[16].IN1
data_in[34] => data_split_2[0].IN1
data_in[35] => data_split_2[1].IN1
data_in[36] => data_split_2[2].IN1
data_in[37] => data_split_2[3].IN1
data_in[38] => data_split_2[4].IN1
data_in[39] => data_split_2[5].IN1
data_in[40] => data_split_2[6].IN1
data_in[41] => data_split_2[7].IN1
data_in[42] => data_split_2[8].IN1
data_in[43] => data_split_2[9].IN1
data_in[44] => data_split_2[10].IN1
data_in[45] => data_split_2[11].IN1
data_in[46] => data_split_2[12].IN1
data_in[47] => data_split_2[13].IN1
data_in[48] => data_split_2[14].IN1
data_in[49] => data_split_2[15].IN1
data_in[50] => data_split_2[16].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_1[0].IN1
data_in[17] => data_split_1[1].IN1
data_in[18] => data_split_1[2].IN1
data_in[19] => data_split_1[3].IN1
data_in[20] => data_split_1[4].IN1
data_in[21] => data_split_1[5].IN1
data_in[22] => data_split_1[6].IN1
data_in[23] => data_split_1[7].IN1
data_in[24] => data_split_1[8].IN1
data_in[25] => data_split_1[9].IN1
data_in[26] => data_split_1[10].IN1
data_in[27] => data_split_1[11].IN1
data_in[28] => data_split_1[12].IN1
data_in[29] => data_split_1[13].IN1
data_in[30] => data_split_1[14].IN1
data_in[31] => data_split_1[15].IN1
data_in[32] => data_split_2[0].IN1
data_in[33] => data_split_2[1].IN1
data_in[34] => data_split_2[2].IN1
data_in[35] => data_split_2[3].IN1
data_in[36] => data_split_2[4].IN1
data_in[37] => data_split_2[5].IN1
data_in[38] => data_split_2[6].IN1
data_in[39] => data_split_2[7].IN1
data_in[40] => data_split_2[8].IN1
data_in[41] => data_split_2[9].IN1
data_in[42] => data_split_2[10].IN1
data_in[43] => data_split_2[11].IN1
data_in[44] => data_split_2[12].IN1
data_in[45] => data_split_2[13].IN1
data_in[46] => data_split_2[14].IN1
data_in[47] => data_split_2[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_0[16] => preadder_input_b0[16].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_1[16] => preadder_input_b1[16].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_2[16] => preadder_input_b2[16].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datab_in_3[16] => preadder_input_b3[16].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[16] <= preadder_input_b0[16].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[16] <= preadder_input_b1[16].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[16] <= preadder_input_b2[16].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[16] <= preadder_input_b3[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b0[16] => data_in_b0[16].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b1[16] => data_in_b1[16].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b2[16] => data_in_b2[16].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_in_b3[16] => data_in_b3[16].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|VGA_Ctrl:u9
iRed[0] => oVGA_R[0].DATAIN
iRed[1] => oVGA_R[1].DATAIN
iRed[2] => oVGA_R[2].DATAIN
iRed[3] => oVGA_R[3].DATAIN
iRed[4] => oVGA_R[4].DATAIN
iRed[5] => oVGA_R[5].DATAIN
iRed[6] => oVGA_R[6].DATAIN
iRed[7] => oVGA_R[7].DATAIN
iRed[8] => oVGA_R[8].DATAIN
iRed[9] => oVGA_R[9].DATAIN
iGreen[0] => oVGA_G[0].DATAIN
iGreen[1] => oVGA_G[1].DATAIN
iGreen[2] => oVGA_G[2].DATAIN
iGreen[3] => oVGA_G[3].DATAIN
iGreen[4] => oVGA_G[4].DATAIN
iGreen[5] => oVGA_G[5].DATAIN
iGreen[6] => oVGA_G[6].DATAIN
iGreen[7] => oVGA_G[7].DATAIN
iGreen[8] => oVGA_G[8].DATAIN
iGreen[9] => oVGA_G[9].DATAIN
iBlue[0] => oVGA_B[0].DATAIN
iBlue[1] => oVGA_B[1].DATAIN
iBlue[2] => oVGA_B[2].DATAIN
iBlue[3] => oVGA_B[3].DATAIN
iBlue[4] => oVGA_B[4].DATAIN
iBlue[5] => oVGA_B[5].DATAIN
iBlue[6] => oVGA_B[6].DATAIN
iBlue[7] => oVGA_B[7].DATAIN
iBlue[8] => oVGA_B[8].DATAIN
iBlue[9] => oVGA_B[9].DATAIN
oCurrent_X[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= iRed[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= iRed[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= iRed[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= iRed[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= iRed[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= iRed[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= iRed[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= iRed[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= iRed[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= iRed[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= iGreen[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= iGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= iGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= iGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= iGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= iGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= iGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= iGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= iGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= iGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= iBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= iBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= iBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= iBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= iBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= iBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= iBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= iBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= iBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= iBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_HS~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_HS~reg0.PRESET
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR


|DE1_SoC_TV|hex_decoder:h0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|hex_decoder:h1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|hex_decoder:h2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|hex_decoder:h3
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|hex_decoder:h4
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|hex_decoder:h5
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|DE1_SoC_TV|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|DE1_SoC_TV|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|DE1_SoC_TV|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_SoC_TV|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|DE1_SoC_TV|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1
y_g[0] => y_g[0].IN2
y_g[1] => y_g[1].IN2
y_g[2] => y_g[2].IN2
y_g[3] => y_g[3].IN2
y_g[4] => y_g[4].IN2
y_g[5] => y_g[5].IN2
y_g[6] => y_g[6].IN2
y_r[0] => y_r[0].IN2
y_r[1] => y_r[1].IN2
y_r[2] => y_r[2].IN2
y_r[3] => y_r[3].IN2
y_r[4] => y_r[4].IN2
y_r[5] => y_r[5].IN2
y_r[6] => y_r[6].IN2
valid => valid.IN2
startGame => startGame.IN2
clock => clock.IN3
reset => reset.IN3
xOut[0] <= rectangleTop:rctTop.xOut
xOut[1] <= rectangleTop:rctTop.xOut
xOut[2] <= rectangleTop:rctTop.xOut
xOut[3] <= rectangleTop:rctTop.xOut
xOut[4] <= rectangleTop:rctTop.xOut
xOut[5] <= rectangleTop:rctTop.xOut
xOut[6] <= rectangleTop:rctTop.xOut
xOut[7] <= rectangleTop:rctTop.xOut
yOut[0] <= rectangleTop:rctTop.yOut
yOut[1] <= rectangleTop:rctTop.yOut
yOut[2] <= rectangleTop:rctTop.yOut
yOut[3] <= rectangleTop:rctTop.yOut
yOut[4] <= rectangleTop:rctTop.yOut
yOut[5] <= rectangleTop:rctTop.yOut
yOut[6] <= rectangleTop:rctTop.yOut
plotEnable <= rectangleTop:rctTop.plotEnable
colorOut[0] <= rectangleTop:rctTop.colorOut
colorOut[1] <= rectangleTop:rctTop.colorOut
colorOut[2] <= rectangleTop:rctTop.colorOut
validOut <= valid.DB_MAX_OUTPUT_PORT_TYPE
doneOut <= done.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop
y_g[0] => y_g[0].IN1
y_g[1] => y_g[1].IN1
y_g[2] => y_g[2].IN1
y_g[3] => y_g[3].IN1
y_g[4] => y_g[4].IN1
y_g[5] => y_g[5].IN1
y_g[6] => y_g[6].IN1
y_r[0] => y_r[0].IN1
y_r[1] => y_r[1].IN1
y_r[2] => y_r[2].IN1
y_r[3] => y_r[3].IN1
y_r[4] => y_r[4].IN1
y_r[5] => y_r[5].IN1
y_r[6] => y_r[6].IN1
x_ball[0] => x_ball[0].IN1
x_ball[1] => x_ball[1].IN1
x_ball[2] => x_ball[2].IN1
x_ball[3] => x_ball[3].IN1
x_ball[4] => x_ball[4].IN1
x_ball[5] => x_ball[5].IN1
x_ball[6] => x_ball[6].IN1
x_ball[7] => x_ball[7].IN1
y_ball[0] => y_ball[0].IN1
y_ball[1] => y_ball[1].IN1
y_ball[2] => y_ball[2].IN1
y_ball[3] => y_ball[3].IN1
y_ball[4] => y_ball[4].IN1
y_ball[5] => y_ball[5].IN1
y_ball[6] => y_ball[6].IN1
valid => valid.IN2
done => done.IN1
startGame => startGame.IN1
clock => clock.IN2
reset => reset.IN2
state[0] <= drawCtrl_Ctrl:cp.currentState
state[1] <= drawCtrl_Ctrl:cp.currentState
state[2] <= drawCtrl_Ctrl:cp.currentState
state[3] <= drawCtrl_Ctrl:cp.currentState
state[4] <= drawCtrl_Ctrl:cp.currentState
state[5] <= drawCtrl_Ctrl:cp.currentState
go <= drawCtrl_dataPath:dp.goOut
RGB[0] <= drawCtrl_dataPath:dp.RGB
RGB[1] <= drawCtrl_dataPath:dp.RGB
RGB[2] <= drawCtrl_dataPath:dp.RGB
x0Out[0] <= drawCtrl_dataPath:dp.x0Out
x0Out[1] <= drawCtrl_dataPath:dp.x0Out
x0Out[2] <= drawCtrl_dataPath:dp.x0Out
x0Out[3] <= drawCtrl_dataPath:dp.x0Out
x0Out[4] <= drawCtrl_dataPath:dp.x0Out
x0Out[5] <= drawCtrl_dataPath:dp.x0Out
x0Out[6] <= drawCtrl_dataPath:dp.x0Out
x0Out[7] <= drawCtrl_dataPath:dp.x0Out
y0Out[0] <= drawCtrl_dataPath:dp.y0Out
y0Out[1] <= drawCtrl_dataPath:dp.y0Out
y0Out[2] <= drawCtrl_dataPath:dp.y0Out
y0Out[3] <= drawCtrl_dataPath:dp.y0Out
y0Out[4] <= drawCtrl_dataPath:dp.y0Out
y0Out[5] <= drawCtrl_dataPath:dp.y0Out
y0Out[6] <= drawCtrl_dataPath:dp.y0Out
width[0] <= drawCtrl_dataPath:dp.width
width[1] <= drawCtrl_dataPath:dp.width
width[2] <= drawCtrl_dataPath:dp.width
width[3] <= drawCtrl_dataPath:dp.width
width[4] <= drawCtrl_dataPath:dp.width
width[5] <= drawCtrl_dataPath:dp.width
width[6] <= drawCtrl_dataPath:dp.width
width[7] <= drawCtrl_dataPath:dp.width
height[0] <= drawCtrl_dataPath:dp.height
height[1] <= drawCtrl_dataPath:dp.height
height[2] <= drawCtrl_dataPath:dp.height
height[3] <= drawCtrl_dataPath:dp.height
height[4] <= drawCtrl_dataPath:dp.height
height[5] <= drawCtrl_dataPath:dp.height
height[6] <= drawCtrl_dataPath:dp.height


|DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_Ctrl:cp
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
clock => go~reg0.CLK
clock => ball_en~reg0.CLK
clock => red_en~reg0.CLK
clock => green_en~reg0.CLK
clock => black_en~reg0.CLK
clock => init_en~reg0.CLK
clock => currentState[0]~reg0.CLK
clock => currentState[1]~reg0.CLK
clock => currentState[2]~reg0.CLK
clock => currentState[3]~reg0.CLK
clock => currentState[4]~reg0.CLK
clock => currentState[5]~reg0.CLK
valid => Mux4.IN47
valid => Mux4.IN48
valid => Mux3.IN57
startGame => Mux1.IN62
startGame => Mux2.IN60
startGame => Mux3.IN56
startGame => Mux4.IN46
done => Mux4.IN49
done => Mux4.IN50
done => Mux4.IN51
done => Mux3.IN61
done => Mux4.IN52
done => Mux4.IN53
done => Mux4.IN54
done => Mux4.IN55
done => Mux4.IN56
done => Mux3.IN62
done => Mux4.IN57
done => Mux4.IN58
done => Mux4.IN59
done => Mux4.IN60
done => Mux1.IN63
done => Mux2.IN63
done => Mux3.IN63
done => Mux4.IN61
done => Mux4.IN62
done => Mux0.IN63
done => Mux4.IN63
done => Mux0.IN62
done => Mux1.IN61
done => Mux2.IN61
done => Mux2.IN62
done => Mux3.IN58
done => Mux3.IN59
done => Mux3.IN60
init_en <= init_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
black_en <= black_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_en <= red_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_en <= green_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_en <= ball_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[2] <= currentState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[3] <= currentState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[4] <= currentState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[5] <= currentState[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go <= go~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1|drawCtrlTest:dctrlTop|drawCtrl_dataPath:dp
y_g[0] => y0Out.DATAB
y_g[1] => y0Out.DATAB
y_g[2] => y0Out.DATAB
y_g[3] => y0Out.DATAB
y_g[4] => y0Out.DATAB
y_g[5] => y0Out.DATAB
y_g[6] => y0Out.DATAB
y_r[0] => y0Out.DATAB
y_r[1] => y0Out.DATAB
y_r[2] => y0Out.DATAB
y_r[3] => y0Out.DATAB
y_r[4] => y0Out.DATAB
y_r[5] => y0Out.DATAB
y_r[6] => y0Out.DATAB
x_ball[0] => x0Out.DATAB
x_ball[1] => x0Out.DATAB
x_ball[2] => x0Out.DATAB
x_ball[3] => x0Out.DATAB
x_ball[4] => x0Out.DATAB
x_ball[5] => x0Out.DATAB
x_ball[6] => x0Out.DATAB
x_ball[7] => x0Out.DATAB
y_ball[0] => y0Out.DATAB
y_ball[0] => y0Out.DATAB
y_ball[1] => y0Out.DATAB
y_ball[1] => y0Out.DATAB
y_ball[2] => y0Out.DATAB
y_ball[2] => y0Out.DATAB
y_ball[3] => y0Out.DATAB
y_ball[3] => y0Out.DATAB
y_ball[4] => y0Out.DATAB
y_ball[4] => y0Out.DATAB
y_ball[5] => y0Out.DATAB
y_ball[5] => y0Out.DATAB
y_ball[6] => y0Out.DATAB
y_ball[6] => y0Out.DATAB
valid => ~NO_FANOUT~
init => RGB.OUTPUTSELECT
init => RGB.OUTPUTSELECT
init => RGB.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => RGB.OUTPUTSELECT
init => RGB.OUTPUTSELECT
init => RGB.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => x0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => y0Out.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => width.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
init => height.OUTPUTSELECT
black => RGB.OUTPUTSELECT
black => RGB.OUTPUTSELECT
black => RGB.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => x0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => y0Out.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => width.OUTPUTSELECT
black => height.OUTPUTSELECT
black => height.OUTPUTSELECT
black => height.OUTPUTSELECT
black => height.OUTPUTSELECT
black => height.OUTPUTSELECT
black => height.OUTPUTSELECT
black => height.OUTPUTSELECT
red => RGB.OUTPUTSELECT
red => RGB.OUTPUTSELECT
red => RGB.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => x0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => width.OUTPUTSELECT
red => height.OUTPUTSELECT
red => height.OUTPUTSELECT
red => height.OUTPUTSELECT
red => height.OUTPUTSELECT
red => height.OUTPUTSELECT
red => height.OUTPUTSELECT
red => height.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
red => y0Out.OUTPUTSELECT
green => RGB.OUTPUTSELECT
green => RGB.OUTPUTSELECT
green => RGB.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => x0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => width.OUTPUTSELECT
green => height.OUTPUTSELECT
green => height.OUTPUTSELECT
green => height.OUTPUTSELECT
green => height.OUTPUTSELECT
green => height.OUTPUTSELECT
green => height.OUTPUTSELECT
green => height.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
green => y0Out.OUTPUTSELECT
ball => RGB.OUTPUTSELECT
ball => RGB.OUTPUTSELECT
ball => RGB.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => x0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => width.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => height.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
ball => y0Out.OUTPUTSELECT
reset => RGB.OUTPUTSELECT
reset => RGB.OUTPUTSELECT
reset => RGB.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => x0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => y0Out.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
clock => height[0]~reg0.CLK
clock => height[1]~reg0.CLK
clock => height[2]~reg0.CLK
clock => height[3]~reg0.CLK
clock => height[4]~reg0.CLK
clock => height[5]~reg0.CLK
clock => height[6]~reg0.CLK
clock => width[0]~reg0.CLK
clock => width[1]~reg0.CLK
clock => width[2]~reg0.CLK
clock => width[3]~reg0.CLK
clock => width[4]~reg0.CLK
clock => width[5]~reg0.CLK
clock => width[6]~reg0.CLK
clock => width[7]~reg0.CLK
clock => y0Out[0]~reg0.CLK
clock => y0Out[1]~reg0.CLK
clock => y0Out[2]~reg0.CLK
clock => y0Out[3]~reg0.CLK
clock => y0Out[4]~reg0.CLK
clock => y0Out[5]~reg0.CLK
clock => y0Out[6]~reg0.CLK
clock => x0Out[0]~reg0.CLK
clock => x0Out[1]~reg0.CLK
clock => x0Out[2]~reg0.CLK
clock => x0Out[3]~reg0.CLK
clock => x0Out[4]~reg0.CLK
clock => x0Out[5]~reg0.CLK
clock => x0Out[6]~reg0.CLK
clock => x0Out[7]~reg0.CLK
clock => RGB[0]~reg0.CLK
clock => RGB[1]~reg0.CLK
clock => RGB[2]~reg0.CLK
clock => goOut~reg0.CLK
goIn => goOut~reg0.DATAIN
RGB[0] <= RGB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[0] <= x0Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[1] <= x0Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[2] <= x0Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[3] <= x0Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[4] <= x0Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[5] <= x0Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[6] <= x0Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0Out[7] <= x0Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[0] <= y0Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[1] <= y0Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[2] <= y0Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[3] <= y0Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[4] <= y0Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[5] <= y0Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0Out[6] <= y0Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[0] <= width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[1] <= width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[2] <= width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[3] <= width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[4] <= width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[5] <= width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[6] <= width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
width[7] <= width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[0] <= height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[1] <= height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[2] <= height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[3] <= height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[4] <= height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[5] <= height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[6] <= height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
goOut <= goOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop
x0[0] => x0[0].IN1
x0[1] => x0[1].IN1
x0[2] => x0[2].IN1
x0[3] => x0[3].IN1
x0[4] => x0[4].IN1
x0[5] => x0[5].IN1
x0[6] => x0[6].IN1
x0[7] => x0[7].IN1
y0[0] => y0[0].IN1
y0[1] => y0[1].IN1
y0[2] => y0[2].IN1
y0[3] => y0[3].IN1
y0[4] => y0[4].IN1
y0[5] => y0[5].IN1
y0[6] => y0[6].IN1
width[0] => width[0].IN1
width[1] => width[1].IN1
width[2] => width[2].IN1
width[3] => width[3].IN1
width[4] => width[4].IN1
width[5] => width[5].IN1
width[6] => width[6].IN1
width[7] => width[7].IN1
height[0] => height[0].IN1
height[1] => height[1].IN1
height[2] => height[2].IN1
height[3] => height[3].IN1
height[4] => height[4].IN1
height[5] => height[5].IN1
height[6] => height[6].IN1
RGB[0] => RGB[0].IN1
RGB[1] => RGB[1].IN1
RGB[2] => RGB[2].IN1
clck => clck.IN2
reset => reset.IN2
go => go.IN1
doneOut <= rectangleCtrl:cp.done
xOut[0] <= rectangleData:dp.x
xOut[1] <= rectangleData:dp.x
xOut[2] <= rectangleData:dp.x
xOut[3] <= rectangleData:dp.x
xOut[4] <= rectangleData:dp.x
xOut[5] <= rectangleData:dp.x
xOut[6] <= rectangleData:dp.x
xOut[7] <= rectangleData:dp.x
yOut[0] <= rectangleData:dp.y
yOut[1] <= rectangleData:dp.y
yOut[2] <= rectangleData:dp.y
yOut[3] <= rectangleData:dp.y
yOut[4] <= rectangleData:dp.y
yOut[5] <= rectangleData:dp.y
yOut[6] <= rectangleData:dp.y
plotEnable <= rectangleCtrl:cp.plot
colorOut[0] <= rectangleData:dp.colorOut
colorOut[1] <= rectangleData:dp.colorOut
colorOut[2] <= rectangleData:dp.colorOut


|DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleData:dp
x0[0] => Add0.IN8
x0[0] => Mux7.IN1
x0[0] => x0_r[0].DATAIN
x0[1] => Add0.IN7
x0[1] => Mux6.IN1
x0[1] => x0_r[1].DATAIN
x0[2] => Add0.IN6
x0[2] => Mux5.IN1
x0[2] => x0_r[2].DATAIN
x0[3] => Add0.IN5
x0[3] => Mux4.IN1
x0[3] => x0_r[3].DATAIN
x0[4] => Add0.IN4
x0[4] => Mux3.IN1
x0[4] => x0_r[4].DATAIN
x0[5] => Add0.IN3
x0[5] => Mux2.IN1
x0[5] => x0_r[5].DATAIN
x0[6] => Add0.IN2
x0[6] => Mux1.IN1
x0[6] => x0_r[6].DATAIN
x0[7] => Add0.IN1
x0[7] => Mux0.IN1
x0[7] => x0_r[7].DATAIN
y0[0] => Add2.IN7
y0[0] => y.DATAA
y0[1] => Add2.IN6
y0[1] => y.DATAA
y0[2] => Add2.IN5
y0[2] => y.DATAA
y0[3] => Add2.IN4
y0[3] => y.DATAA
y0[4] => Add2.IN3
y0[4] => y.DATAA
y0[5] => Add2.IN2
y0[5] => y.DATAA
y0[6] => Add2.IN1
y0[6] => y.DATAA
height[0] => Add2.IN14
height[1] => Add2.IN13
height[2] => Add2.IN12
height[3] => Add2.IN11
height[4] => Add2.IN10
height[5] => Add2.IN9
height[6] => Add2.IN8
width[0] => Add0.IN16
width[1] => Add0.IN15
width[2] => Add0.IN14
width[3] => Add0.IN13
width[4] => Add0.IN12
width[5] => Add0.IN11
width[6] => Add0.IN10
width[7] => Add0.IN9
RGB[0] => colorOut[0]~reg0.DATAIN
RGB[1] => colorOut[1]~reg0.DATAIN
RGB[2] => colorOut[2]~reg0.DATAIN
x_en => x[0]~reg0.ENA
x_en => x[1]~reg0.ENA
x_en => x[2]~reg0.ENA
x_en => x[3]~reg0.ENA
x_en => x[4]~reg0.ENA
x_en => x[5]~reg0.ENA
x_en => x[6]~reg0.ENA
x_en => x[7]~reg0.ENA
x_sel[0] => Mux0.IN4
x_sel[0] => Mux1.IN4
x_sel[0] => Mux2.IN4
x_sel[0] => Mux3.IN4
x_sel[0] => Mux4.IN4
x_sel[0] => Mux5.IN4
x_sel[0] => Mux6.IN4
x_sel[0] => Mux7.IN4
x_sel[1] => Mux0.IN3
x_sel[1] => Mux1.IN3
x_sel[1] => Mux2.IN3
x_sel[1] => Mux3.IN3
x_sel[1] => Mux4.IN3
x_sel[1] => Mux5.IN3
x_sel[1] => Mux6.IN3
x_sel[1] => Mux7.IN3
x_sel[2] => Mux0.IN2
x_sel[2] => Mux1.IN2
x_sel[2] => Mux2.IN2
x_sel[2] => Mux3.IN2
x_sel[2] => Mux4.IN2
x_sel[2] => Mux5.IN2
x_sel[2] => Mux6.IN2
x_sel[2] => Mux7.IN2
y_en => y[4]~reg0.ENA
y_en => y[3]~reg0.ENA
y_en => y[2]~reg0.ENA
y_en => y[1]~reg0.ENA
y_en => y[0]~reg0.ENA
y_en => y[5]~reg0.ENA
y_en => y[6]~reg0.ENA
y_sel => Decoder0.IN0
init => colorOut[0]~reg0.ENA
init => colorOut[1]~reg0.ENA
init => colorOut[2]~reg0.ENA
init => y_last[0].ENA
init => y_last[1].ENA
init => y_last[2].ENA
init => y_last[3].ENA
init => y_last[4].ENA
init => y_last[5].ENA
init => y_last[6].ENA
init => x_last[0].ENA
init => x_last[1].ENA
init => x_last[2].ENA
init => x_last[3].ENA
init => x_last[4].ENA
init => x_last[5].ENA
init => x_last[6].ENA
init => x_last[7].ENA
init => x0_r[0].ENA
init => x0_r[1].ENA
init => x0_r[2].ENA
init => x0_r[3].ENA
init => x0_r[4].ENA
init => x0_r[5].ENA
init => x0_r[6].ENA
init => x0_r[7].ENA
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => colorOut[0]~reg0.CLK
clk => colorOut[1]~reg0.CLK
clk => colorOut[2]~reg0.CLK
clk => y_last[0].CLK
clk => y_last[1].CLK
clk => y_last[2].CLK
clk => y_last[3].CLK
clk => y_last[4].CLK
clk => y_last[5].CLK
clk => y_last[6].CLK
clk => x_last[0].CLK
clk => x_last[1].CLK
clk => x_last[2].CLK
clk => x_last[3].CLK
clk => x_last[4].CLK
clk => x_last[5].CLK
clk => x_last[6].CLK
clk => x_last[7].CLK
clk => x0_r[0].CLK
clk => x0_r[1].CLK
clk => x0_r[2].CLK
clk => x0_r[3].CLK
clk => x0_r[4].CLK
clk => x0_r[5].CLK
clk => x0_r[6].CLK
clk => x0_r[7].CLK
reset => ~NO_FANOUT~
x_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
y_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorOut[0] <= colorOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorOut[1] <= colorOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorOut[2] <= colorOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1|rectangleTop:rctTop|rectangleCtrl:cp
clk => state~1.DATAIN
reset => state~3.DATAIN
go => nextstate.OUTPUTSELECT
go => nextstate.OUTPUTSELECT
go => nextstate.OUTPUTSELECT
done <= done.DB_MAX_OUTPUT_PORT_TYPE
init <= init.DB_MAX_OUTPUT_PORT_TYPE
x_en <= y_sel.DB_MAX_OUTPUT_PORT_TYPE
x_sel[0] <= x_sel.DB_MAX_OUTPUT_PORT_TYPE
x_sel[1] <= x_sel.DB_MAX_OUTPUT_PORT_TYPE
x_sel[2] <= <GND>
y_en <= plot.DB_MAX_OUTPUT_PORT_TYPE
y_sel <= y_sel.DB_MAX_OUTPUT_PORT_TYPE
x_done => nextstate.OUTPUTSELECT
x_done => nextstate.OUTPUTSELECT
x_done => nextstate.OUTPUTSELECT
x_done => x_sel.DATAB
x_done => x_sel.DATAB
y_done => done.DATAB
y_done => Selector0.IN2
y_done => Selector1.IN2
plot <= plot.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1|ballMoveTest:ball
y_g[0] => y_g[0].IN1
y_g[1] => y_g[1].IN1
y_g[2] => y_g[2].IN1
y_g[3] => y_g[3].IN1
y_g[4] => y_g[4].IN1
y_g[5] => y_g[5].IN1
y_g[6] => y_g[6].IN1
y_r[0] => y_r[0].IN1
y_r[1] => y_r[1].IN1
y_r[2] => y_r[2].IN1
y_r[3] => y_r[3].IN1
y_r[4] => y_r[4].IN1
y_r[5] => y_r[5].IN1
y_r[6] => y_r[6].IN1
reset => reset.IN2
clock => clock.IN2
startGame => startGame.IN1
valid => valid.IN2
sel_x[0] <= x_sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel_x[1] <= x_sel[1].DB_MAX_OUTPUT_PORT_TYPE
sel_x[2] <= x_sel[2].DB_MAX_OUTPUT_PORT_TYPE
sel_y[0] <= y_sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel_y[1] <= y_sel[1].DB_MAX_OUTPUT_PORT_TYPE
sel_y[2] <= y_sel[2].DB_MAX_OUTPUT_PORT_TYPE
x_ball[0] <= ballMoveDataPath:ballDp.x_ball
x_ball[1] <= ballMoveDataPath:ballDp.x_ball
x_ball[2] <= ballMoveDataPath:ballDp.x_ball
x_ball[3] <= ballMoveDataPath:ballDp.x_ball
x_ball[4] <= ballMoveDataPath:ballDp.x_ball
x_ball[5] <= ballMoveDataPath:ballDp.x_ball
x_ball[6] <= ballMoveDataPath:ballDp.x_ball
x_ball[7] <= ballMoveDataPath:ballDp.x_ball
y_ball[0] <= ballMoveDataPath:ballDp.y_ball
y_ball[1] <= ballMoveDataPath:ballDp.y_ball
y_ball[2] <= ballMoveDataPath:ballDp.y_ball
y_ball[3] <= ballMoveDataPath:ballDp.y_ball
y_ball[4] <= ballMoveDataPath:ballDp.y_ball
y_ball[5] <= ballMoveDataPath:ballDp.y_ball
y_ball[6] <= ballMoveDataPath:ballDp.y_ball


|DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveDataPath:ballDp
y_g[0] => LessThan0.IN14
y_g[0] => LessThan1.IN14
y_g[1] => LessThan0.IN13
y_g[1] => Add4.IN12
y_g[2] => LessThan0.IN12
y_g[2] => Add4.IN11
y_g[3] => LessThan0.IN11
y_g[3] => Add4.IN10
y_g[4] => LessThan0.IN10
y_g[4] => Add4.IN9
y_g[5] => LessThan0.IN9
y_g[5] => Add4.IN8
y_g[6] => LessThan0.IN8
y_g[6] => Add4.IN7
y_r[0] => LessThan2.IN14
y_r[0] => LessThan3.IN14
y_r[1] => LessThan2.IN13
y_r[1] => Add5.IN12
y_r[2] => LessThan2.IN12
y_r[2] => Add5.IN11
y_r[3] => LessThan2.IN11
y_r[3] => Add5.IN10
y_r[4] => LessThan2.IN10
y_r[4] => Add5.IN9
y_r[5] => LessThan2.IN9
y_r[5] => Add5.IN8
y_r[6] => LessThan2.IN8
y_r[6] => Add5.IN7
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => x_ball.OUTPUTSELECT
ld_en => horizontalMove.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => y_ball.OUTPUTSELECT
ld_en => verticalMove.OUTPUTSELECT
x_sel[0] => Mux0.IN10
x_sel[0] => Mux1.IN10
x_sel[0] => Mux2.IN10
x_sel[0] => Mux3.IN10
x_sel[0] => Mux4.IN10
x_sel[0] => Mux5.IN10
x_sel[0] => Mux6.IN10
x_sel[0] => Mux7.IN10
x_sel[0] => Mux8.IN4
x_sel[0] => Equal0.IN2
x_sel[1] => Mux0.IN9
x_sel[1] => Mux1.IN9
x_sel[1] => Mux2.IN9
x_sel[1] => Mux3.IN9
x_sel[1] => Mux4.IN9
x_sel[1] => Mux5.IN9
x_sel[1] => Mux6.IN9
x_sel[1] => Mux7.IN9
x_sel[1] => Mux8.IN3
x_sel[1] => Equal0.IN1
x_sel[2] => Mux0.IN8
x_sel[2] => Mux1.IN8
x_sel[2] => Mux2.IN8
x_sel[2] => Mux3.IN8
x_sel[2] => Mux4.IN8
x_sel[2] => Mux5.IN8
x_sel[2] => Mux6.IN8
x_sel[2] => Mux7.IN8
x_sel[2] => Mux8.IN2
x_sel[2] => Equal0.IN0
y_sel[0] => Mux9.IN10
y_sel[0] => Mux10.IN10
y_sel[0] => Mux11.IN10
y_sel[0] => Mux12.IN10
y_sel[0] => Mux13.IN10
y_sel[0] => Mux14.IN10
y_sel[0] => Mux15.IN10
y_sel[0] => Mux16.IN4
y_sel[0] => Equal1.IN2
y_sel[1] => Mux9.IN9
y_sel[1] => Mux10.IN9
y_sel[1] => Mux11.IN9
y_sel[1] => Mux12.IN9
y_sel[1] => Mux13.IN9
y_sel[1] => Mux14.IN9
y_sel[1] => Mux15.IN9
y_sel[1] => Mux16.IN3
y_sel[1] => Equal1.IN1
y_sel[2] => Mux9.IN8
y_sel[2] => Mux10.IN8
y_sel[2] => Mux11.IN8
y_sel[2] => Mux12.IN8
y_sel[2] => Mux13.IN8
y_sel[2] => Mux14.IN8
y_sel[2] => Mux15.IN8
y_sel[2] => Mux16.IN2
y_sel[2] => Equal1.IN0
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => x_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => y_ball.OUTPUTSELECT
valid => horizontalMove~reg0.ENA
valid => verticalMove~reg0.ENA
reset => ~NO_FANOUT~
clock => verticalMove~reg0.CLK
clock => horizontalMove~reg0.CLK
clock => y_ball[0]~reg0.CLK
clock => y_ball[1]~reg0.CLK
clock => y_ball[2]~reg0.CLK
clock => y_ball[3]~reg0.CLK
clock => y_ball[4]~reg0.CLK
clock => y_ball[5]~reg0.CLK
clock => y_ball[6]~reg0.CLK
clock => x_ball[0]~reg0.CLK
clock => x_ball[1]~reg0.CLK
clock => x_ball[2]~reg0.CLK
clock => x_ball[3]~reg0.CLK
clock => x_ball[4]~reg0.CLK
clock => x_ball[5]~reg0.CLK
clock => x_ball[6]~reg0.CLK
clock => x_ball[7]~reg0.CLK
clock => winPoint~reg0.CLK
clock => hitPaddle~reg0.CLK
clock => hitWall~reg0.CLK
x_ball[0] <= x_ball[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[1] <= x_ball[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[2] <= x_ball[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[3] <= x_ball[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[4] <= x_ball[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[5] <= x_ball[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[6] <= x_ball[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_ball[7] <= x_ball[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[0] <= y_ball[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[1] <= y_ball[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[2] <= y_ball[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[3] <= y_ball[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[4] <= y_ball[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[5] <= y_ball[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_ball[6] <= y_ball[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitPaddle <= hitPaddle~reg0.DB_MAX_OUTPUT_PORT_TYPE
hitWall <= hitWall~reg0.DB_MAX_OUTPUT_PORT_TYPE
winPoint <= winPoint~reg0.DB_MAX_OUTPUT_PORT_TYPE
verticalMove <= verticalMove~reg0.DB_MAX_OUTPUT_PORT_TYPE
horizontalMove <= horizontalMove~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|renderTest:r1|ballMoveTest:ball|ballMoveControlPath:ballCp
clock => currentState~1.DATAIN
reset => currentState~3.DATAIN
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
startGame => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitPaddle => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
hitWall => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
winPoint => nextState.OUTPUTSELECT
verticalMove => Selector0.IN3
verticalMove => Selector11.IN2
horizontalMove => Selector15.IN3
horizontalMove => Selector13.IN2
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
valid => nextState.OUTPUTSELECT
ld_en <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
x_sel[0] <= x_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_sel[1] <= x_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_sel[2] <= <GND>
y_sel[0] <= y_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_sel[1] <= y_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_sel[2] <= <GND>


|DE1_SoC_TV|Line_Buffer:u10
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_9c61:auto_generated.shiftin[0]
shiftin[1] => shift_taps_9c61:auto_generated.shiftin[1]
shiftin[2] => shift_taps_9c61:auto_generated.shiftin[2]
shiftin[3] => shift_taps_9c61:auto_generated.shiftin[3]
shiftin[4] => shift_taps_9c61:auto_generated.shiftin[4]
shiftin[5] => shift_taps_9c61:auto_generated.shiftin[5]
shiftin[6] => shift_taps_9c61:auto_generated.shiftin[6]
shiftin[7] => shift_taps_9c61:auto_generated.shiftin[7]
shiftin[8] => shift_taps_9c61:auto_generated.shiftin[8]
shiftin[9] => shift_taps_9c61:auto_generated.shiftin[9]
shiftin[10] => shift_taps_9c61:auto_generated.shiftin[10]
shiftin[11] => shift_taps_9c61:auto_generated.shiftin[11]
shiftin[12] => shift_taps_9c61:auto_generated.shiftin[12]
shiftin[13] => shift_taps_9c61:auto_generated.shiftin[13]
shiftin[14] => shift_taps_9c61:auto_generated.shiftin[14]
shiftin[15] => shift_taps_9c61:auto_generated.shiftin[15]
clock => shift_taps_9c61:auto_generated.clock
clken => shift_taps_9c61:auto_generated.clken
shiftout[0] <= shift_taps_9c61:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_9c61:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_9c61:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_9c61:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_9c61:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_9c61:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_9c61:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_9c61:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_9c61:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_9c61:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_9c61:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_9c61:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_9c61:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_9c61:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_9c61:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_9c61:auto_generated.shiftout[15]
taps[0] <= shift_taps_9c61:auto_generated.taps[0]
taps[1] <= shift_taps_9c61:auto_generated.taps[1]
taps[2] <= shift_taps_9c61:auto_generated.taps[2]
taps[3] <= shift_taps_9c61:auto_generated.taps[3]
taps[4] <= shift_taps_9c61:auto_generated.taps[4]
taps[5] <= shift_taps_9c61:auto_generated.taps[5]
taps[6] <= shift_taps_9c61:auto_generated.taps[6]
taps[7] <= shift_taps_9c61:auto_generated.taps[7]
taps[8] <= shift_taps_9c61:auto_generated.taps[8]
taps[9] <= shift_taps_9c61:auto_generated.taps[9]
taps[10] <= shift_taps_9c61:auto_generated.taps[10]
taps[11] <= shift_taps_9c61:auto_generated.taps[11]
taps[12] <= shift_taps_9c61:auto_generated.taps[12]
taps[13] <= shift_taps_9c61:auto_generated.taps[13]
taps[14] <= shift_taps_9c61:auto_generated.taps[14]
taps[15] <= shift_taps_9c61:auto_generated.taps[15]
aclr => shift_taps_9c61:auto_generated.aclr


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated
aclr => dffe4.IN0
aclr => cntr_b6h:cntr3.aset
clken => altsyncram_ffj1:altsyncram2.clocken0
clken => cntr_lmf:cntr1.clk_en
clken => cntr_b6h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_ffj1:altsyncram2.clock0
clock => cntr_lmf:cntr1.clock
clock => cntr_b6h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_ffj1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffj1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffj1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffj1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffj1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffj1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffj1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffj1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffj1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffj1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffj1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffj1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffj1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffj1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffj1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffj1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffj1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffj1:altsyncram2.q_b[15]


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
aset => counter_reg_bit0.IN0
aset => counter_reg_bit7.IN0
aset => counter_reg_bit1.IN0
aset => counter_reg_bit9.IN0
clk_en => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Line_Buffer:u11
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_9c61:auto_generated.shiftin[0]
shiftin[1] => shift_taps_9c61:auto_generated.shiftin[1]
shiftin[2] => shift_taps_9c61:auto_generated.shiftin[2]
shiftin[3] => shift_taps_9c61:auto_generated.shiftin[3]
shiftin[4] => shift_taps_9c61:auto_generated.shiftin[4]
shiftin[5] => shift_taps_9c61:auto_generated.shiftin[5]
shiftin[6] => shift_taps_9c61:auto_generated.shiftin[6]
shiftin[7] => shift_taps_9c61:auto_generated.shiftin[7]
shiftin[8] => shift_taps_9c61:auto_generated.shiftin[8]
shiftin[9] => shift_taps_9c61:auto_generated.shiftin[9]
shiftin[10] => shift_taps_9c61:auto_generated.shiftin[10]
shiftin[11] => shift_taps_9c61:auto_generated.shiftin[11]
shiftin[12] => shift_taps_9c61:auto_generated.shiftin[12]
shiftin[13] => shift_taps_9c61:auto_generated.shiftin[13]
shiftin[14] => shift_taps_9c61:auto_generated.shiftin[14]
shiftin[15] => shift_taps_9c61:auto_generated.shiftin[15]
clock => shift_taps_9c61:auto_generated.clock
clken => shift_taps_9c61:auto_generated.clken
shiftout[0] <= shift_taps_9c61:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_9c61:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_9c61:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_9c61:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_9c61:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_9c61:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_9c61:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_9c61:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_9c61:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_9c61:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_9c61:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_9c61:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_9c61:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_9c61:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_9c61:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_9c61:auto_generated.shiftout[15]
taps[0] <= shift_taps_9c61:auto_generated.taps[0]
taps[1] <= shift_taps_9c61:auto_generated.taps[1]
taps[2] <= shift_taps_9c61:auto_generated.taps[2]
taps[3] <= shift_taps_9c61:auto_generated.taps[3]
taps[4] <= shift_taps_9c61:auto_generated.taps[4]
taps[5] <= shift_taps_9c61:auto_generated.taps[5]
taps[6] <= shift_taps_9c61:auto_generated.taps[6]
taps[7] <= shift_taps_9c61:auto_generated.taps[7]
taps[8] <= shift_taps_9c61:auto_generated.taps[8]
taps[9] <= shift_taps_9c61:auto_generated.taps[9]
taps[10] <= shift_taps_9c61:auto_generated.taps[10]
taps[11] <= shift_taps_9c61:auto_generated.taps[11]
taps[12] <= shift_taps_9c61:auto_generated.taps[12]
taps[13] <= shift_taps_9c61:auto_generated.taps[13]
taps[14] <= shift_taps_9c61:auto_generated.taps[14]
taps[15] <= shift_taps_9c61:auto_generated.taps[15]
aclr => shift_taps_9c61:auto_generated.aclr


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated
aclr => dffe4.IN0
aclr => cntr_b6h:cntr3.aset
clken => altsyncram_ffj1:altsyncram2.clocken0
clken => cntr_lmf:cntr1.clk_en
clken => cntr_b6h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_ffj1:altsyncram2.clock0
clock => cntr_lmf:cntr1.clock
clock => cntr_b6h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_ffj1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffj1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffj1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffj1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffj1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffj1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffj1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffj1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffj1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffj1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffj1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffj1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffj1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffj1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffj1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffj1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffj1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffj1:altsyncram2.q_b[15]


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
aset => counter_reg_bit0.IN0
aset => counter_reg_bit7.IN0
aset => counter_reg_bit1.IN0
aset => counter_reg_bit9.IN0
clk_en => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|AUDIO_DAC:u12
oFLASH_ADDR[0] <= FLASH_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= FLASH_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= FLASH_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= FLASH_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= FLASH_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= FLASH_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= FLASH_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= FLASH_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= FLASH_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= FLASH_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= FLASH_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= FLASH_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= FLASH_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= FLASH_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= FLASH_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= FLASH_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= FLASH_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= FLASH_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= FLASH_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= FLASH_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
iFLASH_DATA[0] => FLASH_Out_Tmp[8].DATAIN
iFLASH_DATA[0] => FLASH_Out_Tmp[0].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[9].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[1].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[10].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[2].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[11].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[3].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[12].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[4].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[13].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[5].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[14].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[6].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[15].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[7].DATAIN
oSDRAM_ADDR[0] <= SDRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[1] <= SDRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[2] <= SDRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[3] <= SDRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[4] <= SDRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[5] <= SDRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[6] <= SDRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[7] <= SDRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[8] <= SDRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[9] <= SDRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[10] <= SDRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[11] <= SDRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[12] <= SDRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[13] <= SDRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[14] <= SDRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[15] <= SDRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[16] <= SDRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[17] <= SDRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[18] <= SDRAM_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[19] <= SDRAM_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[20] <= SDRAM_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[21] <= SDRAM_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[22] <= <GND>
iSDRAM_DATA[0] => SDRAM_Out_Tmp[0].DATAIN
iSDRAM_DATA[1] => SDRAM_Out_Tmp[1].DATAIN
iSDRAM_DATA[2] => SDRAM_Out_Tmp[2].DATAIN
iSDRAM_DATA[3] => SDRAM_Out_Tmp[3].DATAIN
iSDRAM_DATA[4] => SDRAM_Out_Tmp[4].DATAIN
iSDRAM_DATA[5] => SDRAM_Out_Tmp[5].DATAIN
iSDRAM_DATA[6] => SDRAM_Out_Tmp[6].DATAIN
iSDRAM_DATA[7] => SDRAM_Out_Tmp[7].DATAIN
iSDRAM_DATA[8] => SDRAM_Out_Tmp[8].DATAIN
iSDRAM_DATA[9] => SDRAM_Out_Tmp[9].DATAIN
iSDRAM_DATA[10] => SDRAM_Out_Tmp[10].DATAIN
iSDRAM_DATA[11] => SDRAM_Out_Tmp[11].DATAIN
iSDRAM_DATA[12] => SDRAM_Out_Tmp[12].DATAIN
iSDRAM_DATA[13] => SDRAM_Out_Tmp[13].DATAIN
iSDRAM_DATA[14] => SDRAM_Out_Tmp[14].DATAIN
iSDRAM_DATA[15] => SDRAM_Out_Tmp[15].DATAIN
oSRAM_ADDR[0] <= SRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= SRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= SRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= SRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= SRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= SRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= SRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= SRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= SRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= SRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= SRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= SRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= SRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= SRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= SRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= SRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= SRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= SRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= <GND>
iSRAM_DATA[0] => SRAM_Out_Tmp[0].DATAIN
iSRAM_DATA[1] => SRAM_Out_Tmp[1].DATAIN
iSRAM_DATA[2] => SRAM_Out_Tmp[2].DATAIN
iSRAM_DATA[3] => SRAM_Out_Tmp[3].DATAIN
iSRAM_DATA[4] => SRAM_Out_Tmp[4].DATAIN
iSRAM_DATA[5] => SRAM_Out_Tmp[5].DATAIN
iSRAM_DATA[6] => SRAM_Out_Tmp[6].DATAIN
iSRAM_DATA[7] => SRAM_Out_Tmp[7].DATAIN
iSRAM_DATA[8] => SRAM_Out_Tmp[8].DATAIN
iSRAM_DATA[9] => SRAM_Out_Tmp[9].DATAIN
iSRAM_DATA[10] => SRAM_Out_Tmp[10].DATAIN
iSRAM_DATA[11] => SRAM_Out_Tmp[11].DATAIN
iSRAM_DATA[12] => SRAM_Out_Tmp[12].DATAIN
iSRAM_DATA[13] => SRAM_Out_Tmp[13].DATAIN
iSRAM_DATA[14] => SRAM_Out_Tmp[14].DATAIN
iSRAM_DATA[15] => SRAM_Out_Tmp[15].DATAIN
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iSrc_Select[0] => Equal0.IN31
iSrc_Select[0] => Equal1.IN0
iSrc_Select[0] => Equal2.IN31
iSrc_Select[1] => Equal0.IN30
iSrc_Select[1] => Equal1.IN31
iSrc_Select[1] => Equal2.IN0
iCLK_18_4 => LRCK_4X.CLK
iCLK_18_4 => LRCK_2X.CLK
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_4X_DIV[0].CLK
iCLK_18_4 => LRCK_4X_DIV[1].CLK
iCLK_18_4 => LRCK_4X_DIV[2].CLK
iCLK_18_4 => LRCK_4X_DIV[3].CLK
iCLK_18_4 => LRCK_4X_DIV[4].CLK
iCLK_18_4 => LRCK_4X_DIV[5].CLK
iCLK_18_4 => LRCK_4X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[0].CLK
iCLK_18_4 => LRCK_2X_DIV[1].CLK
iCLK_18_4 => LRCK_2X_DIV[2].CLK
iCLK_18_4 => LRCK_2X_DIV[3].CLK
iCLK_18_4 => LRCK_2X_DIV[4].CLK
iCLK_18_4 => LRCK_2X_DIV[5].CLK
iCLK_18_4 => LRCK_2X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SDRAM_Cont[0].ACLR
iRST_N => SDRAM_Cont[1].ACLR
iRST_N => SDRAM_Cont[2].ACLR
iRST_N => SDRAM_Cont[3].ACLR
iRST_N => SDRAM_Cont[4].ACLR
iRST_N => SDRAM_Cont[5].ACLR
iRST_N => SDRAM_Cont[6].ACLR
iRST_N => SDRAM_Cont[7].ACLR
iRST_N => SDRAM_Cont[8].ACLR
iRST_N => SDRAM_Cont[9].ACLR
iRST_N => SDRAM_Cont[10].ACLR
iRST_N => SDRAM_Cont[11].ACLR
iRST_N => SDRAM_Cont[12].ACLR
iRST_N => SDRAM_Cont[13].ACLR
iRST_N => SDRAM_Cont[14].ACLR
iRST_N => SDRAM_Cont[15].ACLR
iRST_N => SDRAM_Cont[16].ACLR
iRST_N => SDRAM_Cont[17].ACLR
iRST_N => SDRAM_Cont[18].ACLR
iRST_N => SDRAM_Cont[19].ACLR
iRST_N => SDRAM_Cont[20].ACLR
iRST_N => SDRAM_Cont[21].ACLR
iRST_N => FLASH_Cont[0].ACLR
iRST_N => FLASH_Cont[1].ACLR
iRST_N => FLASH_Cont[2].ACLR
iRST_N => FLASH_Cont[3].ACLR
iRST_N => FLASH_Cont[4].ACLR
iRST_N => FLASH_Cont[5].ACLR
iRST_N => FLASH_Cont[6].ACLR
iRST_N => FLASH_Cont[7].ACLR
iRST_N => FLASH_Cont[8].ACLR
iRST_N => FLASH_Cont[9].ACLR
iRST_N => FLASH_Cont[10].ACLR
iRST_N => FLASH_Cont[11].ACLR
iRST_N => FLASH_Cont[12].ACLR
iRST_N => FLASH_Cont[13].ACLR
iRST_N => FLASH_Cont[14].ACLR
iRST_N => FLASH_Cont[15].ACLR
iRST_N => FLASH_Cont[16].ACLR
iRST_N => FLASH_Cont[17].ACLR
iRST_N => FLASH_Cont[18].ACLR
iRST_N => FLASH_Cont[19].ACLR
iRST_N => SRAM_Cont[0].ACLR
iRST_N => SRAM_Cont[1].ACLR
iRST_N => SRAM_Cont[2].ACLR
iRST_N => SRAM_Cont[3].ACLR
iRST_N => SRAM_Cont[4].ACLR
iRST_N => SRAM_Cont[5].ACLR
iRST_N => SRAM_Cont[6].ACLR
iRST_N => SRAM_Cont[7].ACLR
iRST_N => SRAM_Cont[8].ACLR
iRST_N => SRAM_Cont[9].ACLR
iRST_N => SRAM_Cont[10].ACLR
iRST_N => SRAM_Cont[11].ACLR
iRST_N => SRAM_Cont[12].ACLR
iRST_N => SRAM_Cont[13].ACLR
iRST_N => SRAM_Cont[14].ACLR
iRST_N => SRAM_Cont[15].ACLR
iRST_N => SRAM_Cont[16].ACLR
iRST_N => SRAM_Cont[17].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => LRCK_4X.ACLR
iRST_N => LRCK_2X.ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_4X_DIV[0].ACLR
iRST_N => LRCK_4X_DIV[1].ACLR
iRST_N => LRCK_4X_DIV[2].ACLR
iRST_N => LRCK_4X_DIV[3].ACLR
iRST_N => LRCK_4X_DIV[4].ACLR
iRST_N => LRCK_4X_DIV[5].ACLR
iRST_N => LRCK_4X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => SIN_Cont[0].ACLR
iRST_N => SIN_Cont[1].ACLR
iRST_N => SIN_Cont[2].ACLR
iRST_N => SIN_Cont[3].ACLR
iRST_N => SIN_Cont[4].ACLR
iRST_N => SIN_Cont[5].ACLR
iRST_N => FLASH_Out_Tmp[0].ACLR
iRST_N => FLASH_Out_Tmp[1].ACLR
iRST_N => FLASH_Out_Tmp[2].ACLR
iRST_N => FLASH_Out_Tmp[3].ACLR
iRST_N => FLASH_Out_Tmp[4].ACLR
iRST_N => FLASH_Out_Tmp[5].ACLR
iRST_N => FLASH_Out_Tmp[6].ACLR
iRST_N => FLASH_Out_Tmp[7].ACLR
iRST_N => FLASH_Out_Tmp[8].ACLR
iRST_N => FLASH_Out_Tmp[9].ACLR
iRST_N => FLASH_Out_Tmp[10].ACLR
iRST_N => FLASH_Out_Tmp[11].ACLR
iRST_N => FLASH_Out_Tmp[12].ACLR
iRST_N => FLASH_Out_Tmp[13].ACLR
iRST_N => FLASH_Out_Tmp[14].ACLR
iRST_N => FLASH_Out_Tmp[15].ACLR
iRST_N => FLASH_Out[0].ACLR
iRST_N => FLASH_Out[1].ACLR
iRST_N => FLASH_Out[2].ACLR
iRST_N => FLASH_Out[3].ACLR
iRST_N => FLASH_Out[4].ACLR
iRST_N => FLASH_Out[5].ACLR
iRST_N => FLASH_Out[6].ACLR
iRST_N => FLASH_Out[7].ACLR
iRST_N => FLASH_Out[8].ACLR
iRST_N => FLASH_Out[9].ACLR
iRST_N => FLASH_Out[10].ACLR
iRST_N => FLASH_Out[11].ACLR
iRST_N => FLASH_Out[12].ACLR
iRST_N => FLASH_Out[13].ACLR
iRST_N => FLASH_Out[14].ACLR
iRST_N => FLASH_Out[15].ACLR
iRST_N => SDRAM_Out_Tmp[0].ACLR
iRST_N => SDRAM_Out_Tmp[1].ACLR
iRST_N => SDRAM_Out_Tmp[2].ACLR
iRST_N => SDRAM_Out_Tmp[3].ACLR
iRST_N => SDRAM_Out_Tmp[4].ACLR
iRST_N => SDRAM_Out_Tmp[5].ACLR
iRST_N => SDRAM_Out_Tmp[6].ACLR
iRST_N => SDRAM_Out_Tmp[7].ACLR
iRST_N => SDRAM_Out_Tmp[8].ACLR
iRST_N => SDRAM_Out_Tmp[9].ACLR
iRST_N => SDRAM_Out_Tmp[10].ACLR
iRST_N => SDRAM_Out_Tmp[11].ACLR
iRST_N => SDRAM_Out_Tmp[12].ACLR
iRST_N => SDRAM_Out_Tmp[13].ACLR
iRST_N => SDRAM_Out_Tmp[14].ACLR
iRST_N => SDRAM_Out_Tmp[15].ACLR
iRST_N => SDRAM_Out[0].ACLR
iRST_N => SDRAM_Out[1].ACLR
iRST_N => SDRAM_Out[2].ACLR
iRST_N => SDRAM_Out[3].ACLR
iRST_N => SDRAM_Out[4].ACLR
iRST_N => SDRAM_Out[5].ACLR
iRST_N => SDRAM_Out[6].ACLR
iRST_N => SDRAM_Out[7].ACLR
iRST_N => SDRAM_Out[8].ACLR
iRST_N => SDRAM_Out[9].ACLR
iRST_N => SDRAM_Out[10].ACLR
iRST_N => SDRAM_Out[11].ACLR
iRST_N => SDRAM_Out[12].ACLR
iRST_N => SDRAM_Out[13].ACLR
iRST_N => SDRAM_Out[14].ACLR
iRST_N => SDRAM_Out[15].ACLR
iRST_N => SRAM_Out_Tmp[0].ACLR
iRST_N => SRAM_Out_Tmp[1].ACLR
iRST_N => SRAM_Out_Tmp[2].ACLR
iRST_N => SRAM_Out_Tmp[3].ACLR
iRST_N => SRAM_Out_Tmp[4].ACLR
iRST_N => SRAM_Out_Tmp[5].ACLR
iRST_N => SRAM_Out_Tmp[6].ACLR
iRST_N => SRAM_Out_Tmp[7].ACLR
iRST_N => SRAM_Out_Tmp[8].ACLR
iRST_N => SRAM_Out_Tmp[9].ACLR
iRST_N => SRAM_Out_Tmp[10].ACLR
iRST_N => SRAM_Out_Tmp[11].ACLR
iRST_N => SRAM_Out_Tmp[12].ACLR
iRST_N => SRAM_Out_Tmp[13].ACLR
iRST_N => SRAM_Out_Tmp[14].ACLR
iRST_N => SRAM_Out_Tmp[15].ACLR
iRST_N => SRAM_Out[0].ACLR
iRST_N => SRAM_Out[1].ACLR
iRST_N => SRAM_Out[2].ACLR
iRST_N => SRAM_Out[3].ACLR
iRST_N => SRAM_Out[4].ACLR
iRST_N => SRAM_Out[5].ACLR
iRST_N => SRAM_Out[6].ACLR
iRST_N => SRAM_Out[7].ACLR
iRST_N => SRAM_Out[8].ACLR
iRST_N => SRAM_Out[9].ACLR
iRST_N => SRAM_Out[10].ACLR
iRST_N => SRAM_Out[11].ACLR
iRST_N => SRAM_Out[12].ACLR
iRST_N => SRAM_Out[13].ACLR
iRST_N => SRAM_Out[14].ACLR
iRST_N => SRAM_Out[15].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR


|DE1_SoC_TV|I2C_AV_Config:u1
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


