// Seed: 137768847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4
  );
  initial begin
    id_2 <= (1);
    id_4 = id_4 - 1'd0;
  end
endmodule
