{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7529, "design__instance__area": 110934, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 172, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.009407157078385353, "power__switching__total": 0.004983030259609222, "power__leakage__total": 1.8485646933186217e-06, "power__total": 0.014392036013305187, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.438872, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.438872, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.556978, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.841782, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 1548, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.796695, "clock__skew__worst_setup": 0.796695, "timing__hold__ws": 0.236091, "timing__setup__ws": 42.994446, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 554.175 572.095", "design__core__bbox": "6.72 15.68 547.12 552.72", "design__io": 77, "design__die__area": 317041, "design__core__area": 290216, "design__instance__count__stdcell": 7529, "design__instance__area__stdcell": 110934, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.382247, "design__instance__utilization__stdcell": 0.382247, "floorplan__design__io": 75, "design__io__hpwl": 27591496, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 29139.6, "design__instance__displacement__mean": 3.87, "design__instance__displacement__max": 59.36, "route__wirelength__estimated": 144849, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3518, "route__net__special": 2, "route__drc_errors__iter:1": 1672, "route__wirelength__iter:1": 180063, "route__drc_errors__iter:2": 195, "route__wirelength__iter:2": 178535, "route__drc_errors__iter:3": 161, "route__wirelength__iter:3": 177932, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 177773, "route__drc_errors": 0, "route__wirelength": 177773, "route__vias": 26298, "route__vias__singlecut": 26298, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 1040.01, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 172, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.777231, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.777231, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.28283, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.316761, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 172, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.286927, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.286927, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.238103, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.157803, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 172, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.429251, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.429251, "timing__hold__ws__corner:min_tt_025C_5v00": 0.55912, "timing__setup__ws__corner:min_tt_025C_5v00": 50.992649, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 172, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.761203, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.761203, "timing__hold__ws__corner:min_ss_125C_4v50": 1.284427, "timing__setup__ws__corner:min_ss_125C_4v50": 43.588699, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 172, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.280232, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.280232, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.239896, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.256683, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 172, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.450321, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.450321, "timing__hold__ws__corner:max_tt_025C_5v00": 0.554588, "timing__setup__ws__corner:max_tt_025C_5v00": 50.660797, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 172, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.796695, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.796695, "timing__hold__ws__corner:max_ss_125C_4v50": 1.278755, "timing__setup__ws__corner:max_ss_125C_4v50": 42.994446, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 172, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.294885, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.294885, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.236091, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.041134, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.998, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000200591, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00200481, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00156514, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000199268, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00156514, "ir__voltage__worst": 5, "ir__drop__avg": 0.000201, "ir__drop__worst": 0.002, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}