#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Feb  3 11:21:17 2017
# Process ID: 15378
# Current directory: /home/isotdaq/lab14/demo/boards
# Command line: vivado
# Log file: /home/isotdaq/lab14/demo/boards/vivado.log
# Journal file: /home/isotdaq/lab14/demo/boards/vivado.jou
#-----------------------------------------------------------
start_gui
create_project LedBuzzer /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project -part xc7z010clg400-1
set_property board_part myir.com:mys-7z010:part0:2.1 [current_project]
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse /home/isotdaq/lab14/demo/hdl/synthesis/constraints/system.xdc
create_bd_design "bd"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/isotdaq/lab14/demo/hdl/modules
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.tmp /home/isotdaq/lab14/demo/hdl/modules/component.xml
ipx::current_core /home/isotdaq/lab14/demo/hdl/modules/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/isotdaq/lab14/demo/hdl/modules [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:PWM_v1_0:1.0 PWM_v1_0_0
endgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "0" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins PWM_v1_0_0/s00_axi]
regenerate_bd_layout
startgroup
create_bd_port -dir O PWM_RED
connect_bd_net [get_bd_pins /PWM_v1_0_0/PWM_RED] [get_bd_ports PWM_RED]
endgroup
startgroup
create_bd_port -dir O PWM_GREEN
connect_bd_net [get_bd_pins /PWM_v1_0_0/PWM_GREEN] [get_bd_ports PWM_GREEN]
endgroup
startgroup
create_bd_port -dir O PWM_BLUE
connect_bd_net [get_bd_pins /PWM_v1_0_0/PWM_BLUE] [get_bd_ports PWM_BLUE]
endgroup
startgroup
create_bd_port -dir O PWM_BUZZER
connect_bd_net [get_bd_pins /PWM_v1_0_0/PWM_BUZZER] [get_bd_ports PWM_BUZZER]
endgroup
save_bd_design
make_wrapper -files [get_files /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.srcs/sources_1/bd/bd/bd.bd] -top
import_files -force -norecurse /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.srcs/sources_1/bd/bd/hdl/bd_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file mkdir /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk
file copy -force /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.runs/impl_1/bd_wrapper.sysdef /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf

launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
launch_sdk -workspace /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk -hwspec /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LedBuzzer.sdk/bd_wrapper.hdf
