

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Tue May 27 19:57:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.518 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  26.664 ns|  26.664 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        6|        6|         5|          2|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_5"   --->   Operation 10 'read' 'v_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_4"   --->   Operation 11 'read' 'v_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_3"   --->   Operation 12 'read' 'v_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_2"   --->   Operation 13 'read' 'v_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_1"   --->   Operation 14 'read' 'v_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load"   --->   Operation 15 'read' 'v_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_1_reload"   --->   Operation 16 'read' 'qk_scaled_exp_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_3_reload"   --->   Operation 17 'read' 'qk_scaled_exp_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qk_scaled_exp_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_reload"   --->   Operation 18 'read' 'qk_scaled_exp_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_2_reload"   --->   Operation 19 'read' 'qk_scaled_exp_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 20 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_9_2.i23"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_1, i2 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln8 = add i2 %i_1, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %VITIS_LOOP_9_2.i23.split, void %_Z6matmulILi2ELi2ELi3EEvPAT1__iPAT0__iS1_.exit.exitStub" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.43ns)   --->   "%empty = icmp_eq  i2 %i_1, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 26 'icmp' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 27 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 28 [1/1] (0.22ns)   --->   "%tmp_3 = select i1 %empty, i32 %qk_scaled_exp_2_reload_read, i32 %qk_scaled_exp_reload_read" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 28 'select' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.22ns)   --->   "%tmp_4 = select i1 %empty, i32 %qk_scaled_exp_3_reload_read, i32 %qk_scaled_exp_1_reload_read" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 29 'select' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %v_load_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 30 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %v_load_1_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 31 'mul' 'mul_ln13' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (2.29ns)   --->   "%mul_ln13_2 = mul i32 %v_load_2_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 32 'mul' 'mul_ln13_2' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 33 [1/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %v_load_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 33 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %v_load_1_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 34 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (2.29ns)   --->   "%mul_ln13_2 = mul i32 %v_load_2_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 35 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [2/2] (2.29ns)   --->   "%mul_ln13_3 = mul i32 %v_load_3_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 36 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (2.29ns)   --->   "%mul_ln13_4 = mul i32 %v_load_4_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 37 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (2.29ns)   --->   "%mul_ln13_5 = mul i32 %v_load_5_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 38 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %i_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 39 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i2 %i_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 40 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln15, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.57ns)   --->   "%sub_ln15 = sub i3 %p_shl, i3 %zext_ln15" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 42 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i3 %sub_ln15" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 43 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln15_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 44 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.88ns)   --->   "%sum = add i32 %mul_ln13, i32 %mul_ln13_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 45 'add' 'sum' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln15 = store i32 %sum, i3 %out_r_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 46 'store' 'store_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 47 [1/2] (2.29ns)   --->   "%mul_ln13_3 = mul i32 %v_load_3_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 47 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (2.29ns)   --->   "%mul_ln13_4 = mul i32 %v_load_4_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 48 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/2] (2.29ns)   --->   "%mul_ln13_5 = mul i32 %v_load_5_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 49 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 50 [1/1] (0.57ns)   --->   "%add_ln15 = add i3 %sub_ln15, i3 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 50 'add' 'add_ln15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i3 %add_ln15" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 51 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%out_r_addr_1 = getelementptr i32 %out_r, i64 0, i64 %zext_ln15_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 52 'getelementptr' 'out_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.57ns)   --->   "%add_ln15_1 = add i3 %sub_ln15, i3 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 53 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i3 %add_ln15_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 54 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%out_r_addr_2 = getelementptr i32 %out_r, i64 0, i64 %zext_ln15_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 55 'getelementptr' 'out_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 56 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 58 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.88ns)   --->   "%sum_7 = add i32 %mul_ln13_3, i32 %mul_ln13_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 59 'add' 'sum_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln15 = store i32 %sum_7, i3 %out_r_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 60 'store' 'store_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 61 [1/1] (0.88ns)   --->   "%sum_8 = add i32 %mul_ln13_5, i32 %mul_ln13_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 61 'add' 'sum_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln15 = store i32 %sum_8, i3 %out_r_addr_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 62 'store' 'store_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_9_2.i23" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 63 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=bram:ce=0
Port [ qk_scaled_exp_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qk_scaled_exp_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qk_scaled_exp_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qk_scaled_exp_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 010000]
specinterface_ln0           (specinterface    ) [ 000000]
v_load_5_read               (read             ) [ 011110]
v_load_4_read               (read             ) [ 011110]
v_load_3_read               (read             ) [ 011110]
v_load_2_read               (read             ) [ 011100]
v_load_1_read               (read             ) [ 011100]
v_load_read                 (read             ) [ 011100]
qk_scaled_exp_1_reload_read (read             ) [ 001000]
qk_scaled_exp_3_reload_read (read             ) [ 001000]
qk_scaled_exp_reload_read   (read             ) [ 001000]
qk_scaled_exp_2_reload_read (read             ) [ 001000]
store_ln8                   (store            ) [ 000000]
br_ln0                      (br               ) [ 000000]
i_1                         (load             ) [ 011110]
icmp_ln8                    (icmp             ) [ 011100]
add_ln8                     (add              ) [ 000000]
br_ln8                      (br               ) [ 000000]
empty                       (icmp             ) [ 001000]
store_ln8                   (store            ) [ 000000]
tmp_3                       (select           ) [ 011110]
tmp_4                       (select           ) [ 011110]
mul_ln13_1                  (mul              ) [ 001010]
mul_ln13                    (mul              ) [ 001010]
mul_ln13_2                  (mul              ) [ 011011]
zext_ln15                   (zext             ) [ 000000]
trunc_ln15                  (trunc            ) [ 000000]
p_shl                       (bitconcatenate   ) [ 000000]
sub_ln15                    (sub              ) [ 010001]
zext_ln15_1                 (zext             ) [ 000000]
out_r_addr                  (getelementptr    ) [ 000000]
sum                         (add              ) [ 000000]
store_ln15                  (store            ) [ 000000]
mul_ln13_3                  (mul              ) [ 010001]
mul_ln13_4                  (mul              ) [ 010001]
mul_ln13_5                  (mul              ) [ 010001]
add_ln15                    (add              ) [ 000000]
zext_ln15_2                 (zext             ) [ 000000]
out_r_addr_1                (getelementptr    ) [ 000000]
add_ln15_1                  (add              ) [ 000000]
zext_ln15_3                 (zext             ) [ 000000]
out_r_addr_2                (getelementptr    ) [ 000000]
specpipeline_ln8            (specpipeline     ) [ 000000]
speclooptripcount_ln8       (speclooptripcount) [ 000000]
specloopname_ln8            (specloopname     ) [ 000000]
sum_7                       (add              ) [ 000000]
store_ln15                  (store            ) [ 000000]
sum_8                       (add              ) [ 000000]
store_ln15                  (store            ) [ 000000]
br_ln8                      (br               ) [ 000000]
ret_ln0                     (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="qk_scaled_exp_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_scaled_exp_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="qk_scaled_exp_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_scaled_exp_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="qk_scaled_exp_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_scaled_exp_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="qk_scaled_exp_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_scaled_exp_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_load_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_load_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_load_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_load_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_load_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_load_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_load_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_load_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v_load_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_load_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v_load_5_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_load_5_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v_load_4_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_load_4_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v_load_3_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_load_3_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v_load_2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_load_2_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_load_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_load_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v_load_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_load_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="qk_scaled_exp_1_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qk_scaled_exp_1_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="qk_scaled_exp_3_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qk_scaled_exp_3_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="qk_scaled_exp_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qk_scaled_exp_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="qk_scaled_exp_2_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qk_scaled_exp_2_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_r_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="3" slack="0"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 store_ln15/5 store_ln15/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_r_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr_1/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="out_r_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr_2/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/2 mul_ln13_3/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 mul_ln13_4/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/2 mul_ln13_5/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 mul_ln13_3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 mul_ln13_4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln8_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln8_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln8_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln15_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="3"/>
<pin id="223" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln15_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="3"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_shl_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln15_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln15_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sum_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln15_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln15_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln15_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sum_7_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="2"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_7/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sum_8_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_8/5 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="292" class="1005" name="v_load_5_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v_load_5_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="v_load_4_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2"/>
<pin id="299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v_load_4_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="v_load_3_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v_load_3_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="v_load_2_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_2_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="v_load_1_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_1_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="v_load_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_load_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="qk_scaled_exp_1_reload_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_1_reload_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="qk_scaled_exp_3_reload_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_3_reload_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="qk_scaled_exp_reload_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_reload_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="qk_scaled_exp_2_reload_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qk_scaled_exp_2_reload_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="3"/>
<pin id="344" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln8_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="352" class="1005" name="empty_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_4_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="372" class="1005" name="mul_ln13_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln13_2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="sub_ln15_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="1"/>
<pin id="379" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln15 "/>
</bind>
</comp>

<comp id="383" class="1005" name="mul_ln13_5_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="137" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="172"><net_src comp="157" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="161" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="182" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="191" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="208" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="220"><net_src comp="215" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="221" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="250"><net_src comp="173" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="169" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="277"><net_src comp="169" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="273" pin="2"/><net_sink comp="131" pin=4"/></net>

<net id="283"><net_src comp="173" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="284"><net_src comp="279" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="288"><net_src comp="60" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="295"><net_src comp="64" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="300"><net_src comp="70" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="305"><net_src comp="76" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="310"><net_src comp="82" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="315"><net_src comp="88" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="320"><net_src comp="94" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="325"><net_src comp="100" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="330"><net_src comp="106" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="335"><net_src comp="112" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="340"><net_src comp="118" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="345"><net_src comp="182" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="351"><net_src comp="185" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="197" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="361"><net_src comp="208" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="368"><net_src comp="215" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="375"><net_src comp="165" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="380"><net_src comp="235" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="386"><net_src comp="165" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 5 }
 - Input state : 
	Port: attention_Pipeline_VITIS_LOOP_8_1 : qk_scaled_exp_2_reload | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : qk_scaled_exp_reload | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : qk_scaled_exp_3_reload | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : qk_scaled_exp_1_reload | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : v_load | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : v_load_1 | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : v_load_2 | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : v_load_3 | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : v_load_4 | {1 }
	Port: attention_Pipeline_VITIS_LOOP_8_1 : v_load_5 | {1 }
  - Chain level:
	State 1
		store_ln8 : 1
		i_1 : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		empty : 2
		store_ln8 : 3
	State 2
		mul_ln13_1 : 1
		mul_ln13 : 1
		mul_ln13_2 : 1
	State 3
	State 4
		p_shl : 1
		sub_ln15 : 2
		zext_ln15_1 : 3
		out_r_addr : 4
		store_ln15 : 5
	State 5
		zext_ln15_2 : 1
		out_r_addr_1 : 2
		zext_ln15_3 : 1
		out_r_addr_2 : 2
		store_ln15 : 3
		store_ln15 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_157               |    3    |   165   |    49   |
|    mul   |                grp_fu_161               |    3    |   165   |    49   |
|          |                grp_fu_165               |    3    |   165   |    49   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              add_ln8_fu_191             |    0    |    0    |    9    |
|          |                sum_fu_246               |    0    |    0    |    39   |
|    add   |             add_ln15_fu_253             |    0    |    0    |    10   |
|          |            add_ln15_1_fu_263            |    0    |    0    |    10   |
|          |               sum_7_fu_273              |    0    |    0    |    39   |
|          |               sum_8_fu_279              |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |               tmp_3_fu_208              |    0    |    0    |    32   |
|          |               tmp_4_fu_215              |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln8_fu_185             |    0    |    0    |    9    |
|          |               empty_fu_197              |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |             sub_ln15_fu_235             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|          |         v_load_5_read_read_fu_64        |    0    |    0    |    0    |
|          |         v_load_4_read_read_fu_70        |    0    |    0    |    0    |
|          |         v_load_3_read_read_fu_76        |    0    |    0    |    0    |
|          |         v_load_2_read_read_fu_82        |    0    |    0    |    0    |
|   read   |         v_load_1_read_read_fu_88        |    0    |    0    |    0    |
|          |          v_load_read_read_fu_94         |    0    |    0    |    0    |
|          | qk_scaled_exp_1_reload_read_read_fu_100 |    0    |    0    |    0    |
|          | qk_scaled_exp_3_reload_read_read_fu_106 |    0    |    0    |    0    |
|          |  qk_scaled_exp_reload_read_read_fu_112  |    0    |    0    |    0    |
|          | qk_scaled_exp_2_reload_read_read_fu_118 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             zext_ln15_fu_221            |    0    |    0    |    0    |
|   zext   |            zext_ln15_1_fu_241           |    0    |    0    |    0    |
|          |            zext_ln15_2_fu_258           |    0    |    0    |    0    |
|          |            zext_ln15_3_fu_268           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln15_fu_224            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|               p_shl_fu_227              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    9    |   495   |   385   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           empty_reg_352           |    1   |
|            i_1_reg_342            |    2   |
|             i_reg_285             |    2   |
|          icmp_ln8_reg_348         |    1   |
|         mul_ln13_2_reg_372        |   32   |
|         mul_ln13_5_reg_383        |   32   |
|qk_scaled_exp_1_reload_read_reg_322|   32   |
|qk_scaled_exp_2_reload_read_reg_337|   32   |
|qk_scaled_exp_3_reload_read_reg_327|   32   |
| qk_scaled_exp_reload_read_reg_332 |   32   |
|              reg_169              |   32   |
|              reg_173              |   32   |
|          sub_ln15_reg_377         |    3   |
|           tmp_3_reg_358           |   32   |
|           tmp_4_reg_365           |   32   |
|       v_load_1_read_reg_312       |   32   |
|       v_load_2_read_reg_307       |   32   |
|       v_load_3_read_reg_302       |   32   |
|       v_load_4_read_reg_297       |   32   |
|       v_load_5_read_reg_292       |   32   |
|        v_load_read_reg_317        |   32   |
+-----------------------------------+--------+
|               Total               |   521  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_131 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   550  || 3.19457 ||    0    ||    87   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   495  |   385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   87   |
|  Register |    -   |    -   |   521  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  1016  |   472  |
+-----------+--------+--------+--------+--------+
