# ğŸ§© Digilent Basys3 

<img width="600" height="376" alt="basys-3-2" src="https://github.com/user-attachments/assets/32f80ba8-0add-4b61-a1a8-08d3c30d0bd7" />

### <a href="https://digilent.com/reference/programmable-logic/basys-3/start">Digilent Basys3</a>
   * AMD Artixâ„¢ 7 FPGA Trainer Board
   * Features
      * On-chip analog-to-digital converter
   * Key Specifications
      * FPGA Part # XC7A35T-1CPG236C
      * Logic Cells 33,280 in 5200 slices
      * Block RAM 1,800 Kbits
      * DSP Slices 90
      * Internal clock 450 MHz+
   * Connectivity and Onboard I/O
      * Pmod Connectors 3
      * Switches 16
      * Buttons 5
      * User LED 16
      * 7-Seg Display 4-Digit
      * VGA 12-bit
      * USB HID Host (KB/Mouse/Mass Storage)
   * Electrical
      * Power USB 5v (Pins)
      * Logic Level 3.3v


### Basys 3 Abacus Demo


### Basys 3 VGA Pattern Generator

<img width="827" height="627" alt="vga_001" src="https://github.com/user-attachments/assets/2f804cfd-6d39-459f-a721-455779fb1d30" />
<br>
<img width="814" height="389" alt="vga_002" src="https://github.com/user-attachments/assets/ae011cfc-9a2c-4376-bc60-b3dad438e386" />
<br>

<img width="771" height="372" alt="vga_timing_001" src="https://github.com/user-attachments/assets/ce4594bb-a70c-4854-90a2-7f7a72c95836" />
<br>
<img width="758" height="147" alt="vga_timing_002" src="https://github.com/user-attachments/assets/010bc287-b433-4d71-a1fa-a7e4bfedc50f" />
<br>
<img width="717" height="707" alt="vga_timing_003" src="https://github.com/user-attachments/assets/9467e56a-32d6-41a1-b90a-1b8019415282" />
<br>
<img width="674" height="182" alt="vga_timing_004" src="https://github.com/user-attachments/assets/0715d805-37d9-424f-bb67-1f1e227d665d" />
<br>
<img width="603" height="505" alt="vga_timing_005" src="https://github.com/user-attachments/assets/6497a716-d4bf-428d-9f8f-b8bf0e88bf54" />
<br>
<img width="579" height="373" alt="vga_timing_006" src="https://github.com/user-attachments/assets/5b898d84-84fe-4417-9ec0-dadc8e2f023e" />
<br>


```verilog
VGA Pattern

module vga_colorbar_top(
    input clk,          // 100MHz í´ëŸ­
    input reset,        // ë¦¬ì…‹ ì‹ í˜¸
    output [3:0] vga_r, // VGA ë¹¨ê°„ìƒ‰ (4ë¹„íŠ¸)
    output [3:0] vga_g, // VGA ì´ˆë¡ìƒ‰ (4ë¹„íŠ¸)
    output [3:0] vga_b, // VGA íŒŒë€ìƒ‰ (4ë¹„íŠ¸)
    output vga_hsync,   // ìˆ˜í‰ ë™ê¸° ì‹ í˜¸
    output vga_vsync    // ìˆ˜ì§ ë™ê¸° ì‹ í˜¸
);

    // ë‚´ë¶€ ì‹ í˜¸ë“¤
    wire clk_25MHz;         // 25MHz VGA í´ëŸ­
    wire [9:0] h_count;     // ìˆ˜í‰ í”½ì…€ ì¹´ìš´í„°
    wire [9:0] v_count;     // ìˆ˜ì§ ë¼ì¸ ì¹´ìš´í„°
    wire video_on;          // ë¹„ë””ì˜¤ í™œì„± ì˜ì—­ ì‹ í˜¸
    wire [11:0] rgb_out;    // RGB ì¶œë ¥ (ê°ê° 4ë¹„íŠ¸)

    // í´ëŸ­ ë¶„ì£¼ê¸° - 100MHzë¥¼ 25MHzë¡œ ë³€í™˜
    clk_divider clk_div_inst (
        .clk_in(clk),
        .reset(reset),
        .clk_out(clk_25MHz)
    );

    // VGA íƒ€ì´ë° ìƒì„±ê¸°
    vga_timing vga_timing_inst (
        .clk(clk_25MHz),
        .reset(reset),
        .h_count(h_count),
        .v_count(v_count),
        .hsync(vga_hsync),
        .vsync(vga_vsync),
        .video_on(video_on)
    );

    // ì»¬ëŸ¬ë°” íŒ¨í„´ ìƒì„±ê¸°
    colorbar_generator colorbar_gen_inst (
        .h_count(h_count),
        .v_count(v_count),
        .video_on(video_on),
        .rgb_out(rgb_out)
    );

    // RGB ì¶œë ¥ í• ë‹¹
    assign vga_r = rgb_out[11:8];
    assign vga_g = rgb_out[7:4];
    assign vga_b = rgb_out[3:0];

endmodule

// í´ëŸ­ ë¶„ì£¼ê¸° ëª¨ë“ˆ
module clk_divider(
    input clk_in,       // 100MHz ì…ë ¥ í´ëŸ­
    input reset,
    output reg clk_out  // 25MHz ì¶œë ¥ í´ëŸ­
);
   
    reg [1:0] counter;
   
    always @(posedge clk_in or posedge reset) begin
        if (reset) begin
            counter <= 0;
            clk_out <= 0;
        end else begin
            counter <= counter + 1;
            if (counter == 1) begin  // 100MHz / 4 = 25MHz
                clk_out <= ~clk_out;
                counter <= 0;
            end
        end
    end
   
endmodule

// VGA íƒ€ì´ë° ìƒì„±ê¸°
module vga_timing(
    input clk,              // 25MHz í´ëŸ­
    input reset,
    output reg [9:0] h_count,   // ìˆ˜í‰ í”½ì…€ ì¹´ìš´í„°
    output reg [9:0] v_count,   // ìˆ˜ì§ ë¼ì¸ ì¹´ìš´í„°
    output reg hsync,           // ìˆ˜í‰ ë™ê¸° ì‹ í˜¸
    output reg vsync,           // ìˆ˜ì§ ë™ê¸° ì‹ í˜¸
    output video_on             // ë¹„ë””ì˜¤ í™œì„± ì˜ì—­
);

    // VGA 640x480 @ 60Hz íƒ€ì´ë° íŒŒë¼ë¯¸í„°
    localparam H_DISPLAY = 640;     // ìˆ˜í‰ ë””ìŠ¤í”Œë ˆì´ ì˜ì—­
    localparam H_FRONT = 16;        // ìˆ˜í‰ í”„ë¡ íŠ¸ í¬ì¹˜
    localparam H_SYNC = 96;         // ìˆ˜í‰ ë™ê¸° í„ìŠ¤
    localparam H_BACK = 48;         // ìˆ˜í‰ ë°± í¬ì¹˜
    localparam H_TOTAL = 800;       // ì´ ìˆ˜í‰ í”½ì…€
   
    localparam V_DISPLAY = 480;     // ìˆ˜ì§ ë””ìŠ¤í”Œë ˆì´ ì˜ì—­
    localparam V_FRONT = 10;        // ìˆ˜ì§ í”„ë¡ íŠ¸ í¬ì¹˜
    localparam V_SYNC = 2;          // ìˆ˜ì§ ë™ê¸° í„ìŠ¤
    localparam V_BACK = 33;         // ìˆ˜ì§ ë°± í¬ì¹˜
    localparam V_TOTAL = 525;       // ì´ ìˆ˜ì§ ë¼ì¸
   
    // ìˆ˜í‰ ë° ìˆ˜ì§ ì¹´ìš´í„°
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            h_count <= 0;
            v_count <= 0;
        end else begin
            if (h_count == H_TOTAL - 1) begin
                h_count <= 0;
                if (v_count == V_TOTAL - 1)
                    v_count <= 0;
                else
                    v_count <= v_count + 1;
            end else begin
                h_count <= h_count + 1;
            end
        end
    end
   
    // ë™ê¸° ì‹ í˜¸ ìƒì„±
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            hsync <= 1;
            vsync <= 1;
        end else begin
            // ìˆ˜í‰ ë™ê¸° (negative polarity)
            hsync <= ~((h_count >= H_DISPLAY + H_FRONT) &&
                      (h_count < H_DISPLAY + H_FRONT + H_SYNC));
           
            // ìˆ˜ì§ ë™ê¸° (negative polarity)
            vsync <= ~((v_count >= V_DISPLAY + V_FRONT) &&
                      (v_count < V_DISPLAY + V_FRONT + V_SYNC));
        end
    end
   
    // ë¹„ë””ì˜¤ í™œì„± ì˜ì—­ ì‹ í˜¸
    assign video_on = (h_count < H_DISPLAY) && (v_count < V_DISPLAY);
   
endmodule

// ì»¬ëŸ¬ë°” íŒ¨í„´ ìƒì„±ê¸°
module colorbar_generator(
    input [9:0] h_count,    // ìˆ˜í‰ í”½ì…€ ìœ„ì¹˜
    input [9:0] v_count,    // ìˆ˜ì§ í”½ì…€ ìœ„ì¹˜
    input video_on,         // ë¹„ë””ì˜¤ í™œì„± ì˜ì—­
    output reg [11:0] rgb_out   // RGB ì¶œë ¥ (4:4:4)
);

    // ì»¬ëŸ¬ë°” ë„ˆë¹„ (640/8 = 80í”½ì…€)
    localparam BAR_WIDTH = 80;
   
    always @(*) begin
        if (!video_on) begin
            rgb_out = 12'h000;  // ë¹„í™œì„± ì˜ì—­ì€ ê²€ì€ìƒ‰
        end else begin
            // ìˆ˜í‰ ìœ„ì¹˜ì— ë”°ë¼ ì»¬ëŸ¬ë°” ê²°ì •
            case (h_count / BAR_WIDTH)
                0: rgb_out = 12'hFFF;  // í°ìƒ‰
                1: rgb_out = 12'hFF0;  // ë…¸ë€ìƒ‰
                2: rgb_out = 12'h0FF;  // ì‹œì•ˆìƒ‰
                3: rgb_out = 12'h0F0;  // ì´ˆë¡ìƒ‰
                4: rgb_out = 12'hF0F;  // ë§ˆì  íƒ€ìƒ‰
                5: rgb_out = 12'hF00;  // ë¹¨ê°„ìƒ‰
                6: rgb_out = 12'h00F;  // íŒŒë€ìƒ‰
                7: rgb_out = 12'h000;  // ê²€ì€ìƒ‰
                default: rgb_out = 12'h000;
            endcase
        end
    end
   
endmodule
```
