

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_calc_std'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_std  |        ?|        ?|        17|          6|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 6, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%accum = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103]   --->   Operation 20 'alloca' 'accum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 21 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_val"   --->   Operation 22 'read' 'mean_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 23 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln105 = store i31 0, i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 24 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln103 = store i32 0, i32 %accum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103]   --->   Operation 25 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 28 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln105 = icmp_slt  i32 %zext_ln105, i32 %n_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 29 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.end24.loopexit.exitStub, void %for.inc22.split" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 30 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 31 'partselect' 'lshr_ln2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i8 %lshr_ln2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 32 'zext' 'zext_ln105_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 33 'getelementptr' 'data_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 34 'getelementptr' 'data_1_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 35 'getelementptr' 'data_2_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 36 'getelementptr' 'data_3_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 37 'load' 'data_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 38 'load' 'data_1_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 39 'load' 'data_2_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 40 'load' 'data_3_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 41 [1/1] (2.52ns)   --->   "%add_ln105 = add i31 %i, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 41 'add' 'add_ln105' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 42 'trunc' 'trunc_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 43 'load' 'data_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 44 'load' 'data_1_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 45 'load' 'data_2_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 46 'load' 'data_3_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln105" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 47 'sparsemux' 'tmp_1' <Predicate = (icmp_ln105)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln105 = store i31 %add_ln105, i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 48 'store' 'store_ln105' <Predicate = (icmp_ln105)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 49 [5/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 49 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 50 [4/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 50 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 51 [3/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 51 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 52 [2/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 52 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [1/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 53 'fsub' 'diff' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 54 [4/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 55 [3/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 56 [2/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 57 [1/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%accum_load_1 = load i32 %accum"   --->   Operation 68 'load' 'accum_load_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_out, i32 %accum_load_1"   --->   Operation 69 'write' 'write_ln0' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (!icmp_ln105)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%accum_load = load i32 %accum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 58 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [5/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 59 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 60 [4/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 60 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 61 [3/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 61 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 62 [2/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 62 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 63 [1/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 63 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.58>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:106]   --->   Operation 64 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 65 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln103 = store i32 %accum_1, i32 %accum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103]   --->   Operation 66 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc22" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 67 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accum              (alloca       ) [ 011111111111111111]
i_2                (alloca       ) [ 011000000000000000]
mean_val_read      (read         ) [ 011111110000000000]
n_read             (read         ) [ 000000000000000000]
store_ln105        (store        ) [ 000000000000000000]
store_ln103        (store        ) [ 000000000000000000]
br_ln0             (br           ) [ 000000000000000000]
i                  (load         ) [ 001000000000000000]
zext_ln105         (zext         ) [ 000000000000000000]
icmp_ln105         (icmp         ) [ 011111111111000000]
br_ln105           (br           ) [ 000000000000000000]
lshr_ln2           (partselect   ) [ 000000000000000000]
zext_ln105_1       (zext         ) [ 000000000000000000]
data_addr          (getelementptr) [ 001000000000000000]
data_1_addr        (getelementptr) [ 001000000000000000]
data_2_addr        (getelementptr) [ 001000000000000000]
data_3_addr        (getelementptr) [ 001000000000000000]
add_ln105          (add          ) [ 000000000000000000]
trunc_ln105        (trunc        ) [ 000000000000000000]
data_load          (load         ) [ 000000000000000000]
data_1_load        (load         ) [ 000000000000000000]
data_2_load        (load         ) [ 000000000000000000]
data_3_load        (load         ) [ 000000000000000000]
tmp_1              (sparsemux    ) [ 010111110000000000]
store_ln105        (store        ) [ 000000000000000000]
diff               (fsub         ) [ 001111001111000000]
mul                (fmul         ) [ 011110100000111110]
accum_load         (load         ) [ 011110000000011110]
accum_1            (fadd         ) [ 000001000000000001]
specpipeline_ln106 (specpipeline ) [ 000000000000000000]
specloopname_ln105 (specloopname ) [ 000000000000000000]
store_ln103        (store        ) [ 000000000000000000]
br_ln105           (br           ) [ 000000000000000000]
accum_load_1       (load         ) [ 000000000000000000]
write_ln0          (write        ) [ 000000000000000000]
ret_ln0            (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mean_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="accum_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="accum_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mean_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="n_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="87" class="1004" name="data_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data_2_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_3_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="diff/3 accum_1/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln105_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="31" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln103_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="0"/>
<pin id="159" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln105_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln105_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lshr_ln2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln105_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln105_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="1"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln105_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="1"/>
<pin id="195" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="2" slack="0"/>
<pin id="201" dir="0" index="4" bw="32" slack="0"/>
<pin id="202" dir="0" index="5" bw="2" slack="0"/>
<pin id="203" dir="0" index="6" bw="32" slack="0"/>
<pin id="204" dir="0" index="7" bw="2" slack="0"/>
<pin id="205" dir="0" index="8" bw="32" slack="0"/>
<pin id="206" dir="0" index="9" bw="32" slack="0"/>
<pin id="207" dir="0" index="10" bw="2" slack="0"/>
<pin id="208" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln105_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="31" slack="1"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="accum_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="11"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln103_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="16"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/17 "/>
</bind>
</comp>

<comp id="233" class="1004" name="accum_load_1_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="10"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_1/11 "/>
</bind>
</comp>

<comp id="237" class="1005" name="accum_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="mean_val_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2"/>
<pin id="254" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mean_val_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="1"/>
<pin id="259" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="263" class="1005" name="icmp_ln105_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="267" class="1005" name="data_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="data_1_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="data_2_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="282" class="1005" name="data_3_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="diff_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="298" class="1005" name="mul_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="303" class="1005" name="accum_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="accum_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="87" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="94" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="101" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="108" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="74" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="157" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="211"><net_src comp="115" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="213"><net_src comp="121" pin="3"/><net_sink comp="196" pin=4"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="215"><net_src comp="127" pin="3"/><net_sink comp="196" pin=6"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="217"><net_src comp="133" pin="3"/><net_sink comp="196" pin=8"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="219"><net_src comp="193" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="224"><net_src comp="188" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="240"><net_src comp="60" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="64" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="255"><net_src comp="68" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="260"><net_src comp="157" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="266"><net_src comp="164" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="87" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="275"><net_src comp="94" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="280"><net_src comp="101" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="285"><net_src comp="108" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="290"><net_src comp="196" pin="11"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="295"><net_src comp="139" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="301"><net_src comp="143" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="306"><net_src comp="225" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="311"><net_src comp="139" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_out | {11 }
 - Input state : 
	Port: calculate_statistics_Pipeline_calc_std : n | {1 }
	Port: calculate_statistics_Pipeline_calc_std : data | {1 2 }
	Port: calculate_statistics_Pipeline_calc_std : data_1 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_std : data_2 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_std : data_3 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_std : mean_val | {1 }
  - Chain level:
	State 1
		store_ln105 : 1
		store_ln103 : 1
		i : 1
		zext_ln105 : 2
		icmp_ln105 : 3
		br_ln105 : 4
		lshr_ln2 : 2
		zext_ln105_1 : 3
		data_addr : 4
		data_1_addr : 4
		data_2_addr : 4
		data_3_addr : 4
		data_load : 5
		data_1_load : 5
		data_2_load : 5
		data_3_load : 5
	State 2
		tmp_1 : 1
		store_ln105 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
		accum_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_139        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_143        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln105_fu_164    |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln105_fu_188     |    0    |    0    |    38   |
|----------|--------------------------|---------|---------|---------|
| sparsemux|       tmp_1_fu_196       |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|   read   | mean_val_read_read_fu_68 |    0    |    0    |    0    |
|          |     n_read_read_fu_74    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_80  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln105_fu_160    |    0    |    0    |    0    |
|          |    zext_ln105_1_fu_180   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      lshr_ln2_fu_170     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln105_fu_193    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   348   |   808   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   accum_1_reg_308   |   32   |
|  accum_load_reg_303 |   32   |
|    accum_reg_237    |   32   |
| data_1_addr_reg_272 |    8   |
| data_2_addr_reg_277 |    8   |
| data_3_addr_reg_282 |    8   |
|  data_addr_reg_267  |    8   |
|     diff_reg_292    |   32   |
|     i_2_reg_245     |   31   |
|      i_reg_257      |   31   |
|  icmp_ln105_reg_263 |    1   |
|mean_val_read_reg_252|   32   |
|     mul_reg_298     |   32   |
|    tmp_1_reg_287    |   32   |
+---------------------+--------+
|        Total        |   319  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_121 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_127 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_133 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_139    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_139    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   224  ||  9.6473 ||    0    ||    59   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   808  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   59   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   667  |   867  |
+-----------+--------+--------+--------+--------+
