Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 26 19:27:38 2026
| Host         : S4dGonzalo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MusicSystem_top_timing_summary_routed.rpt -pb MusicSystem_top_timing_summary_routed.pb -rpx MusicSystem_top_timing_summary_routed.rpx -warn_on_violation
| Design       : MusicSystem_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.112        0.000                      0                  109        0.114        0.000                      0                  109        3.750        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.112        0.000                      0                  109        0.114        0.000                      0                  109        3.750        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.059ns (30.089%)  route 4.784ns (69.911%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.453    11.874    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.124    11.998 r  U_PATH/counter_freq[2]_i_1/O
                         net (fo=1, routed)           0.000    11.998    U_PATH/counter_freq[2]_i_1_n_0
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y39          FDCE (Setup_fdce_C_D)        0.029    15.110    U_PATH/counter_freq_reg[2]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 2.085ns (30.354%)  route 4.784ns (69.646%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.453    11.874    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.150    12.024 r  U_PATH/counter_freq[3]_i_1/O
                         net (fo=1, routed)           0.000    12.024    U_PATH/counter_freq[3]_i_1_n_0
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y39          FDCE (Setup_fdce_C_D)        0.075    15.156    U_PATH/counter_freq_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.059ns (30.266%)  route 4.744ns (69.734%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.413    11.834    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124    11.958 r  U_PATH/counter_freq[0]_i_1/O
                         net (fo=1, routed)           0.000    11.958    U_PATH/counter_freq[0]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y39          FDCE (Setup_fdce_C_D)        0.029    15.110    U_PATH/counter_freq_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 2.053ns (30.205%)  route 4.744ns (69.795%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.413    11.834    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.118    11.952 r  U_PATH/counter_freq[1]_i_1/O
                         net (fo=1, routed)           0.000    11.952    U_PATH/counter_freq[1]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y39          FDCE (Setup_fdce_C_D)        0.075    15.156    U_PATH/counter_freq_reg[1]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.059ns (30.683%)  route 4.652ns (69.317%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.320    11.742    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.124    11.866 r  U_PATH/counter_freq[4]_i_1/O
                         net (fo=1, routed)           0.000    11.866    U_PATH/counter_freq[4]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.029    15.110    U_PATH/counter_freq_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 2.059ns (30.772%)  route 4.632ns (69.228%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.301    11.722    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.124    11.846 r  U_PATH/counter_freq[6]_i_1/O
                         net (fo=1, routed)           0.000    11.846    U_PATH/counter_freq[6]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[6]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    15.112    U_PATH/counter_freq_reg[6]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.085ns (31.040%)  route 4.632ns (68.960%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.301    11.722    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.150    11.872 r  U_PATH/counter_freq[7]_i_1/O
                         net (fo=1, routed)           0.000    11.872    U_PATH/counter_freq[7]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[7]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.075    15.156    U_PATH/counter_freq_reg[7]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 2.053ns (30.621%)  route 4.652ns (69.379%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_PATH/addr_ptr_reg[0]/Q
                         net (fo=10, routed)          1.054     6.727    U_PATH/song_ram_reg_0_63_0_0/A0
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.851 r  U_PATH/song_ram_reg_0_63_0_0/SP/O
                         net (fo=18, routed)          0.634     7.485    U_PATH/current_note0[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.118     7.603 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     8.634    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     8.960 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     9.573    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.080 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.080    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.194    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.320    11.742    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.118    11.860 r  U_PATH/counter_freq[5]_i_1/O
                         net (fo=1, routed)           0.000    11.860    U_PATH/counter_freq[5]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515    14.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[5]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.075    15.156    U_PATH/counter_freq_reg[5]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 2.696ns (40.516%)  route 3.958ns (59.484%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  U_PATH/addr_ptr_reg[3]/Q
                         net (fo=8, routed)           0.709     6.342    U_PATH/song_ram_reg_0_63_1_1/A3
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.600     6.941 r  U_PATH/song_ram_reg_0_63_1_1/SP/O
                         net (fo=2, routed)           0.437     7.379    U_PATH/current_note0[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.117     7.496 r  U_PATH/toggle_spkr1_carry_i_10/O
                         net (fo=32, routed)          0.871     8.366    U_PATH/current_note__3[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.331     8.697 r  U_PATH/toggle_spkr1_carry__0_i_4/O
                         net (fo=1, routed)           0.555     9.252    U_PATH/toggle_spkr1_carry__0_i_4_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.778 r  U_PATH/toggle_spkr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.778    U_PATH/toggle_spkr1_carry__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.049 r  U_PATH/toggle_spkr1_carry__1/CO[0]
                         net (fo=33, routed)          1.385    11.435    U_PATH/toggle_spkr1_carry__1_n_3
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.373    11.808 r  U_PATH/counter_freq[20]_i_1/O
                         net (fo=1, routed)           0.000    11.808    U_PATH/counter_freq[20]_i_1_n_0
    SLICE_X7Y43          FDCE                                         r  U_PATH/counter_freq_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517    14.858    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  U_PATH/counter_freq_reg[20]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.031    15.114    U_PATH/counter_freq_reg[20]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 U_PATH/addr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/counter_freq_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.696ns (40.522%)  route 3.957ns (59.478%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  U_PATH/addr_ptr_reg[3]/Q
                         net (fo=8, routed)           0.709     6.342    U_PATH/song_ram_reg_0_63_1_1/A3
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.600     6.941 r  U_PATH/song_ram_reg_0_63_1_1/SP/O
                         net (fo=2, routed)           0.437     7.379    U_PATH/current_note0[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.117     7.496 r  U_PATH/toggle_spkr1_carry_i_10/O
                         net (fo=32, routed)          0.871     8.366    U_PATH/current_note__3[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.331     8.697 r  U_PATH/toggle_spkr1_carry__0_i_4/O
                         net (fo=1, routed)           0.555     9.252    U_PATH/toggle_spkr1_carry__0_i_4_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.778 r  U_PATH/toggle_spkr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.778    U_PATH/toggle_spkr1_carry__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.049 r  U_PATH/toggle_spkr1_carry__1/CO[0]
                         net (fo=33, routed)          1.384    11.434    U_PATH/toggle_spkr1_carry__1_n_3
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.373    11.807 r  U_PATH/counter_freq[18]_i_1/O
                         net (fo=1, routed)           0.000    11.807    U_PATH/counter_freq[18]_i_1_n_0
    SLICE_X7Y43          FDCE                                         r  U_PATH/counter_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517    14.858    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  U_PATH/counter_freq_reg[18]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.031    15.114    U_PATH/counter_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  3.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.517%)  route 0.273ns (62.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.475    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_PATH/addr_ptr_reg[1]/Q
                         net (fo=9, routed)           0.273     1.912    U_PATH/song_ram_reg_0_63_0_0/A1
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_0_0/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.798    U_PATH/song_ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.517%)  route 0.273ns (62.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.475    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_PATH/addr_ptr_reg[1]/Q
                         net (fo=9, routed)           0.273     1.912    U_PATH/song_ram_reg_0_63_1_1/A1
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_1_1/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.798    U_PATH/song_ram_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.517%)  route 0.273ns (62.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.475    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_PATH/addr_ptr_reg[1]/Q
                         net (fo=9, routed)           0.273     1.912    U_PATH/song_ram_reg_0_63_2_2/A1
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_2_2/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.798    U_PATH/song_ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.517%)  route 0.273ns (62.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.475    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  U_PATH/addr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_PATH/addr_ptr_reg[1]/Q
                         net (fo=9, routed)           0.273     1.912    U_PATH/song_ram_reg_0_63_3_3/A1
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_3_3/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.798    U_PATH/song_ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_0_0/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (51.996%)  route 0.151ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_PATH/addr_ptr_reg[5]/Q
                         net (fo=6, routed)           0.151     1.790    U_PATH/song_ram_reg_0_63_0_0/A5
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_0_0/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.659    U_PATH/song_ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_1_1/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (51.996%)  route 0.151ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_PATH/addr_ptr_reg[5]/Q
                         net (fo=6, routed)           0.151     1.790    U_PATH/song_ram_reg_0_63_1_1/A5
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_1_1/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_1_1/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.659    U_PATH/song_ram_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_2_2/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (51.996%)  route 0.151ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_PATH/addr_ptr_reg[5]/Q
                         net (fo=6, routed)           0.151     1.790    U_PATH/song_ram_reg_0_63_2_2/A5
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_2_2/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_2_2/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.659    U_PATH/song_ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_3_3/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (51.996%)  route 0.151ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_PATH/addr_ptr_reg[5]/Q
                         net (fo=6, routed)           0.151     1.790    U_PATH/song_ram_reg_0_63_3_3/A5
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_3_3/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_3_3/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.659    U_PATH/song_ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.489%)  route 0.231ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_PATH/addr_ptr_reg[4]/Q
                         net (fo=7, routed)           0.231     1.869    U_PATH/song_ram_reg_0_63_0_0/A4
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_0_0/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    U_PATH/song_ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_PATH/addr_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PATH/song_ram_reg_0_63_1_1/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.489%)  route 0.231ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_PATH/addr_ptr_reg[4]/Q
                         net (fo=7, routed)           0.231     1.869    U_PATH/song_ram_reg_0_63_1_1/A4
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_1_1/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    U_PATH/song_ram_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y38    U_CTRL/tempo_cnt_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y40    U_CTRL/tempo_cnt_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y39    U_CTRL/tempo_cnt_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y39    U_CTRL/tempo_cnt_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y40    U_CTRL/tempo_cnt_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41    U_CTRL/tempo_cnt_reg[14]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y36    U_PATH/song_ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X1Y35    U_CTRL/FSM_onehot_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PATH/toggle_spkr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 3.961ns (45.742%)  route 4.698ns (54.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.635     5.156    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  U_PATH/toggle_spkr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_PATH/toggle_spkr_reg/Q
                         net (fo=2, routed)           4.698    10.311    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.816 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.816    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 3.961ns (58.875%)  route 2.767ns (41.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_CTRL/FSM_onehot_state_reg[1]/Q
                         net (fo=42, routed)          2.767     8.377    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.882 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.882    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 3.986ns (60.867%)  route 2.563ns (39.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_CTRL/FSM_onehot_state_reg[2]/Q
                         net (fo=60, routed)          2.563     8.173    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.703 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.703    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.372ns (62.914%)  route 0.809ns (37.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CTRL/FSM_onehot_state_reg[2]/Q
                         net (fo=60, routed)          0.809     2.424    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.654 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.654    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.347ns (61.207%)  route 0.854ns (38.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CTRL/FSM_onehot_state_reg[1]/Q
                         net (fo=42, routed)          0.854     2.469    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.675 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.675    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PATH/toggle_spkr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.347ns (42.515%)  route 1.821ns (57.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  U_PATH/toggle_spkr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_PATH/toggle_spkr_reg/Q
                         net (fo=2, routed)           1.821     3.439    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.645 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.645    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.884ns  (logic 2.930ns (32.981%)  route 5.954ns (67.019%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.453     8.734    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.150     8.884 r  U_PATH/counter_freq[3]_i_1/O
                         net (fo=1, routed)           0.000     8.884    U_PATH/counter_freq[3]_i_1_n_0
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.858ns  (logic 2.904ns (32.784%)  route 5.954ns (67.216%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.453     8.734    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.858 r  U_PATH/counter_freq[2]_i_1/O
                         net (fo=1, routed)           0.000     8.858    U_PATH/counter_freq[2]_i_1_n_0
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  U_PATH/counter_freq_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.818ns  (logic 2.904ns (32.932%)  route 5.914ns (67.068%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.413     8.694    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     8.818 r  U_PATH/counter_freq[0]_i_1/O
                         net (fo=1, routed)           0.000     8.818    U_PATH/counter_freq[0]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.812ns  (logic 2.898ns (32.887%)  route 5.914ns (67.113%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.413     8.694    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.118     8.812 r  U_PATH/counter_freq[1]_i_1/O
                         net (fo=1, routed)           0.000     8.812    U_PATH/counter_freq[1]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  U_PATH/counter_freq_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.732ns  (logic 2.930ns (33.554%)  route 5.802ns (66.446%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.301     8.582    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.150     8.732 r  U_PATH/counter_freq[7]_i_1/O
                         net (fo=1, routed)           0.000     8.732    U_PATH/counter_freq[7]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.725ns  (logic 2.904ns (33.281%)  route 5.821ns (66.719%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.320     8.601    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.124     8.725 r  U_PATH/counter_freq[4]_i_1/O
                         net (fo=1, routed)           0.000     8.725    U_PATH/counter_freq[4]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 2.898ns (33.236%)  route 5.821ns (66.764%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.320     8.601    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.118     8.719 r  U_PATH/counter_freq[5]_i_1/O
                         net (fo=1, routed)           0.000     8.719    U_PATH/counter_freq[5]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.706ns  (logic 2.904ns (33.356%)  route 5.802ns (66.644%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.301     8.582    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.124     8.706 r  U_PATH/counter_freq[6]_i_1/O
                         net (fo=1, routed)           0.000     8.706    U_PATH/counter_freq[6]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.515     4.856    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  U_PATH/counter_freq_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.630ns  (logic 2.932ns (33.973%)  route 5.698ns (66.027%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.197     8.478    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     8.630 r  U_PATH/counter_freq[25]_i_1/O
                         net (fo=1, routed)           0.000     8.630    U_PATH/counter_freq[25]_i_1_n_0
    SLICE_X7Y44          FDCE                                         r  U_PATH/counter_freq_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517     4.858    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  U_PATH/counter_freq_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/counter_freq_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.628ns  (logic 2.932ns (33.981%)  route 5.696ns (66.019%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          2.858     4.311    U_PATH/sw_IBUF[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.152     4.463 r  U_PATH/toggle_spkr0_carry_i_9/O
                         net (fo=16, routed)          1.031     5.494    U_PATH/current_note__3[0]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.326     5.820 r  U_PATH/toggle_spkr0_carry_i_3/O
                         net (fo=1, routed)           0.612     6.432    U_PATH/toggle_spkr0_carry_i_3_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.939 r  U_PATH/toggle_spkr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    U_PATH/toggle_spkr0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U_PATH/toggle_spkr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_PATH/toggle_spkr0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_PATH/toggle_spkr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_PATH/toggle_spkr0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 f  U_PATH/toggle_spkr0_carry__2/CO[3]
                         net (fo=33, routed)          1.195     8.476    U_PATH/toggle_spkr0_carry__2_n_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     8.628 r  U_PATH/counter_freq[23]_i_1/O
                         net (fo=1, routed)           0.000     8.628    U_PATH/counter_freq[23]_i_1_n_0
    SLICE_X7Y44          FDCE                                         r  U_PATH/counter_freq_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517     4.858    U_PATH/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  U_PATH/counter_freq_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_CTRL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.264ns (29.809%)  route 0.623ns (70.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.623     0.842    U_CTRL/btnL_IBUF
    SLICE_X1Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.887 r  U_CTRL/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.887    U_CTRL/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y35          FDPE                                         r  U_CTRL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDPE                                         r  U_CTRL/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_CTRL/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.264ns (29.775%)  route 0.624ns (70.225%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.624     0.843    U_CTRL/btnL_IBUF
    SLICE_X1Y35          LUT5 (Prop_lut5_I2_O)        0.045     0.888 r  U_CTRL/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.888    U_CTRL/FSM_onehot_state[1]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U_CTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.267ns (27.429%)  route 0.706ns (72.571%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.706     0.928    U_CTRL/btnU_IBUF
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.045     0.973 r  U_CTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.973    U_CTRL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_CTRL/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CTRL/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            U_PATH/song_ram_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.232ns (23.733%)  route 0.745ns (76.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.745     0.977    U_PATH/song_ram_reg_0_63_2_2/D
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_2_2/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_2_2/SP/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U_PATH/addr_ptr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.210ns (20.485%)  route 0.813ns (79.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.813     1.023    U_PATH/AR[0]
    SLICE_X2Y35          FDCE                                         f  U_PATH/addr_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U_PATH/addr_ptr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.210ns (20.485%)  route 0.813ns (79.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.813     1.023    U_PATH/AR[0]
    SLICE_X2Y35          FDCE                                         f  U_PATH/addr_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U_PATH/addr_ptr_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.210ns (20.485%)  route 0.813ns (79.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.813     1.023    U_PATH/AR[0]
    SLICE_X2Y35          FDCE                                         f  U_PATH/addr_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U_PATH/addr_ptr_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.210ns (20.485%)  route 0.813ns (79.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.813     1.023    U_PATH/AR[0]
    SLICE_X2Y35          FDCE                                         f  U_PATH/addr_ptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  U_PATH/addr_ptr_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            U_PATH/song_ram_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.217ns (20.599%)  route 0.835ns (79.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.835     1.052    U_PATH/song_ram_reg_0_63_3_3/D
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_3_3/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_3_3/SP/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            U_PATH/song_ram_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.221ns (20.577%)  route 0.853ns (79.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          0.853     1.074    U_PATH/song_ram_reg_0_63_0_0/D
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     1.988    U_PATH/song_ram_reg_0_63_0_0/WCLK
    SLICE_X2Y36          RAMS64E                                      r  U_PATH/song_ram_reg_0_63_0_0/SP/CLK





