;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* I2C_1 */
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB14_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB14_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB14_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB14_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB14_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB14_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x02
I2C_1_I2C_IRQ__INTC_NUMBER EQU 1
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB11_F1

/* RST_1 */
RST_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
RST_1__0__MASK EQU 0x02
RST_1__0__PC EQU CYREG_PRT3_PC1
RST_1__0__PORT EQU 3
RST_1__0__SHIFT EQU 1
RST_1__AG EQU CYREG_PRT3_AG
RST_1__AMUX EQU CYREG_PRT3_AMUX
RST_1__BIE EQU CYREG_PRT3_BIE
RST_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RST_1__BYP EQU CYREG_PRT3_BYP
RST_1__CTL EQU CYREG_PRT3_CTL
RST_1__DM0 EQU CYREG_PRT3_DM0
RST_1__DM1 EQU CYREG_PRT3_DM1
RST_1__DM2 EQU CYREG_PRT3_DM2
RST_1__DR EQU CYREG_PRT3_DR
RST_1__INP_DIS EQU CYREG_PRT3_INP_DIS
RST_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RST_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RST_1__LCD_EN EQU CYREG_PRT3_LCD_EN
RST_1__MASK EQU 0x02
RST_1__PORT EQU 3
RST_1__PRT EQU CYREG_PRT3_PRT
RST_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RST_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RST_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RST_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RST_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RST_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RST_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RST_1__PS EQU CYREG_PRT3_PS
RST_1__SHIFT EQU 1
RST_1__SLW EQU CYREG_PRT3_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SCL_2 */
SCL_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SCL_2__0__MASK EQU 0x10
SCL_2__0__PC EQU CYREG_PRT2_PC4
SCL_2__0__PORT EQU 2
SCL_2__0__SHIFT EQU 4
SCL_2__AG EQU CYREG_PRT2_AG
SCL_2__AMUX EQU CYREG_PRT2_AMUX
SCL_2__BIE EQU CYREG_PRT2_BIE
SCL_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCL_2__BYP EQU CYREG_PRT2_BYP
SCL_2__CTL EQU CYREG_PRT2_CTL
SCL_2__DM0 EQU CYREG_PRT2_DM0
SCL_2__DM1 EQU CYREG_PRT2_DM1
SCL_2__DM2 EQU CYREG_PRT2_DM2
SCL_2__DR EQU CYREG_PRT2_DR
SCL_2__INP_DIS EQU CYREG_PRT2_INP_DIS
SCL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCL_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCL_2__LCD_EN EQU CYREG_PRT2_LCD_EN
SCL_2__MASK EQU 0x10
SCL_2__PORT EQU 2
SCL_2__PRT EQU CYREG_PRT2_PRT
SCL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCL_2__PS EQU CYREG_PRT2_PS
SCL_2__SHIFT EQU 4
SCL_2__SLW EQU CYREG_PRT2_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* SDA_2 */
SDA_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SDA_2__0__MASK EQU 0x20
SDA_2__0__PC EQU CYREG_PRT2_PC5
SDA_2__0__PORT EQU 2
SDA_2__0__SHIFT EQU 5
SDA_2__AG EQU CYREG_PRT2_AG
SDA_2__AMUX EQU CYREG_PRT2_AMUX
SDA_2__BIE EQU CYREG_PRT2_BIE
SDA_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SDA_2__BYP EQU CYREG_PRT2_BYP
SDA_2__CTL EQU CYREG_PRT2_CTL
SDA_2__DM0 EQU CYREG_PRT2_DM0
SDA_2__DM1 EQU CYREG_PRT2_DM1
SDA_2__DM2 EQU CYREG_PRT2_DM2
SDA_2__DR EQU CYREG_PRT2_DR
SDA_2__INP_DIS EQU CYREG_PRT2_INP_DIS
SDA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SDA_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SDA_2__LCD_EN EQU CYREG_PRT2_LCD_EN
SDA_2__MASK EQU 0x20
SDA_2__PORT EQU 2
SDA_2__PRT EQU CYREG_PRT2_PRT
SDA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SDA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SDA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SDA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SDA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SDA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SDA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SDA_2__PS EQU CYREG_PRT2_PS
SDA_2__SHIFT EQU 5
SDA_2__SLW EQU CYREG_PRT2_SLW

/* RX_Pin */
RX_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RX_Pin__0__MASK EQU 0x40
RX_Pin__0__PC EQU CYREG_PRT12_PC6
RX_Pin__0__PORT EQU 12
RX_Pin__0__SHIFT EQU 6
RX_Pin__AG EQU CYREG_PRT12_AG
RX_Pin__BIE EQU CYREG_PRT12_BIE
RX_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_Pin__BYP EQU CYREG_PRT12_BYP
RX_Pin__DM0 EQU CYREG_PRT12_DM0
RX_Pin__DM1 EQU CYREG_PRT12_DM1
RX_Pin__DM2 EQU CYREG_PRT12_DM2
RX_Pin__DR EQU CYREG_PRT12_DR
RX_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_Pin__MASK EQU 0x40
RX_Pin__PORT EQU 12
RX_Pin__PRT EQU CYREG_PRT12_PRT
RX_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_Pin__PS EQU CYREG_PRT12_PS
RX_Pin__SHIFT EQU 6
RX_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_Pin__SLW EQU CYREG_PRT12_SLW

/* TX_Pin */
TX_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX_Pin__0__MASK EQU 0x80
TX_Pin__0__PC EQU CYREG_PRT12_PC7
TX_Pin__0__PORT EQU 12
TX_Pin__0__SHIFT EQU 7
TX_Pin__AG EQU CYREG_PRT12_AG
TX_Pin__BIE EQU CYREG_PRT12_BIE
TX_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_Pin__BYP EQU CYREG_PRT12_BYP
TX_Pin__DM0 EQU CYREG_PRT12_DM0
TX_Pin__DM1 EQU CYREG_PRT12_DM1
TX_Pin__DM2 EQU CYREG_PRT12_DM2
TX_Pin__DR EQU CYREG_PRT12_DR
TX_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_Pin__MASK EQU 0x80
TX_Pin__PORT EQU 12
TX_Pin__PRT EQU CYREG_PRT12_PRT
TX_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_Pin__PS EQU CYREG_PRT12_PS
TX_Pin__SHIFT EQU 7
TX_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_Pin__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* LED_Pin */
LED_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_Pin__0__MASK EQU 0x02
LED_Pin__0__PC EQU CYREG_PRT2_PC1
LED_Pin__0__PORT EQU 2
LED_Pin__0__SHIFT EQU 1
LED_Pin__AG EQU CYREG_PRT2_AG
LED_Pin__AMUX EQU CYREG_PRT2_AMUX
LED_Pin__BIE EQU CYREG_PRT2_BIE
LED_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Pin__BYP EQU CYREG_PRT2_BYP
LED_Pin__CTL EQU CYREG_PRT2_CTL
LED_Pin__DM0 EQU CYREG_PRT2_DM0
LED_Pin__DM1 EQU CYREG_PRT2_DM1
LED_Pin__DM2 EQU CYREG_PRT2_DM2
LED_Pin__DR EQU CYREG_PRT2_DR
LED_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Pin__MASK EQU 0x02
LED_Pin__PORT EQU 2
LED_Pin__PRT EQU CYREG_PRT2_PRT
LED_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Pin__PS EQU CYREG_PRT2_PS
LED_Pin__SHIFT EQU 1
LED_Pin__SLW EQU CYREG_PRT2_SLW

/* I2C_OLED */
I2C_OLED_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_OLED_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_OLED_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_OLED_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_OLED_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_OLED_I2C_FF__D EQU CYREG_I2C_D
I2C_OLED_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_OLED_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_OLED_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_OLED_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_OLED_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_OLED_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_OLED_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_OLED_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_OLED_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_OLED_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_OLED_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_OLED_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_OLED_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_OLED_I2C_IRQ__INTC_NUMBER EQU 15
I2C_OLED_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_OLED_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_OLED_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_OLED_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SW_UP_Pin */
SW_UP_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SW_UP_Pin__0__MASK EQU 0x80
SW_UP_Pin__0__PC EQU CYREG_PRT2_PC7
SW_UP_Pin__0__PORT EQU 2
SW_UP_Pin__0__SHIFT EQU 7
SW_UP_Pin__AG EQU CYREG_PRT2_AG
SW_UP_Pin__AMUX EQU CYREG_PRT2_AMUX
SW_UP_Pin__BIE EQU CYREG_PRT2_BIE
SW_UP_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW_UP_Pin__BYP EQU CYREG_PRT2_BYP
SW_UP_Pin__CTL EQU CYREG_PRT2_CTL
SW_UP_Pin__DM0 EQU CYREG_PRT2_DM0
SW_UP_Pin__DM1 EQU CYREG_PRT2_DM1
SW_UP_Pin__DM2 EQU CYREG_PRT2_DM2
SW_UP_Pin__DR EQU CYREG_PRT2_DR
SW_UP_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
SW_UP_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW_UP_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW_UP_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
SW_UP_Pin__MASK EQU 0x80
SW_UP_Pin__PORT EQU 2
SW_UP_Pin__PRT EQU CYREG_PRT2_PRT
SW_UP_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW_UP_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW_UP_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW_UP_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW_UP_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW_UP_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW_UP_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW_UP_Pin__PS EQU CYREG_PRT2_PS
SW_UP_Pin__SHIFT EQU 7
SW_UP_Pin__SLW EQU CYREG_PRT2_SLW

/* X_Dir_Pin */
X_Dir_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
X_Dir_Pin__0__MASK EQU 0x08
X_Dir_Pin__0__PC EQU CYREG_PRT12_PC3
X_Dir_Pin__0__PORT EQU 12
X_Dir_Pin__0__SHIFT EQU 3
X_Dir_Pin__AG EQU CYREG_PRT12_AG
X_Dir_Pin__BIE EQU CYREG_PRT12_BIE
X_Dir_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
X_Dir_Pin__BYP EQU CYREG_PRT12_BYP
X_Dir_Pin__DM0 EQU CYREG_PRT12_DM0
X_Dir_Pin__DM1 EQU CYREG_PRT12_DM1
X_Dir_Pin__DM2 EQU CYREG_PRT12_DM2
X_Dir_Pin__DR EQU CYREG_PRT12_DR
X_Dir_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
X_Dir_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
X_Dir_Pin__MASK EQU 0x08
X_Dir_Pin__PORT EQU 12
X_Dir_Pin__PRT EQU CYREG_PRT12_PRT
X_Dir_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
X_Dir_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
X_Dir_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
X_Dir_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
X_Dir_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
X_Dir_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
X_Dir_Pin__PS EQU CYREG_PRT12_PS
X_Dir_Pin__SHIFT EQU 3
X_Dir_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
X_Dir_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
X_Dir_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
X_Dir_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
X_Dir_Pin__SLW EQU CYREG_PRT12_SLW

/* X_Step_Pin */
X_Step_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
X_Step_Pin__0__MASK EQU 0x04
X_Step_Pin__0__PC EQU CYREG_PRT12_PC2
X_Step_Pin__0__PORT EQU 12
X_Step_Pin__0__SHIFT EQU 2
X_Step_Pin__AG EQU CYREG_PRT12_AG
X_Step_Pin__BIE EQU CYREG_PRT12_BIE
X_Step_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
X_Step_Pin__BYP EQU CYREG_PRT12_BYP
X_Step_Pin__DM0 EQU CYREG_PRT12_DM0
X_Step_Pin__DM1 EQU CYREG_PRT12_DM1
X_Step_Pin__DM2 EQU CYREG_PRT12_DM2
X_Step_Pin__DR EQU CYREG_PRT12_DR
X_Step_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
X_Step_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
X_Step_Pin__MASK EQU 0x04
X_Step_Pin__PORT EQU 12
X_Step_Pin__PRT EQU CYREG_PRT12_PRT
X_Step_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
X_Step_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
X_Step_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
X_Step_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
X_Step_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
X_Step_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
X_Step_Pin__PS EQU CYREG_PRT12_PS
X_Step_Pin__SHIFT EQU 2
X_Step_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
X_Step_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
X_Step_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
X_Step_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
X_Step_Pin__SLW EQU CYREG_PRT12_SLW

/* SW_DOWN_Pin */
SW_DOWN_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SW_DOWN_Pin__0__MASK EQU 0x40
SW_DOWN_Pin__0__PC EQU CYREG_PRT2_PC6
SW_DOWN_Pin__0__PORT EQU 2
SW_DOWN_Pin__0__SHIFT EQU 6
SW_DOWN_Pin__AG EQU CYREG_PRT2_AG
SW_DOWN_Pin__AMUX EQU CYREG_PRT2_AMUX
SW_DOWN_Pin__BIE EQU CYREG_PRT2_BIE
SW_DOWN_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW_DOWN_Pin__BYP EQU CYREG_PRT2_BYP
SW_DOWN_Pin__CTL EQU CYREG_PRT2_CTL
SW_DOWN_Pin__DM0 EQU CYREG_PRT2_DM0
SW_DOWN_Pin__DM1 EQU CYREG_PRT2_DM1
SW_DOWN_Pin__DM2 EQU CYREG_PRT2_DM2
SW_DOWN_Pin__DR EQU CYREG_PRT2_DR
SW_DOWN_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
SW_DOWN_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW_DOWN_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW_DOWN_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
SW_DOWN_Pin__MASK EQU 0x40
SW_DOWN_Pin__PORT EQU 2
SW_DOWN_Pin__PRT EQU CYREG_PRT2_PRT
SW_DOWN_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW_DOWN_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW_DOWN_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW_DOWN_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW_DOWN_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW_DOWN_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW_DOWN_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW_DOWN_Pin__PS EQU CYREG_PRT2_PS
SW_DOWN_Pin__SHIFT EQU 6
SW_DOWN_Pin__SLW EQU CYREG_PRT2_SLW

/* SW_LEFT_Pin */
SW_LEFT_Pin__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SW_LEFT_Pin__0__MASK EQU 0x04
SW_LEFT_Pin__0__PC EQU CYREG_PRT1_PC2
SW_LEFT_Pin__0__PORT EQU 1
SW_LEFT_Pin__0__SHIFT EQU 2
SW_LEFT_Pin__AG EQU CYREG_PRT1_AG
SW_LEFT_Pin__AMUX EQU CYREG_PRT1_AMUX
SW_LEFT_Pin__BIE EQU CYREG_PRT1_BIE
SW_LEFT_Pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SW_LEFT_Pin__BYP EQU CYREG_PRT1_BYP
SW_LEFT_Pin__CTL EQU CYREG_PRT1_CTL
SW_LEFT_Pin__DM0 EQU CYREG_PRT1_DM0
SW_LEFT_Pin__DM1 EQU CYREG_PRT1_DM1
SW_LEFT_Pin__DM2 EQU CYREG_PRT1_DM2
SW_LEFT_Pin__DR EQU CYREG_PRT1_DR
SW_LEFT_Pin__INP_DIS EQU CYREG_PRT1_INP_DIS
SW_LEFT_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SW_LEFT_Pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SW_LEFT_Pin__LCD_EN EQU CYREG_PRT1_LCD_EN
SW_LEFT_Pin__MASK EQU 0x04
SW_LEFT_Pin__PORT EQU 1
SW_LEFT_Pin__PRT EQU CYREG_PRT1_PRT
SW_LEFT_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SW_LEFT_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SW_LEFT_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SW_LEFT_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SW_LEFT_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SW_LEFT_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SW_LEFT_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SW_LEFT_Pin__PS EQU CYREG_PRT1_PS
SW_LEFT_Pin__SHIFT EQU 2
SW_LEFT_Pin__SLW EQU CYREG_PRT1_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

/* Motor_Enable */
Motor_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_Enable_Sync_ctrl_reg__0__POS EQU 0
Motor_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Motor_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Motor_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Motor_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Motor_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Motor_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Motor_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Motor_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Motor_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Motor_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Motor_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_Enable_Sync_ctrl_reg__MASK EQU 0x01
Motor_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* SW_RIGHT_Pin */
SW_RIGHT_Pin__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SW_RIGHT_Pin__0__MASK EQU 0x40
SW_RIGHT_Pin__0__PC EQU CYREG_PRT1_PC6
SW_RIGHT_Pin__0__PORT EQU 1
SW_RIGHT_Pin__0__SHIFT EQU 6
SW_RIGHT_Pin__AG EQU CYREG_PRT1_AG
SW_RIGHT_Pin__AMUX EQU CYREG_PRT1_AMUX
SW_RIGHT_Pin__BIE EQU CYREG_PRT1_BIE
SW_RIGHT_Pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SW_RIGHT_Pin__BYP EQU CYREG_PRT1_BYP
SW_RIGHT_Pin__CTL EQU CYREG_PRT1_CTL
SW_RIGHT_Pin__DM0 EQU CYREG_PRT1_DM0
SW_RIGHT_Pin__DM1 EQU CYREG_PRT1_DM1
SW_RIGHT_Pin__DM2 EQU CYREG_PRT1_DM2
SW_RIGHT_Pin__DR EQU CYREG_PRT1_DR
SW_RIGHT_Pin__INP_DIS EQU CYREG_PRT1_INP_DIS
SW_RIGHT_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SW_RIGHT_Pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SW_RIGHT_Pin__LCD_EN EQU CYREG_PRT1_LCD_EN
SW_RIGHT_Pin__MASK EQU 0x40
SW_RIGHT_Pin__PORT EQU 1
SW_RIGHT_Pin__PRT EQU CYREG_PRT1_PRT
SW_RIGHT_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SW_RIGHT_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SW_RIGHT_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SW_RIGHT_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SW_RIGHT_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SW_RIGHT_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SW_RIGHT_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SW_RIGHT_Pin__PS EQU CYREG_PRT1_PS
SW_RIGHT_Pin__SHIFT EQU 6
SW_RIGHT_Pin__SLW EQU CYREG_PRT1_SLW

/* Display_Refresh_Timer */
Display_Refresh_Timer_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Display_Refresh_Timer_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Display_Refresh_Timer_Int__INTC_MASK EQU 0x01
Display_Refresh_Timer_Int__INTC_NUMBER EQU 0
Display_Refresh_Timer_Int__INTC_PRIOR_NUM EQU 7
Display_Refresh_Timer_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Display_Refresh_Timer_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Display_Refresh_Timer_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Display_Refresh_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Display_Refresh_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Display_Refresh_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Display_Refresh_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Display_Refresh_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Display_Refresh_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Display_Refresh_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Display_Refresh_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Display_Refresh_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Display_Refresh_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Display_Refresh_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Display_Refresh_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Display_Refresh_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Display_Refresh_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Display_Refresh_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Display_Refresh_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Control_Reg_Actual_Degree_X */
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Control_Reg_Actual_Degree_X_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* Control_Reg_Actual_Quarter_X */
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_Actual_Quarter_X_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* Control_Reg_Desired_Degree_X */
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Reg_Desired_Degree_X_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* Control_Reg_Desired_Quarter_X */
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_Desired_Quarter_X_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008002
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
