$date
	Wed Apr 23 09:44:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signext_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " instruct [31:0] $end
$var reg 7 # typ [6:0] $end
$scope module dut $end
$var wire 32 $ instruct [31:0] $end
$var wire 7 % typ [6:0] $end
$var reg 32 & out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b10011 %
b10010011 $
b10011 #
b10010011 "
b0 !
$end
#50000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b11111111111100000000000010010011 "
b11111111111100000000000010010011 $
#100000
b11111111111111111111100000000000 !
b11111111111111111111100000000000 &
b10000000000000000000000010010011 "
b10000000000000000000000010010011 $
#150000
b11111111111 !
b11111111111 &
b1111111111100000000000010010011 "
b1111111111100000000000010010011 $
#200000
b0 !
b0 &
b10000000000011 "
b10000000000011 $
b11 #
b11 %
#250000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b11111111111100000010000000000011 "
b11111111111100000010000000000011 $
#300000
b11111111111111111111100000000000 !
b11111111111111111111100000000000 &
b10000000000000000010000000000011 "
b10000000000000000010000000000011 $
#350000
b11111111111 !
b11111111111 &
b1111111111100000010000000000011 "
b1111111111100000010000000000011 $
#400000
b0 !
b0 &
b10000000100011 "
b10000000100011 $
b100011 #
b100011 %
#450000
b11111111111111111111111111100000 !
b11111111111111111111111111100000 &
b11111111111100000010000000100011 "
b11111111111100000010000000100011 $
#500000
b11111111111111111111100000000000 !
b11111111111111111111100000000000 &
b10000000000000000010000000100011 "
b10000000000000000010000000100011 $
#550000
b11111100000 !
b11111100000 &
b1111111111100000010000000100011 "
b1111111111100000010000000100011 $
#600000
