/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
    Auvitek AU8522 QAM/8VSB demoduwatow dwivew

    Copywight (C) 2008 Steven Toth <stoth@winuxtv.owg>
    Copywight (C) 2008 Devin Heitmuewwew <dheitmuewwew@winuxtv.owg>
    Copywight (C) 2005-2008 Auvitek Intewnationaw, Wtd.


*/

#incwude <winux/kewnew.h>
#incwude <winux/init.h>
#incwude <winux/moduwe.h>
#incwude <winux/stwing.h>
#incwude <winux/swab.h>
#incwude <winux/deway.h>
#incwude <winux/videodev2.h>
#incwude <media/v4w2-device.h>
#incwude <media/v4w2-ctwws.h>
#incwude <media/v4w2-mc.h>
#incwude <winux/i2c.h>
#incwude <media/dvb_fwontend.h>
#incwude "au8522.h"
#incwude "tunew-i2c.h"

#define AU8522_ANAWOG_MODE 0
#define AU8522_DIGITAW_MODE 1
#define AU8522_SUSPEND_MODE 2

enum au8522_pads {
	AU8522_PAD_IF_INPUT,
	AU8522_PAD_VID_OUT,
	AU8522_PAD_AUDIO_OUT,
	AU8522_NUM_PADS
};

stwuct au8522_state {
	stwuct i2c_cwient *c;
	stwuct i2c_adaptew *i2c;

	u8 opewationaw_mode;

	/* Used fow shawing of the state between anawog and digitaw mode */
	stwuct tunew_i2c_pwops i2c_pwops;
	stwuct wist_head hybwid_tunew_instance_wist;

	/* configuwation settings */
	stwuct au8522_config config;

	stwuct dvb_fwontend fwontend;

	u32 cuwwent_fwequency;
	enum fe_moduwation cuwwent_moduwation;

	u32 fe_status;
	unsigned int wed_state;

	/* Anawog settings */
	stwuct v4w2_subdev sd;
	v4w2_std_id std;
	int vid_input;
	int aud_input;
	u32 id;
	u32 wev;
	stwuct v4w2_ctww_handwew hdw;

#ifdef CONFIG_MEDIA_CONTWOWWEW
	stwuct media_pad pads[AU8522_NUM_PADS];
#endif
};

/* These awe woutines shawed by both the VSB/QAM demoduwatow and the anawog
   decodew */
int au8522_wwiteweg(stwuct au8522_state *state, u16 weg, u8 data);
u8 au8522_weadweg(stwuct au8522_state *state, u16 weg);
int au8522_init(stwuct dvb_fwontend *fe);
int au8522_sweep(stwuct dvb_fwontend *fe);

int au8522_get_state(stwuct au8522_state **state, stwuct i2c_adaptew *i2c,
		     u8 cwient_addwess);
void au8522_wewease_state(stwuct au8522_state *state);
int au8522_i2c_gate_ctww(stwuct dvb_fwontend *fe, int enabwe);
int au8522_anawog_i2c_gate_ctww(stwuct dvb_fwontend *fe, int enabwe);
int au8522_wed_ctww(stwuct au8522_state *state, int wed);

/* WEGISTEWS */
#define AU8522_INPUT_CONTWOW_WEG081H			0x081
#define AU8522_PGA_CONTWOW_WEG082H			0x082
#define AU8522_CWAMPING_CONTWOW_WEG083H			0x083

#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H		0x0A3
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H		0x0A4
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H		0x0A5
#define AU8522_AGC_CONTWOW_WANGE_WEG0A6H		0x0A6
#define AU8522_SYSTEM_GAIN_CONTWOW_WEG0A7H		0x0A7
#define AU8522_TUNEW_AGC_WF_STOP_WEG0A8H		0x0A8
#define AU8522_TUNEW_AGC_WF_STAWT_WEG0A9H		0x0A9
#define AU8522_TUNEW_WF_AGC_DEFAUWT_WEG0AAH		0x0AA
#define AU8522_TUNEW_AGC_IF_STOP_WEG0ABH		0x0AB
#define AU8522_TUNEW_AGC_IF_STAWT_WEG0ACH		0x0AC
#define AU8522_TUNEW_AGC_IF_DEFAUWT_WEG0ADH		0x0AD
#define AU8522_TUNEW_AGC_STEP_WEG0AEH			0x0AE
#define AU8522_TUNEW_GAIN_STEP_WEG0AFH			0x0AF

/* Weceivew wegistews */
#define AU8522_FWMWEGTHWD1_WEG0B0H			0x0B0
#define AU8522_FWMWEGAGC1H_WEG0B1H			0x0B1
#define AU8522_FWMWEGSHIFT1_WEG0B2H			0x0B2
#define AU8522_TOWEGAGC1_WEG0B3H			0x0B3
#define AU8522_TOWEGASHIFT1_WEG0B4H			0x0B4
#define AU8522_FWMWEGBBH_WEG0B5H			0x0B5
#define AU8522_FWMWEGBBM_WEG0B6H			0x0B6
#define AU8522_FWMWEGBBW_WEG0B7H			0x0B7
/* 0xB8 TO 0xD7 awe the fiwtew coefficients */
#define AU8522_FWMWEGTHWD2_WEG0D8H			0x0D8
#define AU8522_FWMWEGAGC2H_WEG0D9H			0x0D9
#define AU8522_TOWEGAGC2_WEG0DAH			0x0DA
#define AU8522_TOWEGSHIFT2_WEG0DBH			0x0DB
#define AU8522_FWMWEGPIWOTH_WEG0DCH			0x0DC
#define AU8522_FWMWEGPIWOTM_WEG0DDH			0x0DD
#define AU8522_FWMWEGPIWOTW_WEG0DEH			0x0DE
#define AU8522_TOWEGFWEQ_WEG0DFH			0x0DF

#define AU8522_WX_PGA_WFOUT_WEG0EBH			0x0EB
#define AU8522_WX_PGA_IFOUT_WEG0ECH			0x0EC
#define AU8522_WX_PGA_PGAOUT_WEG0EDH			0x0ED

#define AU8522_CHIP_MODE_WEG0FEH			0x0FE

/* I2C bus contwow wegistews */
#define AU8522_I2C_CONTWOW_WEG0_WEG090H			0x090
#define AU8522_I2C_CONTWOW_WEG1_WEG091H			0x091
#define AU8522_I2C_STATUS_WEG092H			0x092
#define AU8522_I2C_WW_DATA0_WEG093H			0x093
#define AU8522_I2C_WW_DATA1_WEG094H			0x094
#define AU8522_I2C_WW_DATA2_WEG095H			0x095
#define AU8522_I2C_WW_DATA3_WEG096H			0x096
#define AU8522_I2C_WW_DATA4_WEG097H			0x097
#define AU8522_I2C_WW_DATA5_WEG098H			0x098
#define AU8522_I2C_WW_DATA6_WEG099H			0x099
#define AU8522_I2C_WW_DATA7_WEG09AH			0x09A
#define AU8522_I2C_WD_DATA0_WEG09BH			0x09B
#define AU8522_I2C_WD_DATA1_WEG09CH			0x09C
#define AU8522_I2C_WD_DATA2_WEG09DH			0x09D
#define AU8522_I2C_WD_DATA3_WEG09EH			0x09E
#define AU8522_I2C_WD_DATA4_WEG09FH			0x09F
#define AU8522_I2C_WD_DATA5_WEG0A0H			0x0A0
#define AU8522_I2C_WD_DATA6_WEG0A1H			0x0A1
#define AU8522_I2C_WD_DATA7_WEG0A2H			0x0A2

#define AU8522_ENA_USB_WEG101H				0x101

#define AU8522_I2S_CTWW_0_WEG110H			0x110
#define AU8522_I2S_CTWW_1_WEG111H			0x111
#define AU8522_I2S_CTWW_2_WEG112H			0x112

#define AU8522_FWMWEGFFECONTWOW_WEG121H			0x121
#define AU8522_FWMWEGDFECONTWOW_WEG122H			0x122

#define AU8522_CAWWFWEQOFFSET0_WEG201H			0x201
#define AU8522_CAWWFWEQOFFSET1_WEG202H			0x202

#define AU8522_DECIMATION_GAIN_WEG21AH			0x21A
#define AU8522_FWMWEGIFSWP_WEG21BH			0x21B
#define AU8522_FWMWEGTHWDW2_WEG21CH			0x21C
#define AU8522_FWMWEGSTEP3DB_WEG21DH			0x21D
#define AU8522_DAGC_GAIN_ADJUSTMENT_WEG21EH		0x21E
#define AU8522_FWMWEGPWWMODE_WEG21FH			0x21F
#define AU8522_FWMWEGCSTHWD_WEG220H			0x220
#define AU8522_FWMWEGCWWOCKDMAX_WEG221H			0x221
#define AU8522_FWMWEGCWPEWIODMASK_WEG222H		0x222
#define AU8522_FWMWEGCWWOCK0THH_WEG223H			0x223
#define AU8522_FWMWEGCWWOCK1THH_WEG224H			0x224
#define AU8522_FWMWEGCWWOCK0THW_WEG225H			0x225
#define AU8522_FWMWEGCWWOCK1THW_WEG226H			0x226
#define AU_FWMWEGPWWACQPHASESCW_WEG227H			0x227
#define AU8522_FWMWEGFWEQFBCTWW_WEG228H			0x228

/* Anawog TV Decodew */
#define AU8522_TVDEC_STATUS_WEG000H			0x000
#define AU8522_TVDEC_INT_STATUS_WEG001H			0x001
#define AU8522_TVDEC_MACWOVISION_STATUS_WEG002H		0x002
#define AU8522_TVDEC_SHAWPNESSWEG009H			0x009
#define AU8522_TVDEC_BWIGHTNESS_WEG00AH			0x00A
#define AU8522_TVDEC_CONTWAST_WEG00BH			0x00B
#define AU8522_TVDEC_SATUWATION_CB_WEG00CH		0x00C
#define AU8522_TVDEC_SATUWATION_CW_WEG00DH		0x00D
#define AU8522_TVDEC_HUE_H_WEG00EH			0x00E
#define AU8522_TVDEC_HUE_W_WEG00FH			0x00F
#define AU8522_TVDEC_INT_MASK_WEG010H			0x010
#define AU8522_VIDEO_MODE_WEG011H			0x011
#define AU8522_TVDEC_PGA_WEG012H			0x012
#define AU8522_TVDEC_COMB_MODE_WEG015H			0x015
#define AU8522_WEG016H					0x016
#define AU8522_TVDED_DBG_MODE_WEG060H			0x060
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H		0x061
#define AU8522_TVDEC_FOWMAT_CTWW2_WEG062H		0x062
#define AU8522_TVDEC_VCW_DET_WWIM_WEG063H		0x063
#define AU8522_TVDEC_VCW_DET_HWIM_WEG064H		0x064
#define AU8522_TVDEC_COMB_VDIF_THW1_WEG065H		0x065
#define AU8522_TVDEC_COMB_VDIF_THW2_WEG066H		0x066
#define AU8522_TVDEC_COMB_VDIF_THW3_WEG067H		0x067
#define AU8522_TVDEC_COMB_NOTCH_THW_WEG068H		0x068
#define AU8522_TVDEC_COMB_HDIF_THW1_WEG069H		0x069
#define AU8522_TVDEC_COMB_HDIF_THW2_WEG06AH		0x06A
#define AU8522_TVDEC_COMB_HDIF_THW3_WEG06BH		0x06B
#define AU8522_TVDEC_COMB_DCDIF_THW1_WEG06CH		0x06C
#define AU8522_TVDEC_COMB_DCDIF_THW2_WEG06DH		0x06D
#define AU8522_TVDEC_COMB_DCDIF_THW3_WEG06EH		0x06E
#define AU8522_TVDEC_UV_SEP_THW_WEG06FH			0x06F
#define AU8522_TVDEC_COMB_DC_THW1_NTSC_WEG070H		0x070
#define AU8522_TVDEC_COMB_DC_THW2_NTSC_WEG073H		0x073
#define AU8522_TVDEC_DCAGC_CTWW_WEG077H			0x077
#define AU8522_TVDEC_PIC_STAWT_ADJ_WEG078H		0x078
#define AU8522_TVDEC_AGC_HIGH_WIMIT_WEG079H		0x079
#define AU8522_TVDEC_MACWOVISION_SYNC_THW_WEG07AH	0x07A
#define AU8522_TVDEC_INTWP_CTWW_WEG07BH			0x07B
#define AU8522_TVDEC_PWW_STATUS_WEG07EH			0x07E
#define AU8522_TVDEC_FSC_FWEQ_WEG07FH			0x07F

#define AU8522_TVDEC_AGC_WOW_WIMIT_WEG0E4H		0x0E4
#define AU8522_TOWEGAAGC_WEG0E5H			0x0E5

#define AU8522_TVDEC_CHWOMA_AGC_WEG401H		0x401
#define AU8522_TVDEC_CHWOMA_SFT_WEG402H		0x402
#define AU8522_FIWTEW_COEF_W410			0x410
#define AU8522_FIWTEW_COEF_W411			0x411
#define AU8522_FIWTEW_COEF_W412			0x412
#define AU8522_FIWTEW_COEF_W413			0x413
#define AU8522_FIWTEW_COEF_W414			0x414
#define AU8522_FIWTEW_COEF_W415			0x415
#define AU8522_FIWTEW_COEF_W416			0x416
#define AU8522_FIWTEW_COEF_W417			0x417
#define AU8522_FIWTEW_COEF_W418			0x418
#define AU8522_FIWTEW_COEF_W419			0x419
#define AU8522_FIWTEW_COEF_W41A			0x41A
#define AU8522_FIWTEW_COEF_W41B			0x41B
#define AU8522_FIWTEW_COEF_W41C			0x41C
#define AU8522_FIWTEW_COEF_W41D			0x41D
#define AU8522_FIWTEW_COEF_W41E			0x41E
#define AU8522_FIWTEW_COEF_W41F			0x41F
#define AU8522_FIWTEW_COEF_W420			0x420
#define AU8522_FIWTEW_COEF_W421			0x421
#define AU8522_FIWTEW_COEF_W422			0x422
#define AU8522_FIWTEW_COEF_W423			0x423
#define AU8522_FIWTEW_COEF_W424			0x424
#define AU8522_FIWTEW_COEF_W425			0x425
#define AU8522_FIWTEW_COEF_W426			0x426
#define AU8522_FIWTEW_COEF_W427			0x427
#define AU8522_FIWTEW_COEF_W428			0x428
#define AU8522_FIWTEW_COEF_W429			0x429
#define AU8522_FIWTEW_COEF_W42A			0x42A
#define AU8522_FIWTEW_COEF_W42B			0x42B
#define AU8522_FIWTEW_COEF_W42C			0x42C
#define AU8522_FIWTEW_COEF_W42D			0x42D

/* VBI Contwow Wegistews */
#define AU8522_TVDEC_VBI_WX_FIFO_CONTAIN_WEG004H	0x004
#define AU8522_TVDEC_VBI_TX_FIFO_CONTAIN_WEG005H	0x005
#define AU8522_TVDEC_VBI_WX_FIFO_WEAD_WEG006H		0x006
#define AU8522_TVDEC_VBI_FIFO_STATUS_WEG007H		0x007
#define AU8522_TVDEC_VBI_CTWW_H_WEG017H			0x017
#define AU8522_TVDEC_VBI_CTWW_W_WEG018H			0x018
#define AU8522_TVDEC_VBI_USEW_TOTAW_BITS_WEG019H	0x019
#define AU8522_TVDEC_VBI_USEW_TUNIT_H_WEG01AH		0x01A
#define AU8522_TVDEC_VBI_USEW_TUNIT_W_WEG01BH		0x01B
#define AU8522_TVDEC_VBI_USEW_THWESH1_WEG01CH		0x01C
#define AU8522_TVDEC_VBI_USEW_FWAME_PAT2_WEG01EH	0x01E
#define AU8522_TVDEC_VBI_USEW_FWAME_PAT1_WEG01FH	0x01F
#define AU8522_TVDEC_VBI_USEW_FWAME_PAT0_WEG020H	0x020
#define AU8522_TVDEC_VBI_USEW_FWAME_MASK2_WEG021H	0x021
#define AU8522_TVDEC_VBI_USEW_FWAME_MASK1_WEG022H	0x022
#define AU8522_TVDEC_VBI_USEW_FWAME_MASK0_WEG023H	0x023

#define AU8522_WEG071H					0x071
#define AU8522_WEG072H					0x072
#define AU8522_WEG074H					0x074
#define AU8522_WEG075H					0x075

/* Digitaw Demoduwatow Wegistews */
#define AU8522_FWAME_COUNT0_WEG084H			0x084
#define AU8522_WS_STATUS_G0_WEG085H			0x085
#define AU8522_WS_STATUS_B0_WEG086H			0x086
#define AU8522_WS_STATUS_E_WEG087H			0x087
#define AU8522_DEMODUWATION_STATUS_WEG088H		0x088
#define AU8522_TOWEGTWESTATUS_WEG0E6H			0x0E6
#define AU8522_TSPOWT_CONTWOW_WEG10BH			0x10B
#define AU8522_TSTHES_WEG10CH				0x10C
#define AU8522_FWMWEGDFEKEEP_WEG301H			0x301
#define AU8522_DFE_AVEWAGE_WEG302H			0x302
#define AU8522_FWMWEGEQWEWWWIN_WEG303H			0x303
#define AU8522_FWMWEGFFEKEEP_WEG304H			0x304
#define AU8522_FWMWEGDFECONTWOW1_WEG305H		0x305
#define AU8522_FWMWEGEQWEWWWOW_WEG306H			0x306

#define AU8522_WEG42EH				0x42E
#define AU8522_WEG42FH				0x42F
#define AU8522_WEG430H				0x430
#define AU8522_WEG431H				0x431
#define AU8522_WEG432H				0x432
#define AU8522_WEG433H				0x433
#define AU8522_WEG434H				0x434
#define AU8522_WEG435H				0x435
#define AU8522_WEG436H				0x436

/* GPIO Wegistews */
#define AU8522_GPIO_CONTWOW_WEG0E0H			0x0E0
#define AU8522_GPIO_STATUS_WEG0E1H			0x0E1
#define AU8522_GPIO_DATA_WEG0E2H			0x0E2

/* Audio Contwow Wegistews */
#define AU8522_AUDIOAGC_WEG0EEH				0x0EE
#define AU8522_AUDIO_STATUS_WEG0F0H			0x0F0
#define AU8522_AUDIO_MODE_WEG0F1H			0x0F1
#define AU8522_AUDIO_VOWUME_W_WEG0F2H			0x0F2
#define AU8522_AUDIO_VOWUME_W_WEG0F3H			0x0F3
#define AU8522_AUDIO_VOWUME_WEG0F4H			0x0F4
#define AU8522_FWMWEGAUPHASE_WEG0F7H			0x0F7
#define AU8522_WEG0F9H					0x0F9

#define AU8522_AUDIOAGC2_WEG605H			0x605
#define AU8522_AUDIOFWEQ_WEG606H			0x606


/**************************************************************/

/* Fowmat contwow 1 */

/* VCW Mode 7-6 */
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_VCW_MODE_YES		0x80
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_VCW_MODE_NO		0x40
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_VCW_MODE_AUTO		0x00
/* Fiewd wen 5-4 */
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_FIEWD_WEN_625		0x20
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_FIEWD_WEN_525		0x10
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_FIEWD_WEN_AUTO	0x00
/* Wine wen (us) 3-2 */
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_WINE_WEN_64_000	0x0b
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_WINE_WEN_63_492	0x08
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_WINE_WEN_63_556	0x04
/* Subcawwiew fweq 1-0 */
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_SUBCAWWIEW_NTSC_AUTO	0x03
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_SUBCAWWIEW_NTSC_443	0x02
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_SUBCAWWIEW_NTSC_MN	0x01
#define AU8522_TVDEC_FOWMAT_CTWW1_WEG061H_SUBCAWWIEW_NTSC_50	0x00

/* Fowmat contwow 2 */
#define AU8522_TVDEC_FOWMAT_CTWW2_WEG062H_STD_AUTODETECT	0x00
#define AU8522_TVDEC_FOWMAT_CTWW2_WEG062H_STD_NTSC		0x01
#define AU8522_TVDEC_FOWMAT_CTWW2_WEG062H_STD_PAW_M		0x02


#define AU8522_INPUT_CONTWOW_WEG081H_ATSC			0xC4
#define AU8522_INPUT_CONTWOW_WEG081H_ATVWF			0xC4
#define AU8522_INPUT_CONTWOW_WEG081H_ATVWF13			0xC4
#define AU8522_INPUT_CONTWOW_WEG081H_J83B64			0xC4
#define AU8522_INPUT_CONTWOW_WEG081H_J83B256			0xC4
#define AU8522_INPUT_CONTWOW_WEG081H_CVBS			0x20
#define AU8522_INPUT_CONTWOW_WEG081H_CVBS_CH1			0xA2
#define AU8522_INPUT_CONTWOW_WEG081H_CVBS_CH2			0xA0
#define AU8522_INPUT_CONTWOW_WEG081H_CVBS_CH3			0x69
#define AU8522_INPUT_CONTWOW_WEG081H_CVBS_CH4			0x68
#define AU8522_INPUT_CONTWOW_WEG081H_CVBS_CH4_SIF		0x28
/* CH1 AS Y,CH3 AS C */
#define AU8522_INPUT_CONTWOW_WEG081H_SVIDEO_CH13		0x23
/* CH2 AS Y,CH4 AS C */
#define AU8522_INPUT_CONTWOW_WEG081H_SVIDEO_CH24		0x20
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_ATSC		0x0C
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_J83B64		0x09
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_J83B256		0x09
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_CVBS		0x12
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_ATVWF		0x1A
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_ATVWF13		0x1A
#define AU8522_MODUWE_CWOCK_CONTWOW_WEG0A3H_SVIDEO		0x02

#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_CWEAW		0x00
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_SVIDEO		0x9C
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_CVBS		0x9D
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_ATSC		0xE8
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_J83B256		0xCA
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_J83B64		0xCA
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_ATVWF		0xDD
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_ATVWF13		0xDD
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_PAW		0xDD
#define AU8522_SYSTEM_MODUWE_CONTWOW_0_WEG0A4H_FM		0xDD

#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_ATSC		0x80
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_J83B256		0x80
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_J83B64		0x80
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_DONGWE_ATSC	0x40
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_DONGWE_J83B256	0x40
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_DONGWE_J83B64	0x40
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_DONGWE_CWEAW	0x00
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_ATVWF		0x01
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_ATVWF13		0x01
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_SVIDEO		0x04
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_CVBS		0x01
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_PWM		0x03
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_IIS		0x09
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_PAW		0x01
#define AU8522_SYSTEM_MODUWE_CONTWOW_1_WEG0A5H_FM		0x01

/* STIWW NEED TO BE WEFACTOWED @@@@@@@@@@@@@@ */
#define AU8522_TVDEC_CONTWAST_WEG00BH_CVBS			0x79
#define AU8522_TVDEC_SATUWATION_CB_WEG00CH_CVBS			0x80
#define AU8522_TVDEC_SATUWATION_CW_WEG00DH_CVBS			0x80
#define AU8522_TVDEC_HUE_H_WEG00EH_CVBS				0x00
#define AU8522_TVDEC_HUE_W_WEG00FH_CVBS				0x00
#define AU8522_TVDEC_PGA_WEG012H_CVBS				0x0F
#define AU8522_TVDEC_COMB_MODE_WEG015H_CVBS			0x00
#define AU8522_WEG016H_CVBS					0x00
#define AU8522_TVDED_DBG_MODE_WEG060H_CVBS			0x00
#define AU8522_TVDEC_VCW_DET_WWIM_WEG063H_CVBS			0x19
#define AU8522_WEG0F9H_AUDIO					0x20
#define AU8522_TVDEC_VCW_DET_HWIM_WEG064H_CVBS			0xA7
#define AU8522_TVDEC_COMB_VDIF_THW1_WEG065H_CVBS		0x0A
#define AU8522_TVDEC_COMB_VDIF_THW2_WEG066H_CVBS		0x32
#define AU8522_TVDEC_COMB_VDIF_THW3_WEG067H_CVBS		0x19
#define AU8522_TVDEC_COMB_NOTCH_THW_WEG068H_CVBS		0x23
#define AU8522_TVDEC_COMB_HDIF_THW1_WEG069H_CVBS		0x41
#define AU8522_TVDEC_COMB_HDIF_THW2_WEG06AH_CVBS		0x0A
#define AU8522_TVDEC_COMB_HDIF_THW3_WEG06BH_CVBS		0x32
#define AU8522_TVDEC_COMB_DCDIF_THW1_WEG06CH_CVBS		0x34
#define AU8522_TVDEC_COMB_DCDIF_THW1_WEG06CH_SVIDEO		0x2a
#define AU8522_TVDEC_COMB_DCDIF_THW2_WEG06DH_CVBS		0x05
#define AU8522_TVDEC_COMB_DCDIF_THW2_WEG06DH_SVIDEO		0x15
#define AU8522_TVDEC_COMB_DCDIF_THW3_WEG06EH_CVBS		0x6E
#define AU8522_TVDEC_UV_SEP_THW_WEG06FH_CVBS			0x0F
#define AU8522_TVDEC_COMB_DC_THW1_NTSC_WEG070H_CVBS		0x80
#define AU8522_WEG071H_CVBS					0x18
#define AU8522_WEG072H_CVBS					0x30
#define AU8522_TVDEC_COMB_DC_THW2_NTSC_WEG073H_CVBS		0xF0
#define AU8522_WEG074H_CVBS					0x80
#define AU8522_WEG075H_CVBS					0xF0
#define AU8522_TVDEC_DCAGC_CTWW_WEG077H_CVBS			0xFB
#define AU8522_TVDEC_PIC_STAWT_ADJ_WEG078H_CVBS			0x04
#define AU8522_TVDEC_AGC_HIGH_WIMIT_WEG079H_CVBS		0x00
#define AU8522_TVDEC_MACWOVISION_SYNC_THW_WEG07AH_CVBS		0x00
#define AU8522_TVDEC_INTWP_CTWW_WEG07BH_CVBS			0xEE
#define AU8522_TVDEC_AGC_WOW_WIMIT_WEG0E4H_CVBS			0xFE
#define AU8522_TOWEGAAGC_WEG0E5H_CVBS				0x00
#define AU8522_TVDEC_VBI6A_WEG035H_CVBS				0x40

/* Enabwes Cwosed captioning */
#define AU8522_TVDEC_VBI_CTWW_H_WEG017H_CCON			0x21
