--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf
Nexys2_500General.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CS_spi      |    1.205(R)|    0.573(R)|clk_BUFGP         |   0.000|
SCK_spi     |    0.877(R)|    0.830(R)|clk_BUFGP         |   0.000|
SIMO_spi    |    1.049(R)|    0.367(R)|clk_BUFGP         |   0.000|
sw          |    5.781(R)|   -2.302(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_DAC     |    9.161(R)|clk_BUFGP         |   0.000|
CLK_REF     |    9.222(R)|clk_BUFGP         |   0.000|
CS_DAC      |    8.372(R)|clk_BUFGP         |   0.000|
CS_REF1     |    9.921(R)|clk_BUFGP         |   0.000|
CS_REF2     |    9.949(R)|clk_BUFGP         |   0.000|
CS_REF3     |   10.529(R)|clk_BUFGP         |   0.000|
Led<0>      |    8.135(R)|clk_BUFGP         |   0.000|
Led<1>      |    8.042(R)|clk_BUFGP         |   0.000|
Led<2>      |    8.681(R)|clk_BUFGP         |   0.000|
Led<3>      |    8.577(R)|clk_BUFGP         |   0.000|
Led<4>      |    9.063(R)|clk_BUFGP         |   0.000|
Led<5>      |    9.507(R)|clk_BUFGP         |   0.000|
Led<6>      |   10.406(R)|clk_BUFGP         |   0.000|
Led<7>      |   10.324(R)|clk_BUFGP         |   0.000|
MUX_REF1    |    6.153(R)|clk_BUFGP         |   0.000|
MUX_REF2    |    6.132(R)|clk_BUFGP         |   0.000|
MUX_REF3    |    6.159(R)|clk_BUFGP         |   0.000|
SOMI_spi    |    7.980(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.169|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 04 17:13:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



