// Seed: 2687720644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (id_9),
        .id_10(1'b0 === -1),
        .id_11(1),
        .id_12(1),
        .id_13(1)
    ),
    id_14,
    id_15
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri0 id_0
);
  wire [-1 : 1] id_2;
  bit id_3;
  logic id_4;
  ;
  always id_3 <= "";
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4
  );
endmodule
