

================================================================
== Vitis HLS Report for 'scale_and_twoNormSquared_for_lub27'
================================================================
* Date:           Fri Jan  9 14:31:13 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62    |scale_and_twoNormSquared_for_lub_Scaled    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80  |scale_and_twoNormSquared_for_lub_noScaled  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       21|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     96|    38176|    42726|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      176|     -|
|Register             |        -|      -|       10|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     96|    38186|    42923|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      2|        2|        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62    |scale_and_twoNormSquared_for_lub_Scaled    |        0|  48|  20546|  22410|    0|
    |grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80  |scale_and_twoNormSquared_for_lub_noScaled  |        0|  48|  17630|  20316|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                |                                           |        0|  96|  38176|  42726|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln78_fu_100_p2                                                   |      icmp|   0|  0|  13|          32|           1|
    |ap_block_state1                                                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done                                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                 |          |   0|  0|  21|          36|           5|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |   8|          3|    1|          3|
    |ap_done                               |   8|          2|    1|          2|
    |m_axi_gmem7_ARVALID                   |   8|          2|    1|          2|
    |m_axi_gmem7_RREADY                    |   8|          2|    1|          2|
    |pBoundLbResSq_i                       |  64|          3|   64|        192|
    |pBoundUbResSq_i                       |  64|          3|   64|        192|
    |primalInfeasBound_edotfifo_lb_i_read  |   8|          3|    1|          3|
    |primalInfeasBound_edotfifo_ub_i_read  |   8|          3|    1|          3|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 176|         21|  134|        399|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  2|   0|    2|          0|
    |ap_done_reg                                                               |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62_ap_done     |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80_ap_ready  |  1|   0|    1|          0|
    |grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62_ap_start_reg            |  1|   0|    1|          0|
    |grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80_ap_start_reg          |  1|   0|    1|          0|
    |icmp_ln78_reg_117                                                         |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 10|   0|   10|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_for_lub27|  return value|
|m_axi_gmem7_AWVALID                             |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWREADY                             |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWADDR                              |  out|   64|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWID                                |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWLEN                               |  out|   32|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWSIZE                              |  out|    3|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWBURST                             |  out|    2|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWLOCK                              |  out|    2|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWCACHE                             |  out|    4|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWPROT                              |  out|    3|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWQOS                               |  out|    4|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWREGION                            |  out|    4|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_AWUSER                              |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WVALID                              |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WREADY                              |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WDATA                               |  out|  512|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WSTRB                               |  out|   64|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WLAST                               |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WID                                 |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_WUSER                               |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARVALID                             |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARREADY                             |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARADDR                              |  out|   64|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARID                                |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARLEN                               |  out|   32|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARSIZE                              |  out|    3|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARBURST                             |  out|    2|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARLOCK                              |  out|    2|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARCACHE                             |  out|    4|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARPROT                              |  out|    3|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARQOS                               |  out|    4|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARREGION                            |  out|    4|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_ARUSER                              |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RVALID                              |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RREADY                              |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RDATA                               |   in|  512|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RLAST                               |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RID                                 |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RFIFONUM                            |   in|   13|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RUSER                               |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_RRESP                               |   in|    2|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_BVALID                              |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_BREADY                              |  out|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_BRESP                               |   in|    2|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_BID                                 |   in|    1|       m_axi|                               gmem7|       pointer|
|m_axi_gmem7_BUSER                               |   in|    1|       m_axi|                               gmem7|       pointer|
|colScale1                                       |   in|   64|     ap_none|                           colScale1|        scalar|
|primalInfeasBound_edotfifo_lb_i_dout            |   in|  512|     ap_fifo|     primalInfeasBound_edotfifo_lb_i|       pointer|
|primalInfeasBound_edotfifo_lb_i_num_data_valid  |   in|    3|     ap_fifo|     primalInfeasBound_edotfifo_lb_i|       pointer|
|primalInfeasBound_edotfifo_lb_i_fifo_cap        |   in|    3|     ap_fifo|     primalInfeasBound_edotfifo_lb_i|       pointer|
|primalInfeasBound_edotfifo_lb_i_empty_n         |   in|    1|     ap_fifo|     primalInfeasBound_edotfifo_lb_i|       pointer|
|primalInfeasBound_edotfifo_lb_i_read            |  out|    1|     ap_fifo|     primalInfeasBound_edotfifo_lb_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_dout            |   in|  512|     ap_fifo|     primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|     primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|     primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_empty_n         |   in|    1|     ap_fifo|     primalInfeasBound_edotfifo_ub_i|       pointer|
|primalInfeasBound_edotfifo_ub_i_read            |  out|    1|     ap_fifo|     primalInfeasBound_edotfifo_ub_i|       pointer|
|pBoundLbResSq_i                                 |  out|   64|     ap_none|                     pBoundLbResSq_i|       pointer|
|pBoundUbResSq_i                                 |  out|   64|     ap_none|                     pBoundUbResSq_i|       pointer|
|p_read                                          |   in|   32|     ap_none|                              p_read|        scalar|
|ifScaled                                        |   in|   32|     ap_none|                            ifScaled|        scalar|
+------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled" [./Compute_Dual_Infeasibility.hpp:70->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 7 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_1 = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [./Compute_Dual_Infeasibility.hpp:70->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale1" [./Compute_Dual_Infeasibility.hpp:70->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 11 'read' 'colScale1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln78 = icmp_eq  i32 %ifScaled_read, i32 0" [./Compute_Dual_Infeasibility.hpp:78->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 12 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %if.then.i, void %if.else.i" [./Compute_Dual_Infeasibility.hpp:78->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 13 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.40ns)   --->   "%call_ln79 = call void @scale_and_twoNormSquared_for_lub_Scaled, i512 %gmem7, i64 %colScale1_read, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_1" [./Compute_Dual_Infeasibility.hpp:79->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 14 'call' 'call_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln81 = call void @scale_and_twoNormSquared_for_lub_noScaled, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_1" [./Compute_Dual_Infeasibility.hpp:81->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 15 'call' 'call_ln81' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln79 = call void @scale_and_twoNormSquared_for_lub_Scaled, i512 %gmem7, i64 %colScale1_read, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_1" [./Compute_Dual_Infeasibility.hpp:79->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 16 'call' 'call_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln80 = br void %scale_and_twoNormSquared_for_lub.exit" [./Compute_Dual_Infeasibility.hpp:80->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 17 'br' 'br_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln81 = call void @scale_and_twoNormSquared_for_lub_noScaled, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_1" [./Compute_Dual_Infeasibility.hpp:81->./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 18 'call' 'call_ln81' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %scale_and_twoNormSquared_for_lub.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 20 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ colScale1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ primalInfeasBound_edotfifo_lb_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ primalInfeasBound_edotfifo_ub_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pBoundLbResSq_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pBoundUbResSq_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
muxLogicCE_to_ifScaled_read  (muxlogic     ) [ 000]
ifScaled_read                (read         ) [ 000]
muxLogicCE_to_p_read_1       (muxlogic     ) [ 000]
p_read_1                     (read         ) [ 001]
muxLogicCE_to_colScale1_read (muxlogic     ) [ 000]
colScale1_read               (read         ) [ 001]
icmp_ln78                    (icmp         ) [ 011]
br_ln78                      (br           ) [ 000]
call_ln79                    (call         ) [ 000]
br_ln80                      (br           ) [ 000]
call_ln81                    (call         ) [ 000]
br_ln0                       (br           ) [ 000]
ret_ln118                    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="colScale1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="primalInfeasBound_edotfifo_lb_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_edotfifo_lb_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="primalInfeasBound_edotfifo_ub_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_edotfifo_ub_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pBoundLbResSq_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pBoundLbResSq_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pBoundUbResSq_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pBoundUbResSq_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ifScaled">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNormSquared_for_lub_Scaled"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNormSquared_for_lub_noScaled"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="ifScaled_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="colScale1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="0" index="2" bw="64" slack="0"/>
<pin id="66" dir="0" index="3" bw="512" slack="0"/>
<pin id="67" dir="0" index="4" bw="512" slack="0"/>
<pin id="68" dir="0" index="5" bw="64" slack="0"/>
<pin id="69" dir="0" index="6" bw="64" slack="0"/>
<pin id="70" dir="0" index="7" bw="32" slack="0"/>
<pin id="71" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="0" index="2" bw="512" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="64" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="0"/>
<pin id="87" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="muxLogicCE_to_ifScaled_read_fu_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ifScaled_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="muxLogicCE_to_p_read_1_fu_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="muxLogicCE_to_colScale1_read_fu_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colScale1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln78_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_read_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="colScale1_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="colScale1_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln78_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="79"><net_src comp="50" pin="2"/><net_sink comp="62" pin=7"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="80" pin=5"/></net>

<net id="104"><net_src comp="44" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="50" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="62" pin=7"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="115"><net_src comp="56" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="120"><net_src comp="100" pin="2"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem7 | {}
	Port: pBoundLbResSq_i | {1 2 }
	Port: pBoundUbResSq_i | {1 2 }
 - Input state : 
	Port: scale_and_twoNormSquared_for_lub27 : gmem7 | {1 2 }
	Port: scale_and_twoNormSquared_for_lub27 : colScale1 | {1 }
	Port: scale_and_twoNormSquared_for_lub27 : primalInfeasBound_edotfifo_lb_i | {1 2 }
	Port: scale_and_twoNormSquared_for_lub27 : primalInfeasBound_edotfifo_ub_i | {1 2 }
	Port: scale_and_twoNormSquared_for_lub27 : pBoundLbResSq_i | {}
	Port: scale_and_twoNormSquared_for_lub27 : pBoundUbResSq_i | {}
	Port: scale_and_twoNormSquared_for_lub27 : p_read | {1 }
	Port: scale_and_twoNormSquared_for_lub27 : ifScaled | {1 }
  - Chain level:
	State 1
		br_ln78 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62  |    48   |  31.891 |  26072  |  14680  |
|          | grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80 |    48   |  16.338 |  18816  |  12254  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln78_fu_100                  |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |               ifScaled_read_read_fu_44              |    0    |    0    |    0    |    0    |
|   read   |                 p_read_1_read_fu_50                 |    0    |    0    |    0    |    0    |
|          |              colScale1_read_read_fu_56              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |          muxLogicCE_to_ifScaled_read_fu_94          |    0    |    0    |    0    |    0    |
| muxlogic |             muxLogicCE_to_p_read_1_fu_96            |    0    |    0    |    0    |    0    |
|          |          muxLogicCE_to_colScale1_read_fu_98         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    96   |  48.229 |  44888  |  26947  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|colScale1_read_reg_112|   64   |
|   icmp_ln78_reg_117  |    1   |
|   p_read_1_reg_106   |   32   |
+----------------------+--------+
|         Total        |   97   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62  |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|  grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62  |  p7  |   2  |  32  |   64   ||    0    ||    32   |
| grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80 |  p5  |   2  |  32  |   64   ||    0    ||    32   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                        |      |      |      |   256  ||  1.257  ||    0    ||   128   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   96   |   48   |  44888 |  26947 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   128  |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   49   |  44985 |  27075 |
+-----------+--------+--------+--------+--------+
