#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sun Oct 15 21:59:01 2023
# Process ID: 5272
# Current directory: C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log DisplayController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DisplayController.tcl
# Log file: C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/DisplayController.vds
# Journal file: C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1\vivado.jou
# Running On: Krishna, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16558 MB
#-----------------------------------------------------------
source DisplayController.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/utils_1/imports/synth_1/DisplayController.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/utils_1/imports/synth_1/DisplayController.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DisplayController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9224
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.848 ; gain = 408.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DisplayController' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:17]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:59]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:61]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/.Xil/Vivado-5272-Krishna/realtime/dist_mem_gen_0_stub.vhdl:6' bound to instance 'rom' of component 'dist_mem_gen_0' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:66]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/.Xil/Vivado-5272-Krishna/realtime/dist_mem_gen_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dist_mem_gen_1' declared at 'C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/.Xil/Vivado-5272-Krishna/realtime/dist_mem_gen_1_stub.vhdl:6' bound to instance 'ram' of component 'dist_mem_gen_1' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:71]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/.Xil/Vivado-5272-Krishna/realtime/dist_mem_gen_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/clock_divider.vhd:27' bound to instance 'clkdiv' of component 'clock_divider' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:77]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'DisplayController' (0#1) [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/sources_1/new/DisplayController.vhd:17]
WARNING: [Synth 8-7129] Port RST in module DisplayController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.875 ; gain = 505.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.875 ; gain = 505.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.875 ; gain = 505.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1374.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [c:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'ram'
Parsing XDC File [c:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'rom'
Finished Parsing XDC File [c:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'rom'
Parsing XDC File [C:/Users/ambar/Downloads/basys3.xdc]
Finished Parsing XDC File [C:/Users/ambar/Downloads/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ambar/Downloads/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DisplayController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DisplayController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1439.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.srcs/utils_1/imports/synth_1/DisplayController.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RST in module DisplayController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |dist_mem_gen_0_bbox |     1|
|2     |dist_mem_gen_1_bbox |     1|
|3     |BUFG                |     2|
|4     |CARRY4              |    97|
|5     |LUT1                |    23|
|6     |LUT2                |   361|
|7     |LUT3                |    32|
|8     |LUT4                |    44|
|9     |LUT5                |    22|
|10    |LUT6                |    29|
|11    |FDCE                |    71|
|12    |FDRE                |   167|
|13    |FDSE                |     8|
|14    |IBUF                |     1|
|15    |OBUF                |    14|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1439.031 ; gain = 569.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1439.031 ; gain = 505.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1439.031 ; gain = 569.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1439.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: eaa04779
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ambar/Desktop/Stuff/Study/COL 215/project_4/project_4.runs/synth_1/DisplayController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DisplayController_utilization_synth.rpt -pb DisplayController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 15 21:59:46 2023...
