
---------- Begin Simulation Statistics ----------
final_tick                               70893077741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792180                       # Number of bytes of host memory used
host_op_rate                                   118031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.80                       # Real time elapsed on the host
host_tick_rate                               21122939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002868                       # Number of seconds simulated
sim_ticks                                  2868465250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       603185                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19465                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       859233                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494793                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       603185                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       108392                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          939084                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           39463                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2609                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093042                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119644                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19492                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1283539                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1206075                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5563787                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.880836                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.136143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1332176     23.94%     23.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1873304     33.67%     57.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       403635      7.25%     64.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       187055      3.36%     68.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       147519      2.65%     70.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       143711      2.58%     73.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       140259      2.52%     75.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        52589      0.95%     76.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1283539     23.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5563787                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.573691                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.573691                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2833829                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17573417                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           558509                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1525510                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19731                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        787946                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3690966                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    86                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1410335                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   129                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              939084                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            846706                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4845718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10928880                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           39462                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.163692                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       859891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       534256                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.905012                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5725531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.109890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.529631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2926113     51.11%     51.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           139650      2.44%     53.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           101961      1.78%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147460      2.58%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179860      3.14%     61.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           336292      5.87%     66.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           167886      2.93%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           198868      3.47%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1527441     26.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5725531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734263                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362111                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33211                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776902                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.917289                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5095936                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1410335                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          149027                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3717559                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1425212                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17234455                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3685601                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31310                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16736225                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        130368                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19731                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        131351                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          193                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       391127                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       107970                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        26113                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26956263                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16719895                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498025                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13424905                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.914443                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16726483                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28998982                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13068221                       # number of integer regfile writes
system.switch_cpus.ipc                       1.743099                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.743099                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99923      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10377267     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85937      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34533      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341370      2.04%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128793      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159975      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63492      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138581      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           51      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175327      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23011      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12813      0.08%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3415048     20.37%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1411522      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278348      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          403      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16767536                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1576266                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3133006                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539500                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1886034                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              192664                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011490                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          113259     58.79%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             93      0.05%     58.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3408      1.77%     60.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            11      0.01%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2189      1.14%     61.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9870      5.12%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          58805     30.52%     97.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           617      0.32%     97.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4411      2.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15284011                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36397314                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15180395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16554728                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17234430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16767536                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           25                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1206040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77054                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1739136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5725531                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.928556                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.340092                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1234341     21.56%     21.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       592970     10.36%     31.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       859469     15.01%     46.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       844223     14.74%     61.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       707001     12.35%     74.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       618967     10.81%     84.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       340175      5.94%     90.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       268010      4.68%     95.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260375      4.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5725531                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.922747                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              846734                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    45                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       360180                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284265                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3717559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1425212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6719611                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5736910                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          343683                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         131471                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870743                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         499068                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          4246                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54850393                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17459740                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22434776                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1990732                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1605404                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19731                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2500628                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1710132                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2999154                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29985453                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            8                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4168256                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21514682                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34631285                       # The number of ROB writes
system.switch_cpus.timesIdled                     151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50351                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4205                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3908                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1698                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5493                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2316                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       749888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       749888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  749888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7809                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30829500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41468500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2868465250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          200                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19898                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2879680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2913472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8592                       # Total snoops (count)
system.tol2bus.snoopTraffic                    250112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34344                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.122438                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30139     87.76%     87.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4205     12.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34344                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44943500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38125500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            489998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          175                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17768                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17943                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          175                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17768                       # number of overall hits
system.l2.overall_hits::total                   17943                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          151                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7650                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7809                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          151                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7650                       # number of overall misses
system.l2.overall_misses::total                  7809                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12237000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    604786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        617023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12237000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    604786000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       617023000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25418                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25752                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25418                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25752                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.463190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.300968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303239                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.463190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.300968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303239                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81039.735099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79056.993464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79014.342425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81039.735099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79056.993464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79014.342425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3908                       # number of writebacks
system.l2.writebacks::total                      3908                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    528286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    539013000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    528286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    539013000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.463190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.300968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.463190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.300968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71039.735099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69056.993464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69095.372388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71039.735099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69056.993464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69095.372388                       # average overall mshr miss latency
system.l2.replacements                           8592                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19572                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          200                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1219                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1219                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14406                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         5491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5493                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    419662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     419662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.275971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.276044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76427.335640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76399.508465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    364752500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    364752500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.275971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.275944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66427.335640                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66427.335640                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12237000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12237000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.463190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.466463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81039.735099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79980.392157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.463190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.460366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71039.735099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71039.735099                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    185123500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    185123500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.391052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.391493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85745.020843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85586.453999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    163533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    163533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.391052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.390769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75745.020843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75745.020843                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1891.097877                       # Cycle average of tags in use
system.l2.tags.total_refs                       27505                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.201234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     388.899174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.601648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.360326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.478346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1476.758383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.189892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.721073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.923388                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    212044                       # Number of tag accesses
system.l2.tags.data_accesses                   212044                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       489600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             499776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       250112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          250112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             44623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            133869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3369049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    170683609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174231150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        44623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3369049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3413672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87193666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87193666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87193666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            44623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           133869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3369049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    170683609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            261424816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000642066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          218                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19071                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3908                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               85                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83403500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   36965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               222022250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11281.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30031.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5193                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.452722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.528422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.689575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          868     31.09%     31.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          911     32.63%     63.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          383     13.72%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          220      7.88%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          101      3.62%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           70      2.51%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           64      2.29%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      1.36%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          137      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.876147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.115278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.799788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            211     96.79%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      2.75%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.816514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.794303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     15.60%     15.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.38%     16.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              152     69.72%     86.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27     12.39%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           218                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 473152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  248576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  499264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               250112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2867924500                       # Total gap between requests
system.mem_ctrls.avgGap                     244933.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       463488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       248576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3369049.006258660462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 161580482.803478270769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86658187.684163153172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4501250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    217521000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61008885500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29809.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28434.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15611280.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8382360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4451535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23205000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5825520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     226187520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        759231450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        462109440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1489392825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.229865                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1194505000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     95680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1578270250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11559660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6144105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29581020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           14448960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     226187520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        832906800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        400067520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1520895585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.212310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1032334000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     95680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1740441250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2868455250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       846332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           846345                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       846332                       # number of overall hits
system.cpu.icache.overall_hits::total          846345                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          374                       # number of overall misses
system.cpu.icache.overall_misses::total           376                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16738000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16738000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16738000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16738000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       846706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       846721                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       846706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       846721                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000442                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000444                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000442                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000444                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44754.010695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44515.957447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44754.010695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44515.957447                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          200                       # number of writebacks
system.cpu.icache.writebacks::total               200                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          326                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          326                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          326                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14576000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000385                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000385                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000385                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000385                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 44711.656442                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44711.656442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 44711.656442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44711.656442                       # average overall mshr miss latency
system.cpu.icache.replacements                    200                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       846332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          846345                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           376                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       846706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       846721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000442                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44754.010695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44515.957447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 44711.656442                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44711.656442                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41171                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            205.855000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1693770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1693770                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4672051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4672052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4672051                       # number of overall hits
system.cpu.dcache.overall_hits::total         4672052                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26777                       # number of overall misses
system.cpu.dcache.overall_misses::total         26783                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    907803499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    907803499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    907803499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    907803499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4698828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4698835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4698828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4698835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005700                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33902.360197                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33894.765299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33902.360197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33894.765299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6329                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               236                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.817797                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19572                       # number of writebacks
system.cpu.dcache.writebacks::total             19572                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1359                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25418                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25418                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    830564499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    830564499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    830564499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830564499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005409                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005409                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005409                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32676.233339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32676.233339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32676.233339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32676.233339                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3292886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3292887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    286813500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    286813500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3299761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3299766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41718.327273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41694.068905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    229570500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    229570500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41581.325847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41581.325847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    620989999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    620989999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31202.391669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31199.256381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    600993999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    600993999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 30205.257024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30205.257024                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70893077741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.040248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2271023                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24399                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.078528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.040123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9423093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9423093                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70901842034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81594                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796112                       # Number of bytes of host memory used
host_op_rate                                   130886                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   490.23                       # Real time elapsed on the host
host_tick_rate                               17877867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008764                       # Number of seconds simulated
sim_ticks                                  8764292500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1816253                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55247                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2624460                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1527370                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1816253                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       288883                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2858242                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          115941                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5417                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42348629                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21545146                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55247                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3858160                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4292909                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16942229                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.841192                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.131062                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4256267     25.12%     25.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5567366     32.86%     57.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1235020      7.29%     65.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       569042      3.36%     68.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       461777      2.73%     71.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       430915      2.54%     73.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       421145      2.49%     76.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       142537      0.84%     77.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3858160     22.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16942229                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.584286                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.584286                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8678088                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53648042                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1691274                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4727190                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          64514                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2351824                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11294280                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   200                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4527884                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   376                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2858242                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2595197                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14819178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33250530                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          129028                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.163062                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2629194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1643311                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.896932                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17512890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.120865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.532940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8913883     50.90%     50.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           441868      2.52%     53.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           314845      1.80%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           458485      2.62%     57.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           554706      3.17%     61.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1004845      5.74%     66.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           508451      2.90%     69.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           611865      3.49%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4703942     26.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17512890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8434446                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4301826                       # number of floating regfile writes
system.switch_cpus.idleCycles                   15695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        96951                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2366827                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.916119                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15805950                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4527884                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          529831                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11367633                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           33                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4569582                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52586328                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11278066                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        85990                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51115434                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        343861                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          64514                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        344611                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          565                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1160612                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          775                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       548405                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       355541                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          775                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81095919                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50965618                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.499980                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40546368                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.907572                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51088172                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88263666                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39460330                       # number of integer regfile writes
system.switch_cpus.ipc                       1.711490                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.711490                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       400973      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31401370     61.33%     62.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259829      0.51%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103538      0.20%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1021890      2.00%     64.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387344      0.76%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481616      0.94%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189397      0.37%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       420936      0.82%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          169      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531568      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69435      0.14%     69.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38670      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10252659     20.02%     89.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4324720      8.45%     97.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1047273      2.05%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206918      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51201429                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5236985                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10334235                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5045290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6466177                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              705558                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013780                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349839     49.58%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            180      0.03%     49.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10311      1.46%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            24      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        12943      1.83%     52.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30393      4.31%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         182632     25.88%     83.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32613      4.62%     87.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        77956     11.05%     98.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8665      1.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46269029                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110522732                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45920328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50571115                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52586135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51201429                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4450198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       235666                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5178422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17512890                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.923642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.356989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3867130     22.08%     22.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1804464     10.30%     32.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2607684     14.89%     47.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2473456     14.12%     61.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2185121     12.48%     73.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1874857     10.71%     84.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1084562      6.19%     90.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       785840      4.49%     95.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       829776      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17512890                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.921025                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2595197                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     7                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1101309                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       906287                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11367633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4569582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20749734                       # number of misc regfile reads
system.switch_cpus.numCycles                 17528585                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1040028                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         385932                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2622864                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1527252                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10637                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166618585                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53240788                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67915084                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6106903                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4980574                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          64514                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7678543                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5722756                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9225182                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91134475                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           38                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12492370                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             65401458                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105430246                       # The number of ROB writes
system.switch_cpus.timesIdled                     332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16574                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16767                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6557                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16043                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16043                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7425                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        70260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        70260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23468                       # Request fanout histogram
system.membus.reqLayer2.occupancy           119414000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          124489000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8764292500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          693                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           822                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18190                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9165632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9262592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35450                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1073088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.350081                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99323     85.70%     85.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16574     14.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144663000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119439000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1234996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          595                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        56384                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56979                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          595                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        56384                       # number of overall hits
system.l2.overall_hits::total                   56979                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          227                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        23241                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23468                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          227                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        23241                       # number of overall misses
system.l2.overall_misses::total                 23468                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     19479500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1843541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1863020500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     19479500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1843541000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1863020500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80447                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80447                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.276156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.291881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291720                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.276156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.291881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291720                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85812.775330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79322.791618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79385.567581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85812.775330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79322.791618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79385.567581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16767                       # number of writebacks
system.l2.writebacks::total                     16767                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        23241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        23241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23468                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1611131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1628340500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1611131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1628340500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.276156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.291881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.291720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.276156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.291881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75812.775330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69322.791618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69385.567581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75812.775330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69322.791618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69385.567581                       # average overall mshr miss latency
system.l2.replacements                          35450                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63587                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63587                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          693                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              693                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          693                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          693                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        45392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45392                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16043                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1236744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1236744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.261138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.261138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77089.353612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77089.353612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1076314500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1076314500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.261138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.261138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67089.353612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67089.353612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     19479500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19479500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.276156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.276156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85812.775330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85812.775330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.276156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.276156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75812.775330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75812.775330                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         7198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    606796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    606796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.395712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.395712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84300.708530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84300.708530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         7198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    534816500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    534816500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.395712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.395712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74300.708530                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74300.708530                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      177945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.745453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     592.350896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.891914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1449.752923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.289234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.707887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    678514                       # Number of tag accesses
system.l2.tags.data_accesses                   678514                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8764292500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1487424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1501952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1073088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1073088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        23241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16767                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16767                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1657635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    169714098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171371734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1657635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1657635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122438634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122438634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122438634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1657635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    169714098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            293810367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000762256500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62488                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15819                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16767                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16767                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1058                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    253506250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  112050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               673693750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11312.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30062.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16663                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14120                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16767                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.992366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.346525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.476394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2396     28.58%     28.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2430     28.98%     57.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1265     15.09%     72.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          634      7.56%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          398      4.75%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          260      3.10%     88.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          198      2.36%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          176      2.10%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          627      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.279626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.084917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.757443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              9      0.94%      0.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            40      4.16%      5.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           331     34.41%     39.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           247     25.68%     65.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           139     14.45%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            68      7.07%     86.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            47      4.89%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            33      3.43%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            17      1.77%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            14      1.46%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.62%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.10%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.21%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.21%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.10%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           962                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.417879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.381955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.115594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              329     34.20%     34.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      3.43%     37.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              487     50.62%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98     10.19%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      1.25%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           962                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1434240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1072384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1501952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1073088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       163.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8754807000                       # Total gap between requests
system.mem_ctrls.avgGap                     217591.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1419712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1072384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1657635.228399782442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 161988203.839613974094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 122358307.872540771961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        23241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16767                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7833750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    665860000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207342515250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34509.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28650.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12366106.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             26725020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             14208480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            70907340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30354300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     692084640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2352241230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1384713120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4571234130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.574803                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3577808250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    292590250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4893894000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             33129600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17608800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            89100060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57112020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     692084640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2471033790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1284677280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4644746190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.962480                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3316281000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    292590250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5155421250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11632747750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3440623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3440636                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3440623                       # number of overall hits
system.cpu.icache.overall_hits::total         3440636                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1280                       # number of overall misses
system.cpu.icache.overall_misses::total          1282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     48184499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48184499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     48184499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48184499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3441903                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3441918                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3441903                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3441918                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37644.139844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37585.412637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37644.139844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37585.412637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          893                       # number of writebacks
system.cpu.icache.writebacks::total               893                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1148                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41573999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41573999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41573999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41573999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000334                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000334                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000334                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000334                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 36214.284843                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36214.284843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 36214.284843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36214.284843                       # average overall mshr miss latency
system.cpu.icache.replacements                    893                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3440623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3440636                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     48184499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48184499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3441903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3441918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37644.139844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37585.412637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41573999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41573999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 36214.284843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36214.284843                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.023858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3441786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1150                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2992.857391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.023530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6884986                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6884986                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18886596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18886597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18932310                       # number of overall hits
system.cpu.dcache.overall_hits::total        18932311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       114024                       # number of overall misses
system.cpu.dcache.overall_misses::total        114030                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3566831498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3566831498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3566831498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3566831498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18994966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18994973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19046334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19046341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32913.458503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32911.636322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31281.410036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31279.764080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22204                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               912                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.346491                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83159                       # number of writebacks
system.cpu.dcache.writebacks::total             83159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5400                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5400                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5400                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5400                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3248148998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3248148998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3389149998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3389149998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31544.614917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31544.614917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32264.405986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32264.405986                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104025                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13354812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13354813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        27014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1077670500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1077670500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13381826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13381831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39893.036944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39887.130802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    840791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    840791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38857.172567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38857.172567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2489160998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2489160998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30595.911770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30595.159640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2407357498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2407357498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29599.142994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29599.142994                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        45714                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         45714                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         5654                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5654                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51368                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51368                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.110069                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.110069                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2073                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2073                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    141001000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    141001000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 68017.848529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68017.848529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70901842034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.166821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19037360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.223619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000431                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.166390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          527                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38197731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38197731                       # Number of data accesses

---------- End Simulation Statistics   ----------
