
PruebaSensoresConRTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b02c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000618  0800b1c0  0800b1c0  0001b1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b7d8  0800b7d8  0001b7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b7e0  0800b7e0  0001b7e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b7e4  0800b7e4  0001b7e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000740  20000000  0800b7e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020740  2**0
                  CONTENTS
  8 .bss          00000630  20000740  20000740  00020740  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20000d70  20000d70  00020740  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020740  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000ec4c  00000000  00000000  00020770  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000027f5  00000000  00000000  0002f3bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000011c0  00000000  00000000  00031bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001038  00000000  00000000  00032d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006cdd  00000000  00000000  00033db0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005029  00000000  00000000  0003aa8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003fab6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000555c  00000000  00000000  0003fb34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000740 	.word	0x20000740
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b1a4 	.word	0x0800b1a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000744 	.word	0x20000744
 80001cc:	0800b1a4 	.word	0x0800b1a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000f58:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <NVIC_PriorityGroupConfig+0x24>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f64:	60d3      	str	r3, [r2, #12]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000f80:	2300      	movs	r3, #0
 8000f82:	73fb      	strb	r3, [r7, #15]
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]
 8000f88:	230f      	movs	r3, #15
 8000f8a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	78db      	ldrb	r3, [r3, #3]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d039      	beq.n	8001008 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000f94:	4b27      	ldr	r3, [pc, #156]	; (8001034 <NVIC_Init+0xbc>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	0a1b      	lsrs	r3, r3, #8
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	f1c3 0304 	rsb	r3, r3, #4
 8000faa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000fac:	7b7a      	ldrb	r2, [r7, #13]
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	fa42 f303 	asr.w	r3, r2, r3
 8000fb4:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	785b      	ldrb	r3, [r3, #1]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	789a      	ldrb	r2, [r3, #2]
 8000fc8:	7b7b      	ldrb	r3, [r7, #13]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000fda:	4a17      	ldr	r2, [pc, #92]	; (8001038 <NVIC_Init+0xc0>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	7bfa      	ldrb	r2, [r7, #15]
 8000fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000fe8:	4a13      	ldr	r2, [pc, #76]	; (8001038 <NVIC_Init+0xc0>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	095b      	lsrs	r3, r3, #5
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	f003 031f 	and.w	r3, r3, #31
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001002:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001006:	e00f      	b.n	8001028 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001008:	490b      	ldr	r1, [pc, #44]	; (8001038 <NVIC_Init+0xc0>)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	f003 031f 	and.w	r3, r3, #31
 800101c:	2201      	movs	r2, #1
 800101e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001020:	f100 0320 	add.w	r3, r0, #32
 8001024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	e000ed00 	.word	0xe000ed00
 8001038:	e000e100 	.word	0xe000e100

0800103c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800105a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800105e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	791b      	ldrb	r3, [r3, #4]
 8001064:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800106a:	4313      	orrs	r3, r2
 800106c:	68fa      	ldr	r2, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <ADC_Init+0xa8>)
 8001082:	4013      	ands	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800108e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8001094:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	795b      	ldrb	r3, [r3, #5]
 800109a:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800109c:	4313      	orrs	r3, r2
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80010b6:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	7d1b      	ldrb	r3, [r3, #20]
 80010bc:	3b01      	subs	r3, #1
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	7afb      	ldrb	r3, [r7, #11]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80010c6:	7afb      	ldrb	r3, [r7, #11]
 80010c8:	051b      	lsls	r3, r3, #20
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	c0fff7fd 	.word	0xc0fff7fd

080010e8 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2201      	movs	r2, #1
 8001118:	751a      	strb	r2, [r3, #20]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
	...

08001128 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8001134:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <ADC_CommonInit+0x48>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <ADC_CommonInit+0x4c>)
 800113e:	4013      	ands	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800114a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001150:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8001156:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800115e:	4a04      	ldr	r2, [pc, #16]	; (8001170 <ADC_CommonInit+0x48>)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6053      	str	r3, [r2, #4]
}
 8001164:	bf00      	nop
 8001166:	3714      	adds	r7, #20
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	40012300 	.word	0x40012300
 8001174:	fffc30e0 	.word	0xfffc30e0

08001178 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011b0:	78fb      	ldrb	r3, [r7, #3]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d006      	beq.n	80011c4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f043 0201 	orr.w	r2, r3, #1
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80011c2:	e005      	b.n	80011d0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f023 0201 	bic.w	r2, r3, #1
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	609a      	str	r2, [r3, #8]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80011dc:	b480      	push	{r7}
 80011de:	b087      	sub	sp, #28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	4608      	mov	r0, r1
 80011e6:	4611      	mov	r1, r2
 80011e8:	461a      	mov	r2, r3
 80011ea:	4603      	mov	r3, r0
 80011ec:	70fb      	strb	r3, [r7, #3]
 80011ee:	460b      	mov	r3, r1
 80011f0:	70bb      	strb	r3, [r7, #2]
 80011f2:	4613      	mov	r3, r2
 80011f4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001202:	78fb      	ldrb	r3, [r7, #3]
 8001204:	2b09      	cmp	r3, #9
 8001206:	d923      	bls.n	8001250 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	f1a3 020a 	sub.w	r2, r3, #10
 8001214:	4613      	mov	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	4413      	add	r3, r2
 800121a:	2207      	movs	r2, #7
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	4013      	ands	r3, r2
 800122a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 800122c:	7879      	ldrb	r1, [r7, #1]
 800122e:	78fb      	ldrb	r3, [r7, #3]
 8001230:	f1a3 020a 	sub.w	r2, r3, #10
 8001234:	4613      	mov	r3, r2
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4413      	add	r3, r2
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001240:	697a      	ldr	r2, [r7, #20]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	e01e      	b.n	800128e <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8001256:	78fa      	ldrb	r2, [r7, #3]
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	2207      	movs	r2, #7
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	43db      	mvns	r3, r3
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4013      	ands	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8001270:	7879      	ldrb	r1, [r7, #1]
 8001272:	78fa      	ldrb	r2, [r7, #3]
 8001274:	4613      	mov	r3, r2
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	4413      	add	r3, r2
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001292:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	0d1b      	lsrs	r3, r3, #20
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	78ba      	ldrb	r2, [r7, #2]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	3302      	adds	r3, #2
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	461a      	mov	r2, r3
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	221f      	movs	r2, #31
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	43db      	mvns	r3, r3
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	4013      	ands	r3, r2
 80012c4:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80012c6:	78fa      	ldrb	r2, [r7, #3]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	78b9      	ldrb	r1, [r7, #2]
 80012ce:	1acb      	subs	r3, r1, r3
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	3302      	adds	r3, #2
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	4619      	mov	r1, r3
 80012d8:	460b      	mov	r3, r1
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	440b      	add	r3, r1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80012f2:	bf00      	nop
 80012f4:	371c      	adds	r7, #28
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 80012fe:	b480      	push	{r7}
 8001300:	b085      	sub	sp, #20
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001316:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800131e:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	3b01      	subs	r3, #1
 8001324:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	051b      	lsls	r3, r3, #20
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	4313      	orrs	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001336:	bf00      	nop
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8001342:	b480      	push	{r7}
 8001344:	b085      	sub	sp, #20
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	460b      	mov	r3, r1
 800134c:	70fb      	strb	r3, [r7, #3]
 800134e:	4613      	mov	r3, r2
 8001350:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 800135a:	78fa      	ldrb	r2, [r7, #3]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4413      	add	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	461a      	mov	r2, r3
 8001366:	883b      	ldrh	r3, [r7, #0]
 8001368:	6013      	str	r3, [r2, #0]
}
 800136a:	bf00      	nop
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	609a      	str	r2, [r3, #8]
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	460b      	mov	r3, r1
 80013a0:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 80013aa:	78fa      	ldrb	r2, [r7, #3]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	3328      	adds	r3, #40	; 0x28
 80013b2:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	b29b      	uxth	r3, r3
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b085      	sub	sp, #20
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
 80013ce:	460b      	mov	r3, r1
 80013d0:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	4013      	ands	r3, r2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e001      	b.n	80013ec <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3714      	adds	r7, #20
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
 8001402:	460b      	mov	r3, r1
 8001404:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8001406:	78fb      	ldrb	r3, [r7, #3]
 8001408:	43da      	mvns	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
	...

0800141c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8001428:	4b34      	ldr	r3, [pc, #208]	; (80014fc <EXTI_Init+0xe0>)
 800142a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	799b      	ldrb	r3, [r3, #6]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d04f      	beq.n	80014d4 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001434:	4931      	ldr	r1, [pc, #196]	; (80014fc <EXTI_Init+0xe0>)
 8001436:	4b31      	ldr	r3, [pc, #196]	; (80014fc <EXTI_Init+0xe0>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	43db      	mvns	r3, r3
 8001440:	4013      	ands	r3, r2
 8001442:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001444:	492d      	ldr	r1, [pc, #180]	; (80014fc <EXTI_Init+0xe0>)
 8001446:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <EXTI_Init+0xe0>)
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	43db      	mvns	r3, r3
 8001450:	4013      	ands	r3, r2
 8001452:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	791b      	ldrb	r3, [r3, #4]
 8001458:	461a      	mov	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4413      	add	r3, r2
 800145e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	6811      	ldr	r1, [r2, #0]
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	430a      	orrs	r2, r1
 800146c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800146e:	4923      	ldr	r1, [pc, #140]	; (80014fc <EXTI_Init+0xe0>)
 8001470:	4b22      	ldr	r3, [pc, #136]	; (80014fc <EXTI_Init+0xe0>)
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	43db      	mvns	r3, r3
 800147a:	4013      	ands	r3, r2
 800147c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800147e:	491f      	ldr	r1, [pc, #124]	; (80014fc <EXTI_Init+0xe0>)
 8001480:	4b1e      	ldr	r3, [pc, #120]	; (80014fc <EXTI_Init+0xe0>)
 8001482:	68da      	ldr	r2, [r3, #12]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	43db      	mvns	r3, r3
 800148a:	4013      	ands	r3, r2
 800148c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	795b      	ldrb	r3, [r3, #5]
 8001492:	2b10      	cmp	r3, #16
 8001494:	d10e      	bne.n	80014b4 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001496:	4919      	ldr	r1, [pc, #100]	; (80014fc <EXTI_Init+0xe0>)
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <EXTI_Init+0xe0>)
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80014a4:	4915      	ldr	r1, [pc, #84]	; (80014fc <EXTI_Init+0xe0>)
 80014a6:	4b15      	ldr	r3, [pc, #84]	; (80014fc <EXTI_Init+0xe0>)
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80014b2:	e01d      	b.n	80014f0 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80014b4:	4b11      	ldr	r3, [pc, #68]	; (80014fc <EXTI_Init+0xe0>)
 80014b6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	795b      	ldrb	r3, [r3, #5]
 80014bc:	461a      	mov	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	4413      	add	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	6811      	ldr	r1, [r2, #0]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]
}
 80014d2:	e00d      	b.n	80014f0 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	791b      	ldrb	r3, [r3, #4]
 80014d8:	461a      	mov	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4413      	add	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	6811      	ldr	r1, [r2, #0]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	43d2      	mvns	r2, r2
 80014ec:	400a      	ands	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	40013c00 	.word	0x40013c00

08001500 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8001510:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <EXTI_GetITStatus+0x44>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4013      	ands	r3, r2
 8001518:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <EXTI_GetITStatus+0x44>)
 800151c:	695a      	ldr	r2, [r3, #20]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4013      	ands	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d005      	beq.n	8001532 <EXTI_GetITStatus+0x32>
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 800152c:	2301      	movs	r3, #1
 800152e:	73fb      	strb	r3, [r7, #15]
 8001530:	e001      	b.n	8001536 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001536:	7bfb      	ldrb	r3, [r7, #15]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	40013c00 	.word	0x40013c00

08001548 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001550:	4a04      	ldr	r2, [pc, #16]	; (8001564 <EXTI_ClearITPendingBit+0x1c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6153      	str	r3, [r2, #20]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	40013c00 	.word	0x40013c00

08001568 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001568:	b480      	push	{r7}
 800156a:	b087      	sub	sp, #28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e076      	b.n	8001672 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001584:	2201      	movs	r2, #1
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	429a      	cmp	r2, r3
 800159e:	d165      	bne.n	800166c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	2103      	movs	r1, #3
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43db      	mvns	r3, r3
 80015b0:	401a      	ands	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	791b      	ldrb	r3, [r3, #4]
 80015be:	4619      	mov	r1, r3
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	431a      	orrs	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	791b      	ldrb	r3, [r3, #4]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d003      	beq.n	80015de <GPIO_Init+0x76>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d12e      	bne.n	800163c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	2103      	movs	r1, #3
 80015e8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ec:	43db      	mvns	r3, r3
 80015ee:	401a      	ands	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	795b      	ldrb	r3, [r3, #5]
 80015fc:	4619      	mov	r1, r3
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	fa01 f303 	lsl.w	r3, r1, r3
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	b29b      	uxth	r3, r3
 8001614:	4619      	mov	r1, r3
 8001616:	2301      	movs	r3, #1
 8001618:	408b      	lsls	r3, r1
 800161a:	43db      	mvns	r3, r3
 800161c:	401a      	ands	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	683a      	ldr	r2, [r7, #0]
 8001628:	7992      	ldrb	r2, [r2, #6]
 800162a:	4611      	mov	r1, r2
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	b292      	uxth	r2, r2
 8001630:	fa01 f202 	lsl.w	r2, r1, r2
 8001634:	b292      	uxth	r2, r2
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	b29b      	uxth	r3, r3
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	2103      	movs	r1, #3
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	401a      	ands	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	79db      	ldrb	r3, [r3, #7]
 800165c:	4619      	mov	r1, r3
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	3301      	adds	r3, #1
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d985      	bls.n	8001584 <GPIO_Init+0x1c>
    }
  }
}
 8001678:	bf00      	nop
 800167a:	371c      	adds	r7, #28
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001692:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	71da      	strb	r2, [r3, #7]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80016c4:	2300      	movs	r3, #0
 80016c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	887b      	ldrh	r3, [r7, #2]
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	e001      	b.n	80016de <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	887a      	ldrh	r2, [r7, #2]
 80016fc:	831a      	strh	r2, [r3, #24]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	887a      	ldrh	r2, [r7, #2]
 800171a:	835a      	strh	r2, [r3, #26]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	807b      	strh	r3, [r7, #2]
 8001734:	4613      	mov	r3, r2
 8001736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001738:	787b      	ldrb	r3, [r7, #1]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	887a      	ldrh	r2, [r7, #2]
 8001742:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001744:	e002      	b.n	800174c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	887a      	ldrh	r2, [r7, #2]
 800174a:	835a      	strh	r2, [r3, #26]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	460b      	mov	r3, r1
 8001762:	807b      	strh	r3, [r7, #2]
 8001764:	4613      	mov	r3, r2
 8001766:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800176c:	2300      	movs	r3, #0
 800176e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001770:	787a      	ldrb	r2, [r7, #1]
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	f003 0307 	and.w	r3, r3, #7
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001780:	887b      	ldrh	r3, [r7, #2]
 8001782:	08db      	lsrs	r3, r3, #3
 8001784:	b29b      	uxth	r3, r3
 8001786:	4618      	mov	r0, r3
 8001788:	887b      	ldrh	r3, [r7, #2]
 800178a:	08db      	lsrs	r3, r3, #3
 800178c:	b29b      	uxth	r3, r3
 800178e:	461a      	mov	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3208      	adds	r2, #8
 8001794:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	210f      	movs	r1, #15
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	ea02 0103 	and.w	r1, r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f100 0208 	add.w	r2, r0, #8
 80017b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	08db      	lsrs	r3, r3, #3
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	461a      	mov	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3208      	adds	r2, #8
 80017c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80017cc:	887b      	ldrh	r3, [r7, #2]
 80017ce:	08db      	lsrs	r3, r3, #3
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	461a      	mov	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3208      	adds	r2, #8
 80017d8:	68b9      	ldr	r1, [r7, #8]
 80017da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80017f6:	4a04      	ldr	r2, [pc, #16]	; (8001808 <PWR_BackupAccessCmd+0x1c>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	420e0020 	.word	0x420e0020

0800180c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001816:	4b0d      	ldr	r3, [pc, #52]	; (800184c <RCC_LSEConfig+0x40>)
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <RCC_LSEConfig+0x40>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d002      	beq.n	800182e <RCC_LSEConfig+0x22>
 8001828:	2b04      	cmp	r3, #4
 800182a:	d004      	beq.n	8001836 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 800182c:	e007      	b.n	800183e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <RCC_LSEConfig+0x40>)
 8001830:	2201      	movs	r2, #1
 8001832:	701a      	strb	r2, [r3, #0]
      break;
 8001834:	e003      	b.n	800183e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <RCC_LSEConfig+0x40>)
 8001838:	2205      	movs	r2, #5
 800183a:	701a      	strb	r2, [r3, #0]
      break;
 800183c:	bf00      	nop
  }
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	40023870 	.word	0x40023870

08001850 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800185a:	4a04      	ldr	r2, [pc, #16]	; (800186c <RCC_LSICmd+0x1c>)
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	42470e80 	.word	0x42470e80

08001870 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001882:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001886:	d111      	bne.n	80018ac <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001888:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <RCC_RTCCLKConfig+0x58>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001894:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800189c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80018a6:	4a08      	ldr	r2, [pc, #32]	; (80018c8 <RCC_RTCCLKConfig+0x58>)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80018ac:	4906      	ldr	r1, [pc, #24]	; (80018c8 <RCC_RTCCLKConfig+0x58>)
 80018ae:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <RCC_RTCCLKConfig+0x58>)
 80018b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018b8:	4313      	orrs	r3, r2
 80018ba:	670b      	str	r3, [r1, #112]	; 0x70
}
 80018bc:	bf00      	nop
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	40023800 	.word	0x40023800

080018cc <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80018d6:	4a04      	ldr	r2, [pc, #16]	; (80018e8 <RCC_RTCCLKCmd+0x1c>)
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	42470e3c 	.word	0x42470e3c

080018ec <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	460b      	mov	r3, r1
 80018f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80018f8:	78fb      	ldrb	r3, [r7, #3]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d006      	beq.n	800190c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80018fe:	490a      	ldr	r1, [pc, #40]	; (8001928 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001900:	4b09      	ldr	r3, [pc, #36]	; (8001928 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4313      	orrs	r3, r2
 8001908:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800190a:	e006      	b.n	800191a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800190c:	4906      	ldr	r1, [pc, #24]	; (8001928 <RCC_AHB1PeriphClockCmd+0x3c>)
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001910:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	43db      	mvns	r3, r3
 8001916:	4013      	ands	r3, r2
 8001918:	630b      	str	r3, [r1, #48]	; 0x30
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800

0800192c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d006      	beq.n	800194c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800193e:	490a      	ldr	r1, [pc, #40]	; (8001968 <RCC_APB1PeriphClockCmd+0x3c>)
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <RCC_APB1PeriphClockCmd+0x3c>)
 8001942:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4313      	orrs	r3, r2
 8001948:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800194a:	e006      	b.n	800195a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800194c:	4906      	ldr	r1, [pc, #24]	; (8001968 <RCC_APB1PeriphClockCmd+0x3c>)
 800194e:	4b06      	ldr	r3, [pc, #24]	; (8001968 <RCC_APB1PeriphClockCmd+0x3c>)
 8001950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	43db      	mvns	r3, r3
 8001956:	4013      	ands	r3, r2
 8001958:	640b      	str	r3, [r1, #64]	; 0x40
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800

0800196c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001978:	78fb      	ldrb	r3, [r7, #3]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d006      	beq.n	800198c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800197e:	490a      	ldr	r1, [pc, #40]	; (80019a8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001982:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4313      	orrs	r3, r2
 8001988:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800198a:	e006      	b.n	800199a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800198c:	4906      	ldr	r1, [pc, #24]	; (80019a8 <RCC_APB2PeriphClockCmd+0x3c>)
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	43db      	mvns	r3, r3
 8001996:	4013      	ands	r3, r2
 8001998:	644b      	str	r3, [r1, #68]	; 0x44
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	40023800 	.word	0x40023800

080019ac <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b087      	sub	sp, #28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80019be:	2300      	movs	r3, #0
 80019c0:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	095b      	lsrs	r3, r3, #5
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d103      	bne.n	80019d8 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <RCC_GetFlagStatus+0x70>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	e009      	b.n	80019ec <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d103      	bne.n	80019e6 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80019de:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <RCC_GetFlagStatus+0x70>)
 80019e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	e002      	b.n	80019ec <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80019e6:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <RCC_GetFlagStatus+0x70>)
 80019e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019ea:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	fa22 f303 	lsr.w	r3, r2, r3
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d002      	beq.n	8001a0a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001a04:	2301      	movs	r3, #1
 8001a06:	74fb      	strb	r3, [r7, #19]
 8001a08:	e001      	b.n	8001a0e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001a0e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	371c      	adds	r7, #28
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	40023800 	.word	0x40023800

08001a20 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <RTC_Init+0x74>)
 8001a2e:	22ca      	movs	r2, #202	; 0xca
 8001a30:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <RTC_Init+0x74>)
 8001a34:	2253      	movs	r2, #83	; 0x53
 8001a36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001a38:	f000 f848 	bl	8001acc <RTC_EnterInitMode>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d102      	bne.n	8001a48 <RTC_Init+0x28>
  {
    status = ERROR;
 8001a42:	2300      	movs	r3, #0
 8001a44:	73fb      	strb	r3, [r7, #15]
 8001a46:	e01c      	b.n	8001a82 <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8001a48:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <RTC_Init+0x74>)
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <RTC_Init+0x74>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a52:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8001a54:	490f      	ldr	r1, [pc, #60]	; (8001a94 <RTC_Init+0x74>)
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <RTC_Init+0x74>)
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8001a62:	4a0c      	ldr	r2, [pc, #48]	; (8001a94 <RTC_Init+0x74>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8001a6a:	490a      	ldr	r1, [pc, #40]	; (8001a94 <RTC_Init+0x74>)
 8001a6c:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <RTC_Init+0x74>)
 8001a6e:	691a      	ldr	r2, [r3, #16]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	041b      	lsls	r3, r3, #16
 8001a76:	4313      	orrs	r3, r2
 8001a78:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8001a7a:	f000 f861 	bl	8001b40 <RTC_ExitInitMode>

    status = SUCCESS;    
 8001a7e:	2301      	movs	r3, #1
 8001a80:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001a82:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <RTC_Init+0x74>)
 8001a84:	22ff      	movs	r2, #255	; 0xff
 8001a86:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40002800 	.word	0x40002800

08001a98 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8001aa8:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <RTC_WriteProtectionCmd+0x30>)
 8001aaa:	22ff      	movs	r2, #255	; 0xff
 8001aac:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 8001aae:	e005      	b.n	8001abc <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <RTC_WriteProtectionCmd+0x30>)
 8001ab2:	22ca      	movs	r2, #202	; 0xca
 8001ab4:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8001ab6:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <RTC_WriteProtectionCmd+0x30>)
 8001ab8:	2253      	movs	r2, #83	; 0x53
 8001aba:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	40002800 	.word	0x40002800

08001acc <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <RTC_EnterInitMode+0x70>)
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d11e      	bne.n	8001b28 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8001aea:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <RTC_EnterInitMode+0x70>)
 8001aec:	f04f 32ff 	mov.w	r2, #4294967295
 8001af0:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <RTC_EnterInitMode+0x70>)
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001afa:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3301      	adds	r3, #1
 8001b00:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b08:	d002      	beq.n	8001b10 <RTC_EnterInitMode+0x44>
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0f0      	beq.n	8001af2 <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8001b10:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <RTC_EnterInitMode+0x70>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d002      	beq.n	8001b22 <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	e004      	b.n	8001b2c <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 8001b22:	2300      	movs	r3, #0
 8001b24:	73fb      	strb	r3, [r7, #15]
 8001b26:	e001      	b.n	8001b2c <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 8001b28:	2301      	movs	r3, #1
 8001b2a:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	40002800 	.word	0x40002800

08001b40 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001b44:	4a05      	ldr	r2, [pc, #20]	; (8001b5c <RTC_ExitInitMode+0x1c>)
 8001b46:	4b05      	ldr	r3, [pc, #20]	; (8001b5c <RTC_ExitInitMode+0x1c>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b4e:	60d3      	str	r3, [r2, #12]
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	40002800 	.word	0x40002800

08001b60 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001b74:	22ca      	movs	r2, #202	; 0xca
 8001b76:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b78:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001b7a:	2253      	movs	r2, #83	; 0x53
 8001b7c:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8001b7e:	4a15      	ldr	r2, [pc, #84]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001b88:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8001b8a:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	f003 0320 	and.w	r3, r3, #32
 8001b92:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3301      	adds	r3, #1
 8001b98:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ba0:	d002      	beq.n	8001ba8 <RTC_WaitForSynchro+0x48>
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f0      	beq.n	8001b8a <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d002      	beq.n	8001bba <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
 8001bb8:	e001      	b.n	8001bbe <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001bbe:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <RTC_WaitForSynchro+0x74>)
 8001bc0:	22ff      	movs	r2, #255	; 0xff
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	40002800 	.word	0x40002800

08001bd8 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001bd8:	b590      	push	{r4, r7, lr}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001be6:	2300      	movs	r3, #0
 8001be8:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d109      	bne.n	8001c04 <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001bf0:	4b3d      	ldr	r3, [pc, #244]	; (8001ce8 <RTC_SetTime+0x110>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d114      	bne.n	8001c26 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	70da      	strb	r2, [r3, #3]
 8001c02:	e010      	b.n	8001c26 <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001c04:	4b38      	ldr	r3, [pc, #224]	; (8001ce8 <RTC_SetTime+0x110>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d007      	beq.n	8001c20 <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 fafc 	bl	8002212 <RTC_Bcd2ToByte>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	e002      	b.n	8001c26 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	2200      	movs	r2, #0
 8001c24:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00f      	beq.n	8001c4c <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	785b      	ldrb	r3, [r3, #1]
 8001c36:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001c38:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001c3e:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	78db      	ldrb	r3, [r3, #3]
 8001c44:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001c46:	4313      	orrs	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	e01b      	b.n	8001c84 <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f000 fac1 	bl	80021d8 <RTC_ByteToBcd2>
 8001c56:	4603      	mov	r3, r0
 8001c58:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 faba 	bl	80021d8 <RTC_ByteToBcd2>
 8001c64:	4603      	mov	r3, r0
 8001c66:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001c68:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	789b      	ldrb	r3, [r3, #2]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 fab2 	bl	80021d8 <RTC_ByteToBcd2>
 8001c74:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001c76:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	78db      	ldrb	r3, [r3, #3]
 8001c7e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001c80:	4313      	orrs	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001c84:	4b18      	ldr	r3, [pc, #96]	; (8001ce8 <RTC_SetTime+0x110>)
 8001c86:	22ca      	movs	r2, #202	; 0xca
 8001c88:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001c8a:	4b17      	ldr	r3, [pc, #92]	; (8001ce8 <RTC_SetTime+0x110>)
 8001c8c:	2253      	movs	r2, #83	; 0x53
 8001c8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001c90:	f7ff ff1c 	bl	8001acc <RTC_EnterInitMode>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d102      	bne.n	8001ca0 <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	72fb      	strb	r3, [r7, #11]
 8001c9e:	e01b      	b.n	8001cd8 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001ca0:	4a11      	ldr	r2, [pc, #68]	; (8001ce8 <RTC_SetTime+0x110>)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001ca8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001cac:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001cae:	f7ff ff47 	bl	8001b40 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001cb2:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <RTC_SetTime+0x110>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 0320 	and.w	r3, r3, #32
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10a      	bne.n	8001cd4 <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001cbe:	f7ff ff4f 	bl	8001b60 <RTC_WaitForSynchro>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d102      	bne.n	8001cce <RTC_SetTime+0xf6>
    {
      status = ERROR;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	72fb      	strb	r3, [r7, #11]
 8001ccc:	e004      	b.n	8001cd8 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	72fb      	strb	r3, [r7, #11]
 8001cd2:	e001      	b.n	8001cd8 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001cd8:	4b03      	ldr	r3, [pc, #12]	; (8001ce8 <RTC_SetTime+0x110>)
 8001cda:	22ff      	movs	r2, #255	; 0xff
 8001cdc:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 8001cde:	7afb      	ldrb	r3, [r7, #11]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd90      	pop	{r4, r7, pc}
 8001ce8:	40002800 	.word	0x40002800

08001cec <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8001cfa:	4b24      	ldr	r3, [pc, #144]	; (8001d8c <RTC_GetTime+0xa0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001d02:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001d06:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	0c1b      	lsrs	r3, r3, #16
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	0a1b      	lsrs	r3, r3, #8
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	0c1b      	lsrs	r3, r3, #16
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d11a      	bne.n	8001d82 <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 fa5e 	bl	8002212 <RTC_Bcd2ToByte>
 8001d56:	4603      	mov	r3, r0
 8001d58:	461a      	mov	r2, r3
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	785b      	ldrb	r3, [r3, #1]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fa55 	bl	8002212 <RTC_Bcd2ToByte>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	789b      	ldrb	r3, [r3, #2]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f000 fa4c 	bl	8002212 <RTC_Bcd2ToByte>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	709a      	strb	r2, [r3, #2]
  }
}
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40002800 	.word	0x40002800

08001d90 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10e      	bne.n	8001dc6 <RTC_SetDate+0x36>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	785b      	ldrb	r3, [r3, #1]
 8001dac:	f003 0310 	and.w	r3, r3, #16
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d008      	beq.n	8001dc6 <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	785b      	ldrb	r3, [r3, #1]
 8001db8:	f023 0310 	bic.w	r3, r3, #16
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	330a      	adds	r3, #10
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d00d      	beq.n	8001de8 <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	785b      	ldrb	r3, [r3, #1]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f000 fa1e 	bl	8002212 <RTC_Bcd2ToByte>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	789b      	ldrb	r3, [r3, #2]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 fa17 	bl	8002212 <RTC_Bcd2ToByte>
 8001de4:	4603      	mov	r3, r0
 8001de6:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00f      	beq.n	8001e0e <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	78db      	ldrb	r3, [r3, #3]
 8001df2:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	785b      	ldrb	r3, [r3, #1]
 8001df8:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001dfa:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8001dfc:	683a      	ldr	r2, [r7, #0]
 8001dfe:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001e00:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	e01b      	b.n	8001e46 <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	78db      	ldrb	r3, [r3, #3]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f9e0 	bl	80021d8 <RTC_ByteToBcd2>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	785b      	ldrb	r3, [r3, #1]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f000 f9d9 	bl	80021d8 <RTC_ByteToBcd2>
 8001e26:	4603      	mov	r3, r0
 8001e28:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001e2a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	789b      	ldrb	r3, [r3, #2]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f000 f9d1 	bl	80021d8 <RTC_ByteToBcd2>
 8001e36:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001e38:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001e42:	4313      	orrs	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001e46:	4b19      	ldr	r3, [pc, #100]	; (8001eac <RTC_SetDate+0x11c>)
 8001e48:	22ca      	movs	r2, #202	; 0xca
 8001e4a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001e4c:	4b17      	ldr	r3, [pc, #92]	; (8001eac <RTC_SetDate+0x11c>)
 8001e4e:	2253      	movs	r2, #83	; 0x53
 8001e50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001e52:	f7ff fe3b 	bl	8001acc <RTC_EnterInitMode>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <RTC_SetDate+0xd2>
  {
    status = ERROR;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	72fb      	strb	r3, [r7, #11]
 8001e60:	e01b      	b.n	8001e9a <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8001e62:	4a12      	ldr	r2, [pc, #72]	; (8001eac <RTC_SetDate+0x11c>)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001e6a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001e6e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001e70:	f7ff fe66 	bl	8001b40 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001e74:	4b0d      	ldr	r3, [pc, #52]	; (8001eac <RTC_SetDate+0x11c>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 0320 	and.w	r3, r3, #32
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d10a      	bne.n	8001e96 <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001e80:	f7ff fe6e 	bl	8001b60 <RTC_WaitForSynchro>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <RTC_SetDate+0x100>
    {
      status = ERROR;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	72fb      	strb	r3, [r7, #11]
 8001e8e:	e004      	b.n	8001e9a <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 8001e90:	2301      	movs	r3, #1
 8001e92:	72fb      	strb	r3, [r7, #11]
 8001e94:	e001      	b.n	8001e9a <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 8001e96:	2301      	movs	r3, #1
 8001e98:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001e9a:	4b04      	ldr	r3, [pc, #16]	; (8001eac <RTC_SetDate+0x11c>)
 8001e9c:	22ff      	movs	r2, #255	; 0xff
 8001e9e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001ea0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd90      	pop	{r4, r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40002800 	.word	0x40002800

08001eb0 <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8001ebe:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <RTC_GetDate+0x98>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ec6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001eca:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	0c1b      	lsrs	r3, r3, #16
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	0a1b      	lsrs	r3, r3, #8
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	f003 031f 	and.w	r3, r3, #31
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	0b5b      	lsrs	r3, r3, #13
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	b2da      	uxtb	r2, r3
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d11a      	bne.n	8001f40 <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	78db      	ldrb	r3, [r3, #3]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 f97f 	bl	8002212 <RTC_Bcd2ToByte>
 8001f14:	4603      	mov	r3, r0
 8001f16:	461a      	mov	r2, r3
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	785b      	ldrb	r3, [r3, #1]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f000 f976 	bl	8002212 <RTC_Bcd2ToByte>
 8001f26:	4603      	mov	r3, r0
 8001f28:	461a      	mov	r2, r3
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	789b      	ldrb	r3, [r3, #2]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 f96d 	bl	8002212 <RTC_Bcd2ToByte>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	709a      	strb	r2, [r3, #2]
  }
}
 8001f40:	bf00      	nop
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40002800 	.word	0x40002800

08001f4c <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f56:	22ca      	movs	r2, #202	; 0xca
 8001f58:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f5c:	2253      	movs	r2, #83	; 0x53
 8001f5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8001f60:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f62:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f023 0307 	bic.w	r3, r3, #7
 8001f6a:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 8001f6c:	4907      	ldr	r1, [pc, #28]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f6e:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001f78:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <RTC_WakeUpClockConfig+0x40>)
 8001f7a:	22ff      	movs	r2, #255	; 0xff
 8001f7c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40002800 	.word	0x40002800

08001f90 <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001f98:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <RTC_SetWakeUpCounter+0x2c>)
 8001f9a:	22ca      	movs	r2, #202	; 0xca
 8001f9c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <RTC_SetWakeUpCounter+0x2c>)
 8001fa0:	2253      	movs	r2, #83	; 0x53
 8001fa2:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8001fa4:	4a05      	ldr	r2, [pc, #20]	; (8001fbc <RTC_SetWakeUpCounter+0x2c>)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001faa:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <RTC_SetWakeUpCounter+0x2c>)
 8001fac:	22ff      	movs	r2, #255	; 0xff
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	40002800 	.word	0x40002800

08001fc0 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b087      	sub	sp, #28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001fd6:	4b1e      	ldr	r3, [pc, #120]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8001fd8:	22ca      	movs	r2, #202	; 0xca
 8001fda:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001fdc:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8001fde:	2253      	movs	r2, #83	; 0x53
 8001fe0:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d008      	beq.n	8001ffa <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8001fe8:	4a19      	ldr	r2, [pc, #100]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8001fea:	4b19      	ldr	r3, [pc, #100]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ff2:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	75fb      	strb	r3, [r7, #23]
 8001ff8:	e01f      	b.n	800203a <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8001ffa:	4a15      	ldr	r2, [pc, #84]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8001ffc:	4b14      	ldr	r3, [pc, #80]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002004:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f003 0304 	and.w	r3, r3, #4
 800200e:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	3301      	adds	r3, #1
 8002014:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800201c:	d002      	beq.n	8002024 <RTC_WakeUpCmd+0x64>
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0f0      	beq.n	8002006 <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8002024:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <RTC_WakeUpCmd+0x90>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d102      	bne.n	8002036 <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8002030:	2300      	movs	r3, #0
 8002032:	75fb      	strb	r3, [r7, #23]
 8002034:	e001      	b.n	800203a <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 8002036:	2301      	movs	r3, #1
 8002038:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800203a:	4b05      	ldr	r3, [pc, #20]	; (8002050 <RTC_WakeUpCmd+0x90>)
 800203c:	22ff      	movs	r2, #255	; 0xff
 800203e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8002040:	7dfb      	ldrb	r3, [r7, #23]
}
 8002042:	4618      	mov	r0, r3
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40002800 	.word	0x40002800

08002054 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 800205e:	2300      	movs	r3, #0
 8002060:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8002062:	4b08      	ldr	r3, [pc, #32]	; (8002084 <RTC_WriteBackupRegister+0x30>)
 8002064:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	009a      	lsls	r2, r3, #2
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4413      	add	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	461a      	mov	r2, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	40002850 	.word	0x40002850

08002088 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8002094:	4b07      	ldr	r3, [pc, #28]	; (80020b4 <RTC_ReadBackupRegister+0x2c>)
 8002096:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	009a      	lsls	r2, r3, #2
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4413      	add	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3714      	adds	r7, #20
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	40002850 	.word	0x40002850

080020b8 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80020c4:	4b1a      	ldr	r3, [pc, #104]	; (8002130 <RTC_ITConfig+0x78>)
 80020c6:	22ca      	movs	r2, #202	; 0xca
 80020c8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80020ca:	4b19      	ldr	r3, [pc, #100]	; (8002130 <RTC_ITConfig+0x78>)
 80020cc:	2253      	movs	r2, #83	; 0x53
 80020ce:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d010      	beq.n	80020f8 <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 80020d6:	4916      	ldr	r1, [pc, #88]	; (8002130 <RTC_ITConfig+0x78>)
 80020d8:	4b15      	ldr	r3, [pc, #84]	; (8002130 <RTC_ITConfig+0x78>)
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f023 0304 	bic.w	r3, r3, #4
 80020e2:	4313      	orrs	r3, r2
 80020e4:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 80020e6:	4912      	ldr	r1, [pc, #72]	; (8002130 <RTC_ITConfig+0x78>)
 80020e8:	4b11      	ldr	r3, [pc, #68]	; (8002130 <RTC_ITConfig+0x78>)
 80020ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	4313      	orrs	r3, r2
 80020f4:	640b      	str	r3, [r1, #64]	; 0x40
 80020f6:	e011      	b.n	800211c <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 80020f8:	490d      	ldr	r1, [pc, #52]	; (8002130 <RTC_ITConfig+0x78>)
 80020fa:	4b0d      	ldr	r3, [pc, #52]	; (8002130 <RTC_ITConfig+0x78>)
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f023 0304 	bic.w	r3, r3, #4
 8002104:	43db      	mvns	r3, r3
 8002106:	4013      	ands	r3, r2
 8002108:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 800210a:	4909      	ldr	r1, [pc, #36]	; (8002130 <RTC_ITConfig+0x78>)
 800210c:	4b08      	ldr	r3, [pc, #32]	; (8002130 <RTC_ITConfig+0x78>)
 800210e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	43db      	mvns	r3, r3
 8002118:	4013      	ands	r3, r2
 800211a:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <RTC_ITConfig+0x78>)
 800211e:	22ff      	movs	r2, #255	; 0xff
 8002120:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40002800 	.word	0x40002800

08002134 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800213c:	2300      	movs	r3, #0
 800213e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8002148:	4b13      	ldr	r3, [pc, #76]	; (8002198 <RTC_GetITStatus+0x64>)
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <RTC_GetITStatus+0x64>)
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	401a      	ands	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	0bd9      	lsrs	r1, r3, #15
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	400b      	ands	r3, r1
 8002162:	4313      	orrs	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8002166:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <RTC_GetITStatus+0x64>)
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	4013      	ands	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d006      	beq.n	8002186 <RTC_GetITStatus+0x52>
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	b29b      	uxth	r3, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8002180:	2301      	movs	r3, #1
 8002182:	75fb      	strb	r3, [r7, #23]
 8002184:	e001      	b.n	800218a <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8002186:	2300      	movs	r3, #0
 8002188:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 800218a:	7dfb      	ldrb	r3, [r7, #23]
}
 800218c:	4618      	mov	r0, r3
 800218e:	371c      	adds	r7, #28
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40002800 	.word	0x40002800

0800219c <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 80021ae:	4909      	ldr	r1, [pc, #36]	; (80021d4 <RTC_ClearITPendingBit+0x38>)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b8:	43da      	mvns	r2, r3
 80021ba:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <RTC_ClearITPendingBit+0x38>)
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c2:	4313      	orrs	r3, r2
 80021c4:	60cb      	str	r3, [r1, #12]
}
 80021c6:	bf00      	nop
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40002800 	.word	0x40002800

080021d8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 80021e6:	e005      	b.n	80021f4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	3301      	adds	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	3b0a      	subs	r3, #10
 80021f2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	2b09      	cmp	r3, #9
 80021f8:	d8f6      	bhi.n	80021e8 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	4313      	orrs	r3, r2
 8002204:	b2db      	uxtb	r3, r3
}
 8002206:	4618      	mov	r0, r3
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002212:	b480      	push	{r7}
 8002214:	b085      	sub	sp, #20
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	b2db      	uxtb	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	0092      	lsls	r2, r2, #2
 800222a:	4413      	add	r3, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	b2da      	uxtb	r2, r3
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	4413      	add	r3, r2
 800223c:	b2db      	uxtb	r3, r3
}
 800223e:	4618      	mov	r0, r3
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800224a:	b480      	push	{r7}
 800224c:	b085      	sub	sp, #20
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800225e:	89fb      	ldrh	r3, [r7, #14]
 8002260:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8002264:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	881a      	ldrh	r2, [r3, #0]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	885b      	ldrh	r3, [r3, #2]
 800226e:	4313      	orrs	r3, r2
 8002270:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002276:	4313      	orrs	r3, r2
 8002278:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800227e:	4313      	orrs	r3, r2
 8002280:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002286:	4313      	orrs	r3, r2
 8002288:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800228e:	4313      	orrs	r3, r2
 8002290:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002296:	4313      	orrs	r3, r2
 8002298:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800229e:	4313      	orrs	r3, r2
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	89fb      	ldrh	r3, [r7, #14]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	89fa      	ldrh	r2, [r7, #14]
 80022ac:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	8b9b      	ldrh	r3, [r3, #28]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	8a1a      	ldrh	r2, [r3, #16]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	821a      	strh	r2, [r3, #16]
}
 80022c6:	bf00      	nop
 80022c8:	3714      	adds	r7, #20
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
 80022da:	460b      	mov	r3, r1
 80022dc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80022de:	78fb      	ldrb	r3, [r7, #3]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d008      	beq.n	80022f6 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80022f4:	e007      	b.n	8002306 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	881b      	ldrh	r3, [r3, #0]
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002300:	b29a      	uxth	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	801a      	strh	r2, [r3, #0]
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	899b      	ldrh	r3, [r3, #12]
 800231e:	b29b      	uxth	r3, r3
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	460b      	mov	r3, r1
 8002336:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	887a      	ldrh	r2, [r7, #2]
 800233c:	819a      	strh	r2, [r3, #12]
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800234a:	b480      	push	{r7}
 800234c:	b085      	sub	sp, #20
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
 8002352:	460b      	mov	r3, r1
 8002354:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002356:	2300      	movs	r3, #0
 8002358:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	891b      	ldrh	r3, [r3, #8]
 800235e:	b29a      	uxth	r2, r3
 8002360:	887b      	ldrh	r3, [r7, #2]
 8002362:	4013      	ands	r3, r2
 8002364:	b29b      	uxth	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d002      	beq.n	8002370 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800236a:	2301      	movs	r3, #1
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	e001      	b.n	8002374 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8002370:	2300      	movs	r3, #0
 8002372:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002374:	7bfb      	ldrb	r3, [r7, #15]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
	...

08002384 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8002384:	b490      	push	{r4, r7}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	460a      	mov	r2, r1
 800238e:	71fb      	strb	r3, [r7, #7]
 8002390:	4613      	mov	r3, r2
 8002392:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8002398:	79bb      	ldrb	r3, [r7, #6]
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	220f      	movs	r2, #15
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80023a8:	4916      	ldr	r1, [pc, #88]	; (8002404 <SYSCFG_EXTILineConfig+0x80>)
 80023aa:	79bb      	ldrb	r3, [r7, #6]
 80023ac:	089b      	lsrs	r3, r3, #2
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	4618      	mov	r0, r3
 80023b2:	4a14      	ldr	r2, [pc, #80]	; (8002404 <SYSCFG_EXTILineConfig+0x80>)
 80023b4:	79bb      	ldrb	r3, [r7, #6]
 80023b6:	089b      	lsrs	r3, r3, #2
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	3302      	adds	r3, #2
 80023bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	43db      	mvns	r3, r3
 80023c4:	401a      	ands	r2, r3
 80023c6:	1c83      	adds	r3, r0, #2
 80023c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80023cc:	480d      	ldr	r0, [pc, #52]	; (8002404 <SYSCFG_EXTILineConfig+0x80>)
 80023ce:	79bb      	ldrb	r3, [r7, #6]
 80023d0:	089b      	lsrs	r3, r3, #2
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	461c      	mov	r4, r3
 80023d6:	4a0b      	ldr	r2, [pc, #44]	; (8002404 <SYSCFG_EXTILineConfig+0x80>)
 80023d8:	79bb      	ldrb	r3, [r7, #6]
 80023da:	089b      	lsrs	r3, r3, #2
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	3302      	adds	r3, #2
 80023e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023e4:	79f9      	ldrb	r1, [r7, #7]
 80023e6:	79bb      	ldrb	r3, [r7, #6]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	431a      	orrs	r2, r3
 80023f4:	1ca3      	adds	r3, r4, #2
 80023f6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc90      	pop	{r4, r7}
 8002402:	4770      	bx	lr
 8002404:	40013800 	.word	0x40013800

08002408 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002412:	2300      	movs	r3, #0
 8002414:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a29      	ldr	r2, [pc, #164]	; (80024c4 <TIM_TimeBaseInit+0xbc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d013      	beq.n	800244c <TIM_TimeBaseInit+0x44>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a28      	ldr	r2, [pc, #160]	; (80024c8 <TIM_TimeBaseInit+0xc0>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00f      	beq.n	800244c <TIM_TimeBaseInit+0x44>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002432:	d00b      	beq.n	800244c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a25      	ldr	r2, [pc, #148]	; (80024cc <TIM_TimeBaseInit+0xc4>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d007      	beq.n	800244c <TIM_TimeBaseInit+0x44>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a24      	ldr	r2, [pc, #144]	; (80024d0 <TIM_TimeBaseInit+0xc8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d003      	beq.n	800244c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a23      	ldr	r2, [pc, #140]	; (80024d4 <TIM_TimeBaseInit+0xcc>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d108      	bne.n	800245e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800244c:	89fb      	ldrh	r3, [r7, #14]
 800244e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002452:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	885a      	ldrh	r2, [r3, #2]
 8002458:	89fb      	ldrh	r3, [r7, #14]
 800245a:	4313      	orrs	r3, r2
 800245c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a1d      	ldr	r2, [pc, #116]	; (80024d8 <TIM_TimeBaseInit+0xd0>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d00c      	beq.n	8002480 <TIM_TimeBaseInit+0x78>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a1c      	ldr	r2, [pc, #112]	; (80024dc <TIM_TimeBaseInit+0xd4>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d008      	beq.n	8002480 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800246e:	89fb      	ldrh	r3, [r7, #14]
 8002470:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002474:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	891a      	ldrh	r2, [r3, #8]
 800247a:	89fb      	ldrh	r3, [r7, #14]
 800247c:	4313      	orrs	r3, r2
 800247e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	89fa      	ldrh	r2, [r7, #14]
 8002484:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	881a      	ldrh	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a0a      	ldr	r2, [pc, #40]	; (80024c4 <TIM_TimeBaseInit+0xbc>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d003      	beq.n	80024a6 <TIM_TimeBaseInit+0x9e>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a09      	ldr	r2, [pc, #36]	; (80024c8 <TIM_TimeBaseInit+0xc0>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d104      	bne.n	80024b0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	7a9b      	ldrb	r3, [r3, #10]
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	829a      	strh	r2, [r3, #20]
}
 80024b6:	bf00      	nop
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40010000 	.word	0x40010000
 80024c8:	40010400 	.word	0x40010400
 80024cc:	40000400 	.word	0x40000400
 80024d0:	40000800 	.word	0x40000800
 80024d4:	40000c00 	.word	0x40000c00
 80024d8:	40001000 	.word	0x40001000
 80024dc:	40001400 	.word	0x40001400

080024e0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80024ec:	78fb      	ldrb	r3, [r7, #3]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d008      	beq.n	8002504 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	881b      	ldrh	r3, [r3, #0]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8002502:	e007      	b.n	8002514 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	b29b      	uxth	r3, r3
 800250a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800250e:	b29a      	uxth	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	801a      	strh	r2, [r3, #0]
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	460b      	mov	r3, r1
 800252a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800252c:	78fb      	ldrb	r3, [r7, #3]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d008      	beq.n	8002544 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	b29b      	uxth	r3, r3
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	b29a      	uxth	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8002542:	e007      	b.n	8002554 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	b29b      	uxth	r3, r3
 800254a:	f023 0301 	bic.w	r3, r3, #1
 800254e:	b29a      	uxth	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	801a      	strh	r2, [r3, #0]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	460b      	mov	r3, r1
 800256a:	807b      	strh	r3, [r7, #2]
 800256c:	4613      	mov	r3, r2
 800256e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002570:	787b      	ldrb	r3, [r7, #1]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d008      	beq.n	8002588 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	899b      	ldrh	r3, [r3, #12]
 800257a:	b29a      	uxth	r2, r3
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	4313      	orrs	r3, r2
 8002580:	b29a      	uxth	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8002586:	e009      	b.n	800259c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	899b      	ldrh	r3, [r3, #12]
 800258c:	b29a      	uxth	r2, r3
 800258e:	887b      	ldrh	r3, [r7, #2]
 8002590:	43db      	mvns	r3, r3
 8002592:	b29b      	uxth	r3, r3
 8002594:	4013      	ands	r3, r2
 8002596:	b29a      	uxth	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	819a      	strh	r2, [r3, #12]
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80025b4:	2300      	movs	r3, #0
 80025b6:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	81bb      	strh	r3, [r7, #12]
 80025bc:	2300      	movs	r3, #0
 80025be:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	8a1b      	ldrh	r3, [r3, #16]
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	887b      	ldrh	r3, [r7, #2]
 80025c8:	4013      	ands	r3, r2
 80025ca:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	899b      	ldrh	r3, [r3, #12]
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	887b      	ldrh	r3, [r7, #2]
 80025d4:	4013      	ands	r3, r2
 80025d6:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80025d8:	89bb      	ldrh	r3, [r7, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d005      	beq.n	80025ea <TIM_GetITStatus+0x42>
 80025de:	897b      	ldrh	r3, [r7, #10]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80025e4:	2301      	movs	r3, #1
 80025e6:	73fb      	strb	r3, [r7, #15]
 80025e8:	e001      	b.n	80025ee <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002608:	887b      	ldrh	r3, [r7, #2]
 800260a:	43db      	mvns	r3, r3
 800260c:	b29a      	uxth	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	821a      	strh	r2, [r3, #16]
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
	...

08002620 <delay>:

void Set_Pin_Input (void);
void Set_Pin_Output (void);

void delay(uint32_t tiempo)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */
	TimingDelay = tiempo;
 8002628:	4a06      	ldr	r2, [pc, #24]	; (8002644 <delay+0x24>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 800262e:	bf00      	nop
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <delay+0x24>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1fb      	bne.n	8002630 <delay+0x10>

}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	20000760 	.word	0x20000760

08002648 <Set_Pin_Output>:

void Set_Pin_Output (void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800264e:	2101      	movs	r1, #1
 8002650:	2001      	movs	r0, #1
 8002652:	f7ff f94b 	bl	80018ec <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 8002656:	2302      	movs	r3, #2
 8002658:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 800265a:	2301      	movs	r3, #1
 800265c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800265e:	2303      	movs	r3, #3
 8002660:	717b      	strb	r3, [r7, #5]
	GPIO_InitStruct.GPIO_OType= GPIO_OType_PP ;
 8002662:	2300      	movs	r3, #0
 8002664:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002666:	2300      	movs	r3, #0
 8002668:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266a:	463b      	mov	r3, r7
 800266c:	4619      	mov	r1, r3
 800266e:	4803      	ldr	r0, [pc, #12]	; (800267c <Set_Pin_Output+0x34>)
 8002670:	f7fe ff7a 	bl	8001568 <GPIO_Init>
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40020000 	.word	0x40020000

08002680 <Set_Pin_Input>:

void Set_Pin_Input (void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002686:	2101      	movs	r1, #1
 8002688:	2001      	movs	r0, #1
 800268a:	f7ff f92f 	bl	80018ec <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 800268e:	2302      	movs	r3, #2
 8002690:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8002692:	2300      	movs	r3, #0
 8002694:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_OType= GPIO_OType_PP;
 800269a:	2300      	movs	r3, #0
 800269c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800269e:	2303      	movs	r3, #3
 80026a0:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a2:	463b      	mov	r3, r7
 80026a4:	4619      	mov	r1, r3
 80026a6:	4803      	ldr	r0, [pc, #12]	; (80026b4 <Set_Pin_Input+0x34>)
 80026a8:	f7fe ff5e 	bl	8001568 <GPIO_Init>
}
 80026ac:	bf00      	nop
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40020000 	.word	0x40020000

080026b8 <DHT_Start>:


void DHT_Start (void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	Set_Pin_Output ();  // set the pin as output
 80026bc:	f7ff ffc4 	bl	8002648 <Set_Pin_Output>
	GPIO_WriteBit(GPIOA,GPIO_Pin_1,1);// pull the pin low
 80026c0:	2201      	movs	r2, #1
 80026c2:	2102      	movs	r1, #2
 80026c4:	4809      	ldr	r0, [pc, #36]	; (80026ec <DHT_Start+0x34>)
 80026c6:	f7ff f82f 	bl	8001728 <GPIO_WriteBit>
	delay(1000);
 80026ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026ce:	f7ff ffa7 	bl	8002620 <delay>
	GPIO_WriteBit(GPIOA,GPIO_Pin_1,0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2102      	movs	r1, #2
 80026d6:	4805      	ldr	r0, [pc, #20]	; (80026ec <DHT_Start+0x34>)
 80026d8:	f7ff f826 	bl	8001728 <GPIO_WriteBit>
	delay(1200);  // >1ms delay
 80026dc:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80026e0:	f7ff ff9e 	bl	8002620 <delay>
	//GPIO_WriteBit(GPIOA,GPIO_Pin_1,1);
	//delay(20);
	Set_Pin_Input();    // set as input
 80026e4:	f7ff ffcc 	bl	8002680 <Set_Pin_Input>
}
 80026e8:	bf00      	nop
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40020000 	.word	0x40020000

080026f0 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
	delay(40);
 80026f4:	2028      	movs	r0, #40	; 0x28
 80026f6:	f7ff ff93 	bl	8002620 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)))
 80026fa:	2102      	movs	r1, #2
 80026fc:	4811      	ldr	r0, [pc, #68]	; (8002744 <DHT_Check_Response+0x54>)
 80026fe:	f7fe ffdb 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d110      	bne.n	800272a <DHT_Check_Response+0x3a>
	{
		delay(80);
 8002708:	2050      	movs	r0, #80	; 0x50
 800270a:	f7ff ff89 	bl	8002620 <delay>
		if ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)))
 800270e:	2102      	movs	r1, #2
 8002710:	480c      	ldr	r0, [pc, #48]	; (8002744 <DHT_Check_Response+0x54>)
 8002712:	f7fe ffd1 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d003      	beq.n	8002724 <DHT_Check_Response+0x34>
			Response = 1;
 800271c:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <DHT_Check_Response+0x58>)
 800271e:	2201      	movs	r2, #1
 8002720:	701a      	strb	r2, [r3, #0]
 8002722:	e002      	b.n	800272a <DHT_Check_Response+0x3a>
		else Response = -1;
 8002724:	4b08      	ldr	r3, [pc, #32]	; (8002748 <DHT_Check_Response+0x58>)
 8002726:	22ff      	movs	r2, #255	; 0xff
 8002728:	701a      	strb	r2, [r3, #0]
	}
	while (GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1));   // wait for the pin to go low
 800272a:	bf00      	nop
 800272c:	2102      	movs	r1, #2
 800272e:	4805      	ldr	r0, [pc, #20]	; (8002744 <DHT_Check_Response+0x54>)
 8002730:	f7fe ffc2 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1f8      	bne.n	800272c <DHT_Check_Response+0x3c>

	return Response;
 800273a:	4b03      	ldr	r3, [pc, #12]	; (8002748 <DHT_Check_Response+0x58>)
 800273c:	781b      	ldrb	r3, [r3, #0]
}
 800273e:	4618      	mov	r0, r3
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40020000 	.word	0x40020000
 8002748:	20000764 	.word	0x20000764

0800274c <DHT_Read>:

uint8_t DHT_Read (void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8002752:	2300      	movs	r3, #0
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	e037      	b.n	80027c8 <DHT_Read+0x7c>
	{
		while (!(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)));   // wait for the pin to go high
 8002758:	bf00      	nop
 800275a:	2102      	movs	r1, #2
 800275c:	481e      	ldr	r0, [pc, #120]	; (80027d8 <DHT_Read+0x8c>)
 800275e:	f7fe ffab 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0f8      	beq.n	800275a <DHT_Read+0xe>
		delay(40);   // wait for 40 us
 8002768:	2028      	movs	r0, #40	; 0x28
 800276a:	f7ff ff59 	bl	8002620 <delay>
		if ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1))==0)   // if the pin is low
 800276e:	2102      	movs	r1, #2
 8002770:	4819      	ldr	r0, [pc, #100]	; (80027d8 <DHT_Read+0x8c>)
 8002772:	f7fe ffa1 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10e      	bne.n	800279a <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 800277c:	79bb      	ldrb	r3, [r7, #6]
 800277e:	f1c3 0307 	rsb	r3, r3, #7
 8002782:	2201      	movs	r2, #1
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	b25b      	sxtb	r3, r3
 800278a:	43db      	mvns	r3, r3
 800278c:	b25a      	sxtb	r2, r3
 800278e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002792:	4013      	ands	r3, r2
 8002794:	b25b      	sxtb	r3, r3
 8002796:	71fb      	strb	r3, [r7, #7]
 8002798:	e00b      	b.n	80027b2 <DHT_Read+0x66>
		}
		else
			i|= (1<<(7-j));  // if the pin is high, write 1
 800279a:	79bb      	ldrb	r3, [r7, #6]
 800279c:	f1c3 0307 	rsb	r3, r3, #7
 80027a0:	2201      	movs	r2, #1
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	b25a      	sxtb	r2, r3
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	b25b      	sxtb	r3, r3
 80027b0:	71fb      	strb	r3, [r7, #7]

		while ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)));  // wait for the pin to go low
 80027b2:	bf00      	nop
 80027b4:	2102      	movs	r1, #2
 80027b6:	4808      	ldr	r0, [pc, #32]	; (80027d8 <DHT_Read+0x8c>)
 80027b8:	f7fe ff7e 	bl	80016b8 <GPIO_ReadInputDataBit>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1f8      	bne.n	80027b4 <DHT_Read+0x68>
	for (j=0;j<8;j++)
 80027c2:	79bb      	ldrb	r3, [r7, #6]
 80027c4:	3301      	adds	r3, #1
 80027c6:	71bb      	strb	r3, [r7, #6]
 80027c8:	79bb      	ldrb	r3, [r7, #6]
 80027ca:	2b07      	cmp	r3, #7
 80027cc:	d9c4      	bls.n	8002758 <DHT_Read+0xc>
	}
	return i;
 80027ce:	79fb      	ldrb	r3, [r7, #7]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40020000 	.word	0x40020000

080027dc <DHT_GetData>:

void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t SUM;

	TIM_Cmd(TIM2, ENABLE);
 80027e4:	2101      	movs	r1, #1
 80027e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027ea:	f7ff fe99 	bl	8002520 <TIM_Cmd>

    DHT_Start ();
 80027ee:	f7ff ff63 	bl	80026b8 <DHT_Start>
	Presence = DHT_Check_Response ();
 80027f2:	f7ff ff7d 	bl	80026f0 <DHT_Check_Response>
 80027f6:	4603      	mov	r3, r0
 80027f8:	461a      	mov	r2, r3
 80027fa:	4b29      	ldr	r3, [pc, #164]	; (80028a0 <DHT_GetData+0xc4>)
 80027fc:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 80027fe:	f7ff ffa5 	bl	800274c <DHT_Read>
 8002802:	4603      	mov	r3, r0
 8002804:	73fb      	strb	r3, [r7, #15]
	Rh_byte2 = DHT_Read ();
 8002806:	f7ff ffa1 	bl	800274c <DHT_Read>
 800280a:	4603      	mov	r3, r0
 800280c:	73bb      	strb	r3, [r7, #14]
	Temp_byte1 = DHT_Read ();
 800280e:	f7ff ff9d 	bl	800274c <DHT_Read>
 8002812:	4603      	mov	r3, r0
 8002814:	737b      	strb	r3, [r7, #13]
	Temp_byte2 = DHT_Read ();
 8002816:	f7ff ff99 	bl	800274c <DHT_Read>
 800281a:	4603      	mov	r3, r0
 800281c:	733b      	strb	r3, [r7, #12]
	SUM = DHT_Read();
 800281e:	f7ff ff95 	bl	800274c <DHT_Read>
 8002822:	4603      	mov	r3, r0
 8002824:	817b      	strh	r3, [r7, #10]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8002826:	897a      	ldrh	r2, [r7, #10]
 8002828:	7bf9      	ldrb	r1, [r7, #15]
 800282a:	7bbb      	ldrb	r3, [r7, #14]
 800282c:	4419      	add	r1, r3
 800282e:	7b7b      	ldrb	r3, [r7, #13]
 8002830:	4419      	add	r1, r3
 8002832:	7b3b      	ldrb	r3, [r7, #12]
 8002834:	440b      	add	r3, r1
 8002836:	429a      	cmp	r2, r3
 8002838:	d129      	bne.n	800288e <DHT_GetData+0xb2>
	{
		DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2)/10.00;
 800283a:	7b7b      	ldrb	r3, [r7, #13]
 800283c:	021a      	lsls	r2, r3, #8
 800283e:	7b3b      	ldrb	r3, [r7, #12]
 8002840:	4313      	orrs	r3, r2
 8002842:	4618      	mov	r0, r3
 8002844:	f7fd fe6e 	bl	8000524 <__aeabi_i2d>
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	4b15      	ldr	r3, [pc, #84]	; (80028a4 <DHT_GetData+0xc8>)
 800284e:	f7fd fff9 	bl	8000844 <__aeabi_ddiv>
 8002852:	4603      	mov	r3, r0
 8002854:	460c      	mov	r4, r1
 8002856:	4618      	mov	r0, r3
 8002858:	4621      	mov	r1, r4
 800285a:	f7fe f9a1 	bl	8000ba0 <__aeabi_d2f>
 800285e:	4602      	mov	r2, r0
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	601a      	str	r2, [r3, #0]
		DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2)/10.00;
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	021a      	lsls	r2, r3, #8
 8002868:	7bbb      	ldrb	r3, [r7, #14]
 800286a:	4313      	orrs	r3, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f7fd fe59 	bl	8000524 <__aeabi_i2d>
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <DHT_GetData+0xc8>)
 8002878:	f7fd ffe4 	bl	8000844 <__aeabi_ddiv>
 800287c:	4603      	mov	r3, r0
 800287e:	460c      	mov	r4, r1
 8002880:	4618      	mov	r0, r3
 8002882:	4621      	mov	r1, r4
 8002884:	f7fe f98c 	bl	8000ba0 <__aeabi_d2f>
 8002888:	4602      	mov	r2, r0
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	605a      	str	r2, [r3, #4]
	}

	TIM_Cmd(TIM2, DISABLE);
 800288e:	2100      	movs	r1, #0
 8002890:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002894:	f7ff fe44 	bl	8002520 <TIM_Cmd>
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	bd90      	pop	{r4, r7, pc}
 80028a0:	2000075c 	.word	0x2000075c
 80028a4:	40240000 	.word	0x40240000

080028a8 <TIM2_Init>:

void TIM2_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 80028ae:	2300      	movs	r3, #0
 80028b0:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 80028b2:	4b14      	ldr	r3, [pc, #80]	; (8002904 <TIM2_Init+0x5c>)
 80028b4:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 80028b6:	4b14      	ldr	r3, [pc, #80]	; (8002908 <TIM2_Init+0x60>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	085a      	lsrs	r2, r3, #1
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	3b01      	subs	r3, #1
 80028c6:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 80028c8:	230a      	movs	r3, #10
 80028ca:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 80028cc:	8afb      	ldrh	r3, [r7, #22]
 80028ce:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80028d4:	2300      	movs	r3, #0
 80028d6:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	4619      	mov	r1, r3
 80028dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028e0:	f7ff fd92 	bl	8002408 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 2.
 80028e4:	2201      	movs	r2, #1
 80028e6:	2102      	movs	r1, #2
 80028e8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028ec:	f7ff fe38 	bl	8002560 <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE); // Habilita el contador para el timer 2.
 80028f0:	2101      	movs	r1, #1
 80028f2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028f6:	f7ff fe13 	bl	8002520 <TIM_Cmd>

}
 80028fa:	bf00      	nop
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	00989680 	.word	0x00989680
 8002908:	200000b4 	.word	0x200000b4

0800290c <TIM2_Config>:

void TIM2_Config(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE); // Se habilita el reloj.
 8002912:	2101      	movs	r1, #1
 8002914:	2001      	movs	r0, #1
 8002916:	f7ff f809 	bl	800192c <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 800291a:	231c      	movs	r3, #28
 800291c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 8;
 800291e:	2308      	movs	r3, #8
 8002920:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002922:	2301      	movs	r3, #1
 8002924:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002926:	2301      	movs	r3, #1
 8002928:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 800292a:	1d3b      	adds	r3, r7, #4
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fb23 	bl	8000f78 <NVIC_Init>

}
 8002932:	bf00      	nop
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <TIM2_Start>:

void TIM2_Start(void)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM2_Config(); // Configuracion del timer.
 800293e:	f7ff ffe5 	bl	800290c <TIM2_Config>
	TIM2_Init(); // Inicializacion del timer.
 8002942:	f7ff ffb1 	bl	80028a8 <TIM2_Init>
	TIM_Cmd(TIM2, DISABLE);
 8002946:	2100      	movs	r1, #0
 8002948:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800294c:	f7ff fde8 	bl	8002520 <TIM_Cmd>
}
 8002950:	bf00      	nop
 8002952:	bd80      	pop	{r7, pc}

08002954 <TIM2_IRQHandler>:

void TIM2_IRQHandler (void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
	/* TIM2_IRQHandler rutina de interrupcion del timer 2.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8002958:	2102      	movs	r1, #2
 800295a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800295e:	f7ff fe23 	bl	80025a8 <TIM_GetITStatus>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00d      	beq.n	8002984 <TIM2_IRQHandler+0x30>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8002968:	2102      	movs	r1, #2
 800296a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800296e:	f7ff fe45 	bl	80025fc <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 8002972:	4b05      	ldr	r3, [pc, #20]	; (8002988 <TIM2_IRQHandler+0x34>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d004      	beq.n	8002984 <TIM2_IRQHandler+0x30>
		{
			TimingDelay--;
 800297a:	4b03      	ldr	r3, [pc, #12]	; (8002988 <TIM2_IRQHandler+0x34>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	3b01      	subs	r3, #1
 8002980:	4a01      	ldr	r2, [pc, #4]	; (8002988 <TIM2_IRQHandler+0x34>)
 8002982:	6013      	str	r3, [r2, #0]
		}

	}
}
 8002984:	bf00      	nop
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20000760 	.word	0x20000760

0800298c <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b08c      	sub	sp, #48	; 0x30
 8002990:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002992:	2101      	movs	r1, #1
 8002994:	2004      	movs	r0, #4
 8002996:	f7fe ffa9 	bl	80018ec <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 800299a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe fe70 	bl	8001684 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1;
 80029a4:	2302      	movs	r3, #2
 80029a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 80029a8:	2303      	movs	r3, #3
 80029aa:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 80029b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029b8:	4619      	mov	r1, r3
 80029ba:	4821      	ldr	r0, [pc, #132]	; (8002a40 <adc_inicializar+0xb4>)
 80029bc:	f7fe fdd4 	bl	8001568 <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80029c0:	2101      	movs	r1, #1
 80029c2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80029c6:	f7fe ffd1 	bl	800196c <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 80029ca:	463b      	mov	r3, r7
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7fe fbd3 	bl	8001178 <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 80029d2:	2300      	movs	r3, #0
 80029d4:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 80029d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029da:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 80029dc:	2300      	movs	r3, #0
 80029de:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 80029e4:	463b      	mov	r3, r7
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7fe fb9e 	bl	8001128 <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 80029ec:	f107 0310 	add.w	r3, r7, #16
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7fe fb79 	bl	80010e8 <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 80029fa:	2300      	movs	r3, #0
 80029fc:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 80029fe:	2300      	movs	r3, #0
 8002a00:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 8002a06:	2300      	movs	r3, #0
 8002a08:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 8002a10:	f107 0310 	add.w	r3, r7, #16
 8002a14:	4619      	mov	r1, r3
 8002a16:	480b      	ldr	r0, [pc, #44]	; (8002a44 <adc_inicializar+0xb8>)
 8002a18:	f7fe fb10 	bl	800103c <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	4809      	ldr	r0, [pc, #36]	; (8002a44 <adc_inicializar+0xb8>)
 8002a20:	f7fe fc6d 	bl	80012fe <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8002a24:	2200      	movs	r2, #0
 8002a26:	2114      	movs	r1, #20
 8002a28:	4806      	ldr	r0, [pc, #24]	; (8002a44 <adc_inicializar+0xb8>)
 8002a2a:	f7fe fc8a 	bl	8001342 <ADC_SetInjectedOffset>


    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 8002a2e:	2101      	movs	r1, #1
 8002a30:	4804      	ldr	r0, [pc, #16]	; (8002a44 <adc_inicializar+0xb8>)
 8002a32:	f7fe fbb7 	bl	80011a4 <ADC_Cmd>
}
 8002a36:	bf00      	nop
 8002a38:	3730      	adds	r7, #48	; 0x30
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40020800 	.word	0x40020800
 8002a44:	40012000 	.word	0x40012000

08002a48 <adc_leer_cuentas>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas(void) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles);
 8002a4e:	2307      	movs	r3, #7
 8002a50:	2201      	movs	r2, #1
 8002a52:	210b      	movs	r1, #11
 8002a54:	480e      	ldr	r0, [pc, #56]	; (8002a90 <adc_leer_cuentas+0x48>)
 8002a56:	f7fe fbc1 	bl	80011dc <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8002a5a:	2104      	movs	r1, #4
 8002a5c:	480c      	ldr	r0, [pc, #48]	; (8002a90 <adc_leer_cuentas+0x48>)
 8002a5e:	f7fe fccc 	bl	80013fa <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8002a62:	480b      	ldr	r0, [pc, #44]	; (8002a90 <adc_leer_cuentas+0x48>)
 8002a64:	f7fe fc87 	bl	8001376 <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002a68:	bf00      	nop
 8002a6a:	2104      	movs	r1, #4
 8002a6c:	4808      	ldr	r0, [pc, #32]	; (8002a90 <adc_leer_cuentas+0x48>)
 8002a6e:	f7fe fcaa 	bl	80013c6 <ADC_GetFlagStatus>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0f8      	beq.n	8002a6a <adc_leer_cuentas+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002a78:	2114      	movs	r1, #20
 8002a7a:	4805      	ldr	r0, [pc, #20]	; (8002a90 <adc_leer_cuentas+0x48>)
 8002a7c:	f7fe fc8b 	bl	8001396 <ADC_GetInjectedConversionValue>
 8002a80:	4603      	mov	r3, r0
 8002a82:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002a84:	687b      	ldr	r3, [r7, #4]


}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40012000 	.word	0x40012000

08002a94 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d017      	beq.n	8002ad4 <disk_status+0x40>
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d002      	beq.n	8002aae <disk_status+0x1a>
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00d      	beq.n	8002ac8 <disk_status+0x34>
 8002aac:	e01f      	b.n	8002aee <disk_status+0x5a>
	case ATA :
		result = ATA_disk_status();
 8002aae:	f003 fce0 	bl	8006472 <ATA_disk_status>
 8002ab2:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d102      	bne.n	8002ac0 <disk_status+0x2c>
		  stat=0;
 8002aba:	2300      	movs	r3, #0
 8002abc:	73fb      	strb	r3, [r7, #15]
 8002abe:	e001      	b.n	8002ac4 <disk_status+0x30>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	73fb      	strb	r3, [r7, #15]
		}                

		return stat;
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
 8002ac6:	e013      	b.n	8002af0 <disk_status+0x5c>

	case MMC :
		stat = MMC_disk_status();
 8002ac8:	f004 f96a 	bl	8006da0 <MMC_disk_status>
 8002acc:	4603      	mov	r3, r0
 8002ace:	73fb      	strb	r3, [r7, #15]
                return stat;
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	e00d      	b.n	8002af0 <disk_status+0x5c>

	case USB :
		result = USB_disk_status();
 8002ad4:	f004 ff24 	bl	8007920 <USB_disk_status>
 8002ad8:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d102      	bne.n	8002ae6 <disk_status+0x52>
		  stat=0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	73fb      	strb	r3, [r7, #15]
 8002ae4:	e001      	b.n	8002aea <disk_status+0x56>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	e000      	b.n	8002af0 <disk_status+0x5c>
	}
	return STA_NOINIT;
 8002aee:	2301      	movs	r3, #1
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d017      	beq.n	8002b38 <disk_initialize+0x40>
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d002      	beq.n	8002b12 <disk_initialize+0x1a>
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00d      	beq.n	8002b2c <disk_initialize+0x34>
 8002b10:	e01f      	b.n	8002b52 <disk_initialize+0x5a>
	case ATA :
		result = ATA_disk_initialize();
 8002b12:	f003 fca1 	bl	8006458 <ATA_disk_initialize>
 8002b16:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d102      	bne.n	8002b24 <disk_initialize+0x2c>
		  stat=0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	73fb      	strb	r3, [r7, #15]
 8002b22:	e001      	b.n	8002b28 <disk_initialize+0x30>
		}
		else {
		  stat=STA_NOINIT;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
		}              

		return stat;
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
 8002b2a:	e013      	b.n	8002b54 <disk_initialize+0x5c>

	case MMC :
		stat = MMC_disk_initialize();
 8002b2c:	f004 f860 	bl	8006bf0 <MMC_disk_initialize>
 8002b30:	4603      	mov	r3, r0
 8002b32:	73fb      	strb	r3, [r7, #15]
                return stat;
 8002b34:	7bfb      	ldrb	r3, [r7, #15]
 8002b36:	e00d      	b.n	8002b54 <disk_initialize+0x5c>

	case USB :
		result = USB_disk_initialize();
 8002b38:	f004 fee5 	bl	8007906 <USB_disk_initialize>
 8002b3c:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <disk_initialize+0x52>
		  stat=0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	73fb      	strb	r3, [r7, #15]
 8002b48:	e001      	b.n	8002b4e <disk_initialize+0x56>
		}
		else {
		  stat=STA_NOINIT;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	73fb      	strb	r3, [r7, #15]
		}                

		return stat;
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
 8002b50:	e000      	b.n	8002b54 <disk_initialize+0x5c>
	}
	return STA_NOINIT;
 8002b52:	2301      	movs	r3, #1
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	603b      	str	r3, [r7, #0]
 8002b68:	4603      	mov	r3, r0
 8002b6a:	73fb      	strb	r3, [r7, #15]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d01f      	beq.n	8002bb2 <disk_read+0x56>
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d002      	beq.n	8002b7c <disk_read+0x20>
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d012      	beq.n	8002ba0 <disk_read+0x44>
 8002b7a:	e02c      	b.n	8002bd6 <disk_read+0x7a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_read(buff, sector, count);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	68b8      	ldr	r0, [r7, #8]
 8002b86:	f003 fc81 	bl	800648c <ATA_disk_read>
 8002b8a:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d102      	bne.n	8002b98 <disk_read+0x3c>
		  res=RES_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	75fb      	strb	r3, [r7, #23]
 8002b96:	e001      	b.n	8002b9c <disk_read+0x40>
		}
		else {
		  res=RES_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 8002b9c:	7dfb      	ldrb	r3, [r7, #23]
 8002b9e:	e01b      	b.n	8002bd8 <disk_read+0x7c>

	case MMC :
		// translate the arguments here

		res = MMC_disk_read(buff, sector, count);
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	68b8      	ldr	r0, [r7, #8]
 8002ba6:	f004 f907 	bl	8006db8 <MMC_disk_read>
 8002baa:	4603      	mov	r3, r0
 8002bac:	75fb      	strb	r3, [r7, #23]
                return res;
 8002bae:	7dfb      	ldrb	r3, [r7, #23]
 8002bb0:	e012      	b.n	8002bd8 <disk_read+0x7c>

	case USB :
		// translate the arguments here

		result = USB_disk_read(buff, sector, count);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	68b8      	ldr	r0, [r7, #8]
 8002bbc:	f004 febd 	bl	800793a <USB_disk_read>
 8002bc0:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d102      	bne.n	8002bce <disk_read+0x72>
		  res=RES_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	75fb      	strb	r3, [r7, #23]
 8002bcc:	e001      	b.n	8002bd2 <disk_read+0x76>
		}
		else {
		  res=RES_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 8002bd2:	7dfb      	ldrb	r3, [r7, #23]
 8002bd4:	e000      	b.n	8002bd8 <disk_read+0x7c>
	}

	return RES_PARERR;
 8002bd6:	2304      	movs	r3, #4
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count			/* Number of sectors to write */
)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	4603      	mov	r3, r0
 8002bee:	73fb      	strb	r3, [r7, #15]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d01f      	beq.n	8002c36 <disk_write+0x56>
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d002      	beq.n	8002c00 <disk_write+0x20>
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d012      	beq.n	8002c24 <disk_write+0x44>
 8002bfe:	e02c      	b.n	8002c5a <disk_write+0x7a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_write(buff, sector, count);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	461a      	mov	r2, r3
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	68b8      	ldr	r0, [r7, #8]
 8002c0a:	f003 fc50 	bl	80064ae <ATA_disk_write>
 8002c0e:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d102      	bne.n	8002c1c <disk_write+0x3c>
		  res=RES_OK;
 8002c16:	2300      	movs	r3, #0
 8002c18:	75fb      	strb	r3, [r7, #23]
 8002c1a:	e001      	b.n	8002c20 <disk_write+0x40>
		}
		else {
		  res=RES_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 8002c20:	7dfb      	ldrb	r3, [r7, #23]
 8002c22:	e01b      	b.n	8002c5c <disk_write+0x7c>

	case MMC :
		// translate the arguments here

		res = MMC_disk_write(buff, sector, count);
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	68b8      	ldr	r0, [r7, #8]
 8002c2a:	f004 f927 	bl	8006e7c <MMC_disk_write>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	75fb      	strb	r3, [r7, #23]
                return res;
 8002c32:	7dfb      	ldrb	r3, [r7, #23]
 8002c34:	e012      	b.n	8002c5c <disk_write+0x7c>

	case USB :
		// translate the arguments here

		result = USB_disk_write(buff, sector, count);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	68b8      	ldr	r0, [r7, #8]
 8002c40:	f004 fe8c 	bl	800795c <USB_disk_write>
 8002c44:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d102      	bne.n	8002c52 <disk_write+0x72>
		  res=RES_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	75fb      	strb	r3, [r7, #23]
 8002c50:	e001      	b.n	8002c56 <disk_write+0x76>
		}
		else {
		  res=RES_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 8002c56:	7dfb      	ldrb	r3, [r7, #23]
 8002c58:	e000      	b.n	8002c5c <disk_write+0x7c>
	}

	return RES_PARERR;
 8002c5a:	2304      	movs	r3, #4
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3718      	adds	r7, #24
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <get_fattime>:
/*-----------------------------------------------------------------------*/
/* Miscellaneous Functions                                               */
/*-----------------------------------------------------------------------*/

DWORD get_fattime (void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
	return	((2006UL-1980) << 25)	      // Year = 2006
 8002c68:	4b02      	ldr	r3, [pc, #8]	; (8002c74 <get_fattime+0x10>)
			| (9UL << 16)	      // Day = 9
			| (22U << 11)	      // Hour = 22
			| (30U << 5)	      // Min = 30
			| (0U >> 1)	      // Sec = 0
			;
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	3449b3c0 	.word	0x3449b3c0

08002c78 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	603a      	str	r2, [r7, #0]
 8002c82:	71fb      	strb	r3, [r7, #7]
 8002c84:	460b      	mov	r3, r1
 8002c86:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d01d      	beq.n	8002cca <disk_ioctl+0x52>
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d002      	beq.n	8002c98 <disk_ioctl+0x20>
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d010      	beq.n	8002cb8 <disk_ioctl+0x40>
 8002c96:	e028      	b.n	8002cea <disk_ioctl+0x72>
	case ATA :
		result = ATA_disk_ioctl(cmd, buff);
 8002c98:	79bb      	ldrb	r3, [r7, #6]
 8002c9a:	6839      	ldr	r1, [r7, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f003 fc17 	bl	80064d0 <ATA_disk_ioctl>
 8002ca2:	60b8      	str	r0, [r7, #8]

		// Process of the command for the ATA drive
		if(result==0) {
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d102      	bne.n	8002cb0 <disk_ioctl+0x38>
		  res=RES_OK;
 8002caa:	2300      	movs	r3, #0
 8002cac:	73fb      	strb	r3, [r7, #15]
 8002cae:	e001      	b.n	8002cb4 <disk_ioctl+0x3c>
		}
		else {
		  res=RES_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	73fb      	strb	r3, [r7, #15]
		}          

		return res;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	e019      	b.n	8002cec <disk_ioctl+0x74>

	case MMC :
		res = MMC_disk_ioctl(cmd, buff);
 8002cb8:	79bb      	ldrb	r3, [r7, #6]
 8002cba:	6839      	ldr	r1, [r7, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f004 f955 	bl	8006f6c <MMC_disk_ioctl>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	73fb      	strb	r3, [r7, #15]
                return res;
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
 8002cc8:	e010      	b.n	8002cec <disk_ioctl+0x74>

	case USB :
		result = USB_disk_ioctl(cmd, buff);
 8002cca:	79bb      	ldrb	r3, [r7, #6]
 8002ccc:	6839      	ldr	r1, [r7, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f004 fe55 	bl	800797e <USB_disk_ioctl>
 8002cd4:	60b8      	str	r0, [r7, #8]

		// Process of the command the USB drive
		if(result==0) {
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d102      	bne.n	8002ce2 <disk_ioctl+0x6a>
		  res=RES_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	e001      	b.n	8002ce6 <disk_ioctl+0x6e>
		}
		else {
		  res=RES_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	73fb      	strb	r3, [r7, #15]
		}          

		return res;
 8002ce6:	7bfb      	ldrb	r3, [r7, #15]
 8002ce8:	e000      	b.n	8002cec <disk_ioctl+0x74>
	}

	return RES_PARERR;
 8002cea:	2304      	movs	r3, #4
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002cf4:	b480      	push	{r7}
 8002cf6:	b087      	sub	sp, #28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002d08:	e007      	b.n	8002d1a <mem_cpy+0x26>
		*d++ = *s++;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	617a      	str	r2, [r7, #20]
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	1c51      	adds	r1, r2, #1
 8002d14:	6139      	str	r1, [r7, #16]
 8002d16:	7812      	ldrb	r2, [r2, #0]
 8002d18:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	1e5a      	subs	r2, r3, #1
 8002d1e:	607a      	str	r2, [r7, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f2      	bne.n	8002d0a <mem_cpy+0x16>
}
 8002d24:	bf00      	nop
 8002d26:	371c      	adds	r7, #28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8002d40:	e005      	b.n	8002d4e <mem_set+0x1e>
		*d++ = (BYTE)val;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	1c5a      	adds	r2, r3, #1
 8002d46:	617a      	str	r2, [r7, #20]
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	1e5a      	subs	r2, r3, #1
 8002d52:	607a      	str	r2, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f4      	bne.n	8002d42 <mem_set+0x12>
}
 8002d58:	bf00      	nop
 8002d5a:	371c      	adds	r7, #28
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8002d64:	b480      	push	{r7}
 8002d66:	b089      	sub	sp, #36	; 0x24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	61fb      	str	r3, [r7, #28]
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8002d7c:	bf00      	nop
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	1e5a      	subs	r2, r3, #1
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00d      	beq.n	8002da4 <mem_cmp+0x40>
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	61fa      	str	r2, [r7, #28]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	4619      	mov	r1, r3
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	1c5a      	adds	r2, r3, #1
 8002d96:	61ba      	str	r2, [r7, #24]
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	1acb      	subs	r3, r1, r3
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0ec      	beq.n	8002d7e <mem_cmp+0x1a>
	return r;
 8002da4:	697b      	ldr	r3, [r7, #20]
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3724      	adds	r7, #36	; 0x24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8002dbc:	e002      	b.n	8002dc4 <chk_chr+0x12>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	607b      	str	r3, [r7, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <chk_chr+0x26>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d1f2      	bne.n	8002dbe <chk_chr+0xc>
	return *str;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	781b      	ldrb	r3, [r3, #0]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	791b      	ldrb	r3, [r3, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d034      	beq.n	8002e66 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e00:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	7858      	ldrb	r0, [r3, #1]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	f7ff fee6 	bl	8002be0 <disk_write>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <sync_window+0x38>
			res = FR_DISK_ERR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
 8002e1e:	e022      	b.n	8002e66 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	1ad2      	subs	r2, r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d217      	bcs.n	8002e66 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	78db      	ldrb	r3, [r3, #3]
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	e010      	b.n	8002e60 <sync_window+0x78>
					wsect += fs->fsize;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4413      	add	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	7858      	ldrb	r0, [r3, #1]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002e52:	2301      	movs	r3, #1
 8002e54:	697a      	ldr	r2, [r7, #20]
 8002e56:	f7ff fec3 	bl	8002be0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	613b      	str	r3, [r7, #16]
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d8eb      	bhi.n	8002e3e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d01b      	beq.n	8002ec0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff ffad 	bl	8002de8 <sync_window>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d113      	bne.n	8002ec0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	7858      	ldrb	r0, [r3, #1]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	f7ff fe59 	bl	8002b5c <disk_read>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d004      	beq.n	8002eba <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b084      	sub	sp, #16
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff ff88 	bl	8002de8 <sync_window>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f040 8090 	bne.w	8003004 <sync_fs+0x13a>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d17f      	bne.n	8002fec <sync_fs+0x122>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	795b      	ldrb	r3, [r3, #5]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d17b      	bne.n	8002fec <sync_fs+0x122>
			/* Create FSINFO structure */
			mem_set(fs->win, 0, SS(fs));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3330      	adds	r3, #48	; 0x30
 8002ef8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002efc:	2100      	movs	r1, #0
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff ff16 	bl	8002d30 <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2255      	movs	r2, #85	; 0x55
 8002f08:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	22aa      	movs	r2, #170	; 0xaa
 8002f10:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2252      	movs	r2, #82	; 0x52
 8002f18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2252      	movs	r2, #82	; 0x52
 8002f20:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2261      	movs	r2, #97	; 0x61
 8002f28:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2241      	movs	r2, #65	; 0x41
 8002f30:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2272      	movs	r2, #114	; 0x72
 8002f38:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2272      	movs	r2, #114	; 0x72
 8002f40:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2241      	movs	r2, #65	; 0x41
 8002f48:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2261      	movs	r2, #97	; 0x61
 8002f50:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	0a1b      	lsrs	r3, r3, #8
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	0c1b      	lsrs	r3, r3, #16
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	0e1b      	lsrs	r3, r3, #24
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	b2da      	uxtb	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	0a1b      	lsrs	r3, r3, #8
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	0c1b      	lsrs	r3, r3, #16
 8002fb2:	b2da      	uxtb	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	0e1b      	lsrs	r3, r3, #24
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7858      	ldrb	r0, [r3, #1]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	f7ff fdfd 	bl	8002be0 <disk_write>
			fs->fsi_flag = 0;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	785b      	ldrb	r3, [r3, #1]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff fe3f 	bl	8002c78 <disk_ioctl>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <sync_fs+0x13a>
			res = FR_DISK_ERR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8003004:	7bfb      	ldrb	r3, [r7, #15]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
 8003016:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	3b02      	subs	r3, #2
 800301c:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	1e9a      	subs	r2, r3, #2
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d801      	bhi.n	800302e <clust2sect+0x20>
 800302a:	2300      	movs	r3, #0
 800302c:	e008      	b.n	8003040 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	789b      	ldrb	r3, [r3, #2]
 8003032:	461a      	mov	r2, r3
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	fb03 f202 	mul.w	r2, r3, r2
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303e:	4413      	add	r3, r2
}
 8003040:	4618      	mov	r0, r3
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT item index (cluster#) to get the value */
)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d904      	bls.n	8003066 <get_fat+0x1a>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	695a      	ldr	r2, [r3, #20]
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d802      	bhi.n	800306c <get_fat+0x20>
		val = 1;	/* Internal error */
 8003066:	2301      	movs	r3, #1
 8003068:	617b      	str	r3, [r7, #20]
 800306a:	e0a1      	b.n	80031b0 <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800306c:	f04f 33ff 	mov.w	r3, #4294967295
 8003070:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d046      	beq.n	8003108 <get_fat+0xbc>
 800307a:	2b03      	cmp	r3, #3
 800307c:	d065      	beq.n	800314a <get_fat+0xfe>
 800307e:	2b01      	cmp	r3, #1
 8003080:	f040 808c 	bne.w	800319c <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	085b      	lsrs	r3, r3, #1
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4413      	add	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a1a      	ldr	r2, [r3, #32]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	0a5b      	lsrs	r3, r3, #9
 800309a:	4413      	add	r3, r2
 800309c:	4619      	mov	r1, r3
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff fee6 	bl	8002e70 <move_window>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d17b      	bne.n	80031a2 <get_fat+0x156>
			wc = fs->win[bc++ % SS(fs)];
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	613a      	str	r2, [r7, #16]
 80030b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	4413      	add	r3, r2
 80030b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030bc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1a      	ldr	r2, [r3, #32]
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	0a5b      	lsrs	r3, r3, #9
 80030c6:	4413      	add	r3, r2
 80030c8:	4619      	mov	r1, r3
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7ff fed0 	bl	8002e70 <move_window>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d167      	bne.n	80031a6 <get_fat+0x15a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	4413      	add	r3, r2
 80030e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030e4:	021b      	lsls	r3, r3, #8
 80030e6:	461a      	mov	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d002      	beq.n	80030fe <get_fat+0xb2>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	091b      	lsrs	r3, r3, #4
 80030fc:	e002      	b.n	8003104 <get_fat+0xb8>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003104:	617b      	str	r3, [r7, #20]
			break;
 8003106:	e053      	b.n	80031b0 <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a1a      	ldr	r2, [r3, #32]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	0a1b      	lsrs	r3, r3, #8
 8003110:	4413      	add	r3, r2
 8003112:	4619      	mov	r1, r3
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f7ff feab 	bl	8002e70 <move_window>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d144      	bne.n	80031aa <get_fat+0x15e>
			p = &fs->win[clst * 2 % SS(fs)];
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003128:	3330      	adds	r3, #48	; 0x30
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	4413      	add	r3, r2
 800312e:	60bb      	str	r3, [r7, #8]
			val = LD_WORD(p);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	3301      	adds	r3, #1
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	021b      	lsls	r3, r3, #8
 8003138:	b21a      	sxth	r2, r3
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	b21b      	sxth	r3, r3
 8003140:	4313      	orrs	r3, r2
 8003142:	b21b      	sxth	r3, r3
 8003144:	b29b      	uxth	r3, r3
 8003146:	617b      	str	r3, [r7, #20]
			break;
 8003148:	e032      	b.n	80031b0 <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a1a      	ldr	r2, [r3, #32]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	09db      	lsrs	r3, r3, #7
 8003152:	4413      	add	r3, r2
 8003154:	4619      	mov	r1, r3
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff fe8a 	bl	8002e70 <move_window>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d125      	bne.n	80031ae <get_fat+0x162>
			p = &fs->win[clst * 4 % SS(fs)];
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800316a:	3330      	adds	r3, #48	; 0x30
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	4413      	add	r3, r2
 8003170:	60bb      	str	r3, [r7, #8]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	3303      	adds	r3, #3
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	061a      	lsls	r2, r3, #24
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	3302      	adds	r3, #2
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	041b      	lsls	r3, r3, #16
 8003182:	4313      	orrs	r3, r2
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	3201      	adds	r2, #1
 8003188:	7812      	ldrb	r2, [r2, #0]
 800318a:	0212      	lsls	r2, r2, #8
 800318c:	4313      	orrs	r3, r2
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	7812      	ldrb	r2, [r2, #0]
 8003192:	4313      	orrs	r3, r2
 8003194:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003198:	617b      	str	r3, [r7, #20]
			break;
 800319a:	e009      	b.n	80031b0 <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 800319c:	2301      	movs	r3, #1
 800319e:	617b      	str	r3, [r7, #20]
 80031a0:	e006      	b.n	80031b0 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80031a2:	bf00      	nop
 80031a4:	e004      	b.n	80031b0 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80031a6:	bf00      	nop
 80031a8:	e002      	b.n	80031b0 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80031aa:	bf00      	nop
 80031ac:	e000      	b.n	80031b0 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80031ae:	bf00      	nop
		}
	}

	return val;
 80031b0:	697b      	ldr	r3, [r7, #20]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT item index (cluster#) to be set */
	DWORD val	/* New value to mark the cluster */
)
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b088      	sub	sp, #32
 80031be:	af00      	add	r7, sp, #0
 80031c0:	60f8      	str	r0, [r7, #12]
 80031c2:	60b9      	str	r1, [r7, #8]
 80031c4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d904      	bls.n	80031d6 <put_fat+0x1c>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	695a      	ldr	r2, [r3, #20]
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d802      	bhi.n	80031dc <put_fat+0x22>
		res = FR_INT_ERR;
 80031d6:	2302      	movs	r3, #2
 80031d8:	77fb      	strb	r3, [r7, #31]
 80031da:	e0ee      	b.n	80033ba <put_fat+0x200>

	} else {
		switch (fs->fs_type) {
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d072      	beq.n	80032ca <put_fat+0x110>
 80031e4:	2b03      	cmp	r3, #3
 80031e6:	f000 8096 	beq.w	8003316 <put_fat+0x15c>
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	f040 80db 	bne.w	80033a6 <put_fat+0x1ec>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	085b      	lsrs	r3, r3, #1
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4413      	add	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a1a      	ldr	r2, [r3, #32]
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	0a5b      	lsrs	r3, r3, #9
 8003206:	4413      	add	r3, r2
 8003208:	4619      	mov	r1, r3
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f7ff fe30 	bl	8002e70 <move_window>
 8003210:	4603      	mov	r3, r0
 8003212:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003214:	7ffb      	ldrb	r3, [r7, #31]
 8003216:	2b00      	cmp	r3, #0
 8003218:	f040 80c8 	bne.w	80033ac <put_fat+0x1f2>
			p = &fs->win[bc++ % SS(fs)];
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	61ba      	str	r2, [r7, #24]
 8003222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003226:	3330      	adds	r3, #48	; 0x30
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	4413      	add	r3, r2
 800322c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00d      	beq.n	8003254 <put_fat+0x9a>
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	b25b      	sxtb	r3, r3
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	b25a      	sxtb	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	b2db      	uxtb	r3, r3
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	b25b      	sxtb	r3, r3
 800324c:	4313      	orrs	r3, r2
 800324e:	b25b      	sxtb	r3, r3
 8003250:	b2db      	uxtb	r3, r3
 8003252:	e001      	b.n	8003258 <put_fat+0x9e>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	b2db      	uxtb	r3, r3
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2201      	movs	r2, #1
 8003260:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6a1a      	ldr	r2, [r3, #32]
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	0a5b      	lsrs	r3, r3, #9
 800326a:	4413      	add	r3, r2
 800326c:	4619      	mov	r1, r3
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f7ff fdfe 	bl	8002e70 <move_window>
 8003274:	4603      	mov	r3, r0
 8003276:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003278:	7ffb      	ldrb	r3, [r7, #31]
 800327a:	2b00      	cmp	r3, #0
 800327c:	f040 8098 	bne.w	80033b0 <put_fat+0x1f6>
			p = &fs->win[bc % SS(fs)];
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003286:	3330      	adds	r3, #48	; 0x30
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	4413      	add	r3, r2
 800328c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <put_fat+0xe6>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	091b      	lsrs	r3, r3, #4
 800329c:	b2db      	uxtb	r3, r3
 800329e:	e00e      	b.n	80032be <put_fat+0x104>
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	b25b      	sxtb	r3, r3
 80032a6:	f023 030f 	bic.w	r3, r3, #15
 80032aa:	b25a      	sxtb	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	b25b      	sxtb	r3, r3
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	b25b      	sxtb	r3, r3
 80032b8:	4313      	orrs	r3, r2
 80032ba:	b25b      	sxtb	r3, r3
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2201      	movs	r2, #1
 80032c6:	711a      	strb	r2, [r3, #4]
			break;
 80032c8:	e077      	b.n	80033ba <put_fat+0x200>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6a1a      	ldr	r2, [r3, #32]
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	0a1b      	lsrs	r3, r3, #8
 80032d2:	4413      	add	r3, r2
 80032d4:	4619      	mov	r1, r3
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f7ff fdca 	bl	8002e70 <move_window>
 80032dc:	4603      	mov	r3, r0
 80032de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80032e0:	7ffb      	ldrb	r3, [r7, #31]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d166      	bne.n	80033b4 <put_fat+0x1fa>
			p = &fs->win[clst * 2 % SS(fs)];
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80032ee:	3330      	adds	r3, #48	; 0x30
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4413      	add	r3, r2
 80032f4:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	701a      	strb	r2, [r3, #0]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	3301      	adds	r3, #1
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	b292      	uxth	r2, r2
 8003306:	0a12      	lsrs	r2, r2, #8
 8003308:	b292      	uxth	r2, r2
 800330a:	b2d2      	uxtb	r2, r2
 800330c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	711a      	strb	r2, [r3, #4]
			break;
 8003314:	e051      	b.n	80033ba <put_fat+0x200>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6a1a      	ldr	r2, [r3, #32]
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	09db      	lsrs	r3, r3, #7
 800331e:	4413      	add	r3, r2
 8003320:	4619      	mov	r1, r3
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f7ff fda4 	bl	8002e70 <move_window>
 8003328:	4603      	mov	r3, r0
 800332a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800332c:	7ffb      	ldrb	r3, [r7, #31]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d142      	bne.n	80033b8 <put_fat+0x1fe>
			p = &fs->win[clst * 4 % SS(fs)];
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800333a:	3330      	adds	r3, #48	; 0x30
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4413      	add	r3, r2
 8003340:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	3303      	adds	r3, #3
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	061a      	lsls	r2, r3, #24
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	3302      	adds	r3, #2
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	041b      	lsls	r3, r3, #16
 8003352:	4313      	orrs	r3, r2
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	3201      	adds	r2, #1
 8003358:	7812      	ldrb	r2, [r2, #0]
 800335a:	0212      	lsls	r2, r2, #8
 800335c:	4313      	orrs	r3, r2
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	7812      	ldrb	r2, [r2, #0]
 8003362:	4313      	orrs	r3, r2
 8003364:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	4313      	orrs	r3, r2
 800336c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	b2da      	uxtb	r2, r3
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	3301      	adds	r3, #1
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	b292      	uxth	r2, r2
 800337e:	0a12      	lsrs	r2, r2, #8
 8003380:	b292      	uxth	r2, r2
 8003382:	b2d2      	uxtb	r2, r2
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	3302      	adds	r3, #2
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	0c12      	lsrs	r2, r2, #16
 800338e:	b2d2      	uxtb	r2, r2
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	3303      	adds	r3, #3
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	0e12      	lsrs	r2, r2, #24
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2201      	movs	r2, #1
 80033a2:	711a      	strb	r2, [r3, #4]
			break;
 80033a4:	e009      	b.n	80033ba <put_fat+0x200>

		default :
			res = FR_INT_ERR;
 80033a6:	2302      	movs	r3, #2
 80033a8:	77fb      	strb	r3, [r7, #31]
 80033aa:	e006      	b.n	80033ba <put_fat+0x200>
			if (res != FR_OK) break;
 80033ac:	bf00      	nop
 80033ae:	e004      	b.n	80033ba <put_fat+0x200>
			if (res != FR_OK) break;
 80033b0:	bf00      	nop
 80033b2:	e002      	b.n	80033ba <put_fat+0x200>
			if (res != FR_OK) break;
 80033b4:	bf00      	nop
 80033b6:	e000      	b.n	80033ba <put_fat+0x200>
			if (res != FR_OK) break;
 80033b8:	bf00      	nop
		}
	}

	return res;
 80033ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3720      	adds	r7, #32
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d904      	bls.n	80033de <remove_chain+0x1a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	695a      	ldr	r2, [r3, #20]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d802      	bhi.n	80033e4 <remove_chain+0x20>
		res = FR_INT_ERR;
 80033de:	2302      	movs	r3, #2
 80033e0:	73fb      	strb	r3, [r7, #15]
 80033e2:	e03d      	b.n	8003460 <remove_chain+0x9c>

	} else {
		res = FR_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80033e8:	e031      	b.n	800344e <remove_chain+0x8a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80033ea:	6839      	ldr	r1, [r7, #0]
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7ff fe2d 	bl	800304c <get_fat>
 80033f2:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d02f      	beq.n	800345a <remove_chain+0x96>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d102      	bne.n	8003406 <remove_chain+0x42>
 8003400:	2302      	movs	r3, #2
 8003402:	73fb      	strb	r3, [r7, #15]
 8003404:	e02c      	b.n	8003460 <remove_chain+0x9c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340c:	d102      	bne.n	8003414 <remove_chain+0x50>
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
 8003412:	e025      	b.n	8003460 <remove_chain+0x9c>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003414:	2200      	movs	r2, #0
 8003416:	6839      	ldr	r1, [r7, #0]
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7ff fece 	bl	80031ba <put_fat>
 800341e:	4603      	mov	r3, r0
 8003420:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d11a      	bne.n	800345e <remove_chain+0x9a>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003430:	d00b      	beq.n	800344a <remove_chain+0x86>
				fs->free_clust++;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	611a      	str	r2, [r3, #16]
				fs->fsi_flag |= 1;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	795b      	ldrb	r3, [r3, #5]
 8003440:	f043 0301 	orr.w	r3, r3, #1
 8003444:	b2da      	uxtb	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	695a      	ldr	r2, [r3, #20]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	429a      	cmp	r2, r3
 8003456:	d8c8      	bhi.n	80033ea <remove_chain+0x26>
 8003458:	e002      	b.n	8003460 <remove_chain+0x9c>
			if (nxt == 0) break;				/* Empty cluster? */
 800345a:	bf00      	nop
 800345c:	e000      	b.n	8003460 <remove_chain+0x9c>
			if (res != FR_OK) break;
 800345e:	bf00      	nop
		}
	}

	return res;
 8003460:	7bfb      	ldrb	r3, [r7, #15]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b086      	sub	sp, #24
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
 8003472:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10d      	bne.n	8003496 <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d004      	beq.n	8003490 <create_chain+0x26>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	695a      	ldr	r2, [r3, #20]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	429a      	cmp	r2, r3
 800348e:	d81b      	bhi.n	80034c8 <create_chain+0x5e>
 8003490:	2301      	movs	r3, #1
 8003492:	613b      	str	r3, [r7, #16]
 8003494:	e018      	b.n	80034c8 <create_chain+0x5e>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8003496:	6839      	ldr	r1, [r7, #0]
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7ff fdd7 	bl	800304c <get_fat>
 800349e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d801      	bhi.n	80034aa <create_chain+0x40>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e06e      	b.n	8003588 <create_chain+0x11e>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b0:	d101      	bne.n	80034b6 <create_chain+0x4c>
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	e068      	b.n	8003588 <create_chain+0x11e>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	695a      	ldr	r2, [r3, #20]
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d901      	bls.n	80034c4 <create_chain+0x5a>
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	e061      	b.n	8003588 <create_chain+0x11e>
		scl = clst;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	3301      	adds	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	695a      	ldr	r2, [r3, #20]
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d807      	bhi.n	80034ec <create_chain+0x82>
			ncl = 2;
 80034dc:	2302      	movs	r3, #2
 80034de:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d901      	bls.n	80034ec <create_chain+0x82>
 80034e8:	2300      	movs	r3, #0
 80034ea:	e04d      	b.n	8003588 <create_chain+0x11e>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80034ec:	6979      	ldr	r1, [r7, #20]
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f7ff fdac 	bl	800304c <get_fat>
 80034f4:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00e      	beq.n	800351a <create_chain+0xb0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003502:	d002      	beq.n	800350a <create_chain+0xa0>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d101      	bne.n	800350e <create_chain+0xa4>
			return cs;
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	e03c      	b.n	8003588 <create_chain+0x11e>
		if (ncl == scl) return 0;		/* No free cluster */
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	429a      	cmp	r2, r3
 8003514:	d1da      	bne.n	80034cc <create_chain+0x62>
 8003516:	2300      	movs	r3, #0
 8003518:	e036      	b.n	8003588 <create_chain+0x11e>
		if (cs == 0) break;				/* Found a free cluster */
 800351a:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800351c:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8003520:	6979      	ldr	r1, [r7, #20]
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff fe49 	bl	80031ba <put_fat>
 8003528:	4603      	mov	r3, r0
 800352a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800352c:	7bfb      	ldrb	r3, [r7, #15]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d109      	bne.n	8003546 <create_chain+0xdc>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d006      	beq.n	8003546 <create_chain+0xdc>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	6839      	ldr	r1, [r7, #0]
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7ff fe3c 	bl	80031ba <put_fat>
 8003542:	4603      	mov	r3, r0
 8003544:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d114      	bne.n	8003576 <create_chain+0x10c>
		fs->last_clust = ncl;			/* Update FSINFO */
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355a:	d014      	beq.n	8003586 <create_chain+0x11c>
			fs->free_clust--;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	691b      	ldr	r3, [r3, #16]
 8003560:	1e5a      	subs	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	795b      	ldrb	r3, [r3, #5]
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	b2da      	uxtb	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	715a      	strb	r2, [r3, #5]
 8003574:	e007      	b.n	8003586 <create_chain+0x11c>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003576:	7bfb      	ldrb	r3, [r7, #15]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d102      	bne.n	8003582 <create_chain+0x118>
 800357c:	f04f 33ff 	mov.w	r3, #4294967295
 8003580:	e000      	b.n	8003584 <create_chain+0x11a>
 8003582:	2301      	movs	r3, #1
 8003584:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8003586:	697b      	ldr	r3, [r7, #20]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	b29a      	uxth	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d005      	beq.n	80035ba <dir_sdi+0x2a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695a      	ldr	r2, [r3, #20]
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d801      	bhi.n	80035be <dir_sdi+0x2e>
		return FR_INT_ERR;
 80035ba:	2302      	movs	r3, #2
 80035bc:	e063      	b.n	8003686 <dir_sdi+0xf6>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d108      	bne.n	80035d6 <dir_sdi+0x46>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	d103      	bne.n	80035d6 <dir_sdi+0x46>
		clst = dp->fs->dirbase;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10d      	bne.n	80035f8 <dir_sdi+0x68>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	891b      	ldrh	r3, [r3, #8]
 80035e2:	461a      	mov	r2, r3
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d801      	bhi.n	80035ee <dir_sdi+0x5e>
			return FR_INT_ERR;
 80035ea:	2302      	movs	r3, #2
 80035ec:	e04b      	b.n	8003686 <dir_sdi+0xf6>
		sect = dp->fs->dirbase;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	e02c      	b.n	8003652 <dir_sdi+0xc2>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIR * dp->fs->csize;	/* Entries per cluster */
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	789b      	ldrb	r3, [r3, #2]
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8003602:	e01b      	b.n	800363c <dir_sdi+0xac>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6979      	ldr	r1, [r7, #20]
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff fd1e 	bl	800304c <get_fat>
 8003610:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003618:	d101      	bne.n	800361e <dir_sdi+0x8e>
 800361a:	2301      	movs	r3, #1
 800361c:	e033      	b.n	8003686 <dir_sdi+0xf6>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d905      	bls.n	8003630 <dir_sdi+0xa0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	429a      	cmp	r2, r3
 800362e:	d801      	bhi.n	8003634 <dir_sdi+0xa4>
				return FR_INT_ERR;
 8003630:	2302      	movs	r3, #2
 8003632:	e028      	b.n	8003686 <dir_sdi+0xf6>
			idx -= ic;
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	429a      	cmp	r2, r3
 8003642:	d2df      	bcs.n	8003604 <dir_sdi+0x74>
		}
		sect = clust2sect(dp->fs, clst);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6979      	ldr	r1, [r7, #20]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fcdf 	bl	800300e <clust2sect>
 8003650:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	60da      	str	r2, [r3, #12]
	if (!sect) return FR_INT_ERR;
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <dir_sdi+0xd2>
 800365e:	2302      	movs	r3, #2
 8003660:	e011      	b.n	8003686 <dir_sdi+0xf6>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIR);					/* Sector# of the directory entry */
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	091a      	lsrs	r2, r3, #4
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	441a      	add	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	611a      	str	r2, [r3, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	f003 030f 	and.w	r3, r3, #15
 800367c:	015b      	lsls	r3, r3, #5
 800367e:	441a      	add	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800368e:	b590      	push	{r4, r7, lr}
 8003690:	b087      	sub	sp, #28
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	6039      	str	r1, [r7, #0]
	DWORD clst;
	UINT i;


	i = dp->index + 1;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	88db      	ldrh	r3, [r3, #6]
 800369c:	3301      	adds	r3, #1
 800369e:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <dir_next+0x22>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <dir_next+0x26>
		return FR_NO_FILE;
 80036b0:	2304      	movs	r3, #4
 80036b2:	e0bb      	b.n	800382c <dir_next+0x19e>

	if (!(i % (SS(dp->fs) / SZ_DIR))) {	/* Sector changed? */
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f040 80a6 	bne.w	800380c <dir_next+0x17e>
		dp->sect++;					/* Next sector */
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	1c5a      	adds	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	611a      	str	r2, [r3, #16]

		if (!dp->clust) {		/* Static table */
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d109      	bne.n	80036e6 <dir_next+0x58>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	891b      	ldrh	r3, [r3, #8]
 80036d8:	461a      	mov	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	429a      	cmp	r2, r3
 80036de:	f200 8095 	bhi.w	800380c <dir_next+0x17e>
				return FR_NO_FILE;
 80036e2:	2304      	movs	r3, #4
 80036e4:	e0a2      	b.n	800382c <dir_next+0x19e>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIR)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	091b      	lsrs	r3, r3, #4
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	7892      	ldrb	r2, [r2, #2]
 80036f0:	3a01      	subs	r2, #1
 80036f2:	4013      	ands	r3, r2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f040 8089 	bne.w	800380c <dir_next+0x17e>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	4619      	mov	r1, r3
 8003704:	4610      	mov	r0, r2
 8003706:	f7ff fca1 	bl	800304c <get_fat>
 800370a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d801      	bhi.n	8003716 <dir_next+0x88>
 8003712:	2302      	movs	r3, #2
 8003714:	e08a      	b.n	800382c <dir_next+0x19e>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800371c:	d101      	bne.n	8003722 <dir_next+0x94>
 800371e:	2301      	movs	r3, #1
 8003720:	e084      	b.n	800382c <dir_next+0x19e>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695a      	ldr	r2, [r3, #20]
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	429a      	cmp	r2, r3
 800372c:	d862      	bhi.n	80037f4 <dir_next+0x166>
#if !_FS_READONLY
					UINT c;
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d101      	bne.n	8003738 <dir_next+0xaa>
 8003734:	2304      	movs	r3, #4
 8003736:	e079      	b.n	800382c <dir_next+0x19e>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	4619      	mov	r1, r3
 8003742:	4610      	mov	r0, r2
 8003744:	f7ff fe91 	bl	800346a <create_chain>
 8003748:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <dir_next+0xc6>
 8003750:	2307      	movs	r3, #7
 8003752:	e06b      	b.n	800382c <dir_next+0x19e>
					if (clst == 1) return FR_INT_ERR;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d101      	bne.n	800375e <dir_next+0xd0>
 800375a:	2302      	movs	r3, #2
 800375c:	e066      	b.n	800382c <dir_next+0x19e>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d101      	bne.n	800376a <dir_next+0xdc>
 8003766:	2301      	movs	r3, #1
 8003768:	e060      	b.n	800382c <dir_next+0x19e>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff fb3a 	bl	8002de8 <sync_window>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <dir_next+0xf0>
 800377a:	2301      	movs	r3, #1
 800377c:	e056      	b.n	800382c <dir_next+0x19e>
					mem_set(dp->fs->win, 0, SS(dp->fs));		/* Clear window buffer */
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	3330      	adds	r3, #48	; 0x30
 8003784:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003788:	2100      	movs	r1, #0
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff fad0 	bl	8002d30 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681c      	ldr	r4, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6979      	ldr	r1, [r7, #20]
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff fc37 	bl	800300e <clust2sect>
 80037a0:	4603      	mov	r3, r0
 80037a2:	62e3      	str	r3, [r4, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80037a4:	2300      	movs	r3, #0
 80037a6:	613b      	str	r3, [r7, #16]
 80037a8:	e015      	b.n	80037d6 <dir_next+0x148>
						dp->fs->wflag = 1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2201      	movs	r2, #1
 80037b0:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff fb16 	bl	8002de8 <sync_window>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <dir_next+0x138>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e032      	b.n	800382c <dir_next+0x19e>
						dp->fs->winsect++;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037cc:	3201      	adds	r2, #1
 80037ce:	62da      	str	r2, [r3, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	3301      	adds	r3, #1
 80037d4:	613b      	str	r3, [r7, #16]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	789b      	ldrb	r3, [r3, #2]
 80037dc:	461a      	mov	r2, r3
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d8e2      	bhi.n	80037aa <dir_next+0x11c>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6812      	ldr	r2, [r2, #0]
 80037ec:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	1a8a      	subs	r2, r1, r2
 80037f2:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	60da      	str	r2, [r3, #12]
				dp->sect = clust2sect(dp->fs, clst);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6979      	ldr	r1, [r7, #20]
 8003800:	4618      	mov	r0, r3
 8003802:	f7ff fc04 	bl	800300e <clust2sect>
 8003806:	4602      	mov	r2, r0
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	b29a      	uxth	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIR)) * SZ_DIR;	/* Current entry in the window */
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	015b      	lsls	r3, r3, #5
 8003824:	441a      	add	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	615a      	str	r2, [r3, #20]

	return FR_OK;
 800382a:	2300      	movs	r3, #0
}
 800382c:	4618      	mov	r0, r3
 800382e:	371c      	adds	r7, #28
 8003830:	46bd      	mov	sp, r7
 8003832:	bd90      	pop	{r4, r7, pc}

08003834 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800383e:	2100      	movs	r1, #0
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff fea5 	bl	8003590 <dir_sdi>
 8003846:	4603      	mov	r3, r0
 8003848:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d12d      	bne.n	80038ac <dir_alloc+0x78>
		n = 0;
 8003850:	2300      	movs	r3, #0
 8003852:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	4619      	mov	r1, r3
 800385e:	4610      	mov	r0, r2
 8003860:	f7ff fb06 	bl	8002e70 <move_window>
 8003864:	4603      	mov	r3, r0
 8003866:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d11d      	bne.n	80038aa <dir_alloc+0x76>
			if (dp->dir[0] == DDE || dp->dir[0] == 0) {	/* Is it a free entry? */
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2be5      	cmp	r3, #229	; 0xe5
 8003876:	d004      	beq.n	8003882 <dir_alloc+0x4e>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d107      	bne.n	8003892 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	3301      	adds	r3, #1
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d102      	bne.n	8003896 <dir_alloc+0x62>
 8003890:	e00c      	b.n	80038ac <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8003892:	2300      	movs	r3, #0
 8003894:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8003896:	2101      	movs	r1, #1
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7ff fef8 	bl	800368e <dir_next>
 800389e:	4603      	mov	r3, r0
 80038a0:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d0d5      	beq.n	8003854 <dir_alloc+0x20>
 80038a8:	e000      	b.n	80038ac <dir_alloc+0x78>
			if (res != FR_OK) break;
 80038aa:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80038ac:	7bfb      	ldrb	r3, [r7, #15]
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d101      	bne.n	80038b6 <dir_alloc+0x82>
 80038b2:	2307      	movs	r3, #7
 80038b4:	73fb      	strb	r3, [r7, #15]
	return res;
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	331b      	adds	r3, #27
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	b21a      	sxth	r2, r3
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	331a      	adds	r3, #26
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	b21b      	sxth	r3, r3
 80038dc:	4313      	orrs	r3, r2
 80038de:	b21b      	sxth	r3, r3
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d10f      	bne.n	800390c <ld_clust+0x4c>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	3315      	adds	r3, #21
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	021b      	lsls	r3, r3, #8
 80038f4:	b21a      	sxth	r2, r3
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	3314      	adds	r3, #20
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	b21b      	sxth	r3, r3
 80038fe:	4313      	orrs	r3, r2
 8003900:	b21b      	sxth	r3, r3
 8003902:	b29b      	uxth	r3, r3
 8003904:	041b      	lsls	r3, r3, #16
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4313      	orrs	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]

	return cl;
 800390c:	68fb      	ldr	r3, [r7, #12]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	6039      	str	r1, [r7, #0]
	ST_WORD(dir+DIR_FstClusLO, cl);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	331a      	adds	r3, #26
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	b2d2      	uxtb	r2, r2
 800392c:	701a      	strb	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	331b      	adds	r3, #27
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	b292      	uxth	r2, r2
 8003936:	0a12      	lsrs	r2, r2, #8
 8003938:	b292      	uxth	r2, r2
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	3314      	adds	r3, #20
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	0c12      	lsrs	r2, r2, #16
 8003946:	b2d2      	uxtb	r2, r2
 8003948:	701a      	strb	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3315      	adds	r3, #21
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	0c12      	lsrs	r2, r2, #16
 8003952:	b292      	uxth	r2, r2
 8003954:	0a12      	lsrs	r2, r2, #8
 8003956:	b292      	uxth	r2, r2
 8003958:	b2d2      	uxtb	r2, r2
 800395a:	701a      	strb	r2, [r3, #0]
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8003970:	2100      	movs	r1, #0
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff fe0c 	bl	8003590 <dir_sdi>
 8003978:	4603      	mov	r3, r0
 800397a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800397c:	7dfb      	ldrb	r3, [r7, #23]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <dir_find+0x1e>
 8003982:	7dfb      	ldrb	r3, [r7, #23]
 8003984:	e037      	b.n	80039f6 <dir_find+0x8e>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	4619      	mov	r1, r3
 8003990:	4610      	mov	r0, r2
 8003992:	f7ff fa6d 	bl	8002e70 <move_window>
 8003996:	4603      	mov	r3, r0
 8003998:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800399a:	7dfb      	ldrb	r3, [r7, #23]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d126      	bne.n	80039ee <dir_find+0x86>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d102      	bne.n	80039b8 <dir_find+0x50>
 80039b2:	2304      	movs	r3, #4
 80039b4:	75fb      	strb	r3, [r7, #23]
 80039b6:	e01d      	b.n	80039f4 <dir_find+0x8c>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	330b      	adds	r3, #11
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <dir_find+0x72>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	220b      	movs	r2, #11
 80039cc:	4619      	mov	r1, r3
 80039ce:	6938      	ldr	r0, [r7, #16]
 80039d0:	f7ff f9c8 	bl	8002d64 <mem_cmp>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00b      	beq.n	80039f2 <dir_find+0x8a>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80039da:	2100      	movs	r1, #0
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff fe56 	bl	800368e <dir_next>
 80039e2:	4603      	mov	r3, r0
 80039e4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80039e6:	7dfb      	ldrb	r3, [r7, #23]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0cc      	beq.n	8003986 <dir_find+0x1e>
 80039ec:	e002      	b.n	80039f4 <dir_find+0x8c>
		if (res != FR_OK) break;
 80039ee:	bf00      	nop
 80039f0:	e000      	b.n	80039f4 <dir_find+0x8c>
			break;
 80039f2:	bf00      	nop

	return res;
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3718      	adds	r7, #24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8003a06:	2101      	movs	r1, #1
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff ff13 	bl	8003834 <dir_alloc>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d11f      	bne.n	8003a58 <dir_register+0x5a>
		res = move_window(dp->fs, dp->sect);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	4619      	mov	r1, r3
 8003a22:	4610      	mov	r0, r2
 8003a24:	f7ff fa24 	bl	8002e70 <move_window>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d112      	bne.n	8003a58 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZ_DIR);	/* Clean the entry */
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	2220      	movs	r2, #32
 8003a38:	2100      	movs	r1, #0
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff f978 	bl	8002d30 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6958      	ldr	r0, [r3, #20]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	220b      	movs	r2, #11
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	f7ff f952 	bl	8002cf4 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2201      	movs	r2, #1
 8003a56:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b088      	sub	sp, #32
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	e002      	b.n	8003a7c <create_name+0x18>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b2f      	cmp	r3, #47	; 0x2f
 8003a82:	d0f8      	beq.n	8003a76 <create_name+0x12>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b5c      	cmp	r3, #92	; 0x5c
 8003a8a:	d0f4      	beq.n	8003a76 <create_name+0x12>
	sfn = dp->fn;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8003a92:	220b      	movs	r2, #11
 8003a94:	2120      	movs	r1, #32
 8003a96:	68b8      	ldr	r0, [r7, #8]
 8003a98:	f7ff f94a 	bl	8002d30 <mem_set>
	si = i = b = 0; ni = 8;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	77fb      	strb	r3, [r7, #31]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	2308      	movs	r3, #8
 8003aaa:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	1c5a      	adds	r2, r3, #1
 8003ab0:	617a      	str	r2, [r7, #20]
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8003aba:	7fbb      	ldrb	r3, [r7, #30]
 8003abc:	2b20      	cmp	r3, #32
 8003abe:	d953      	bls.n	8003b68 <create_name+0x104>
 8003ac0:	7fbb      	ldrb	r3, [r7, #30]
 8003ac2:	2b2f      	cmp	r3, #47	; 0x2f
 8003ac4:	d050      	beq.n	8003b68 <create_name+0x104>
 8003ac6:	7fbb      	ldrb	r3, [r7, #30]
 8003ac8:	2b5c      	cmp	r3, #92	; 0x5c
 8003aca:	d04d      	beq.n	8003b68 <create_name+0x104>
		if (c == '.' || i >= ni) {
 8003acc:	7fbb      	ldrb	r3, [r7, #30]
 8003ace:	2b2e      	cmp	r3, #46	; 0x2e
 8003ad0:	d003      	beq.n	8003ada <create_name+0x76>
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d30f      	bcc.n	8003afa <create_name+0x96>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	2b08      	cmp	r3, #8
 8003ade:	d102      	bne.n	8003ae6 <create_name+0x82>
 8003ae0:	7fbb      	ldrb	r3, [r7, #30]
 8003ae2:	2b2e      	cmp	r3, #46	; 0x2e
 8003ae4:	d001      	beq.n	8003aea <create_name+0x86>
 8003ae6:	2306      	movs	r3, #6
 8003ae8:	e073      	b.n	8003bd2 <create_name+0x16e>
			i = 8; ni = 11;
 8003aea:	2308      	movs	r3, #8
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	230b      	movs	r3, #11
 8003af0:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8003af2:	7ffb      	ldrb	r3, [r7, #31]
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	77fb      	strb	r3, [r7, #31]
 8003af8:	e035      	b.n	8003b66 <create_name+0x102>
		}
		if (c >= 0x80) {				/* Extended character? */
 8003afa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	da08      	bge.n	8003b14 <create_name+0xb0>
			b |= 3;						/* Eliminate NT flag */
 8003b02:	7ffb      	ldrb	r3, [r7, #31]
 8003b04:	f043 0303 	orr.w	r3, r3, #3
 8003b08:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8003b0a:	7fbb      	ldrb	r3, [r7, #30]
 8003b0c:	3b80      	subs	r3, #128	; 0x80
 8003b0e:	4a33      	ldr	r2, [pc, #204]	; (8003bdc <create_name+0x178>)
 8003b10:	5cd3      	ldrb	r3, [r2, r3]
 8003b12:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* Single byte code */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8003b14:	7fbb      	ldrb	r3, [r7, #30]
 8003b16:	4619      	mov	r1, r3
 8003b18:	4831      	ldr	r0, [pc, #196]	; (8003be0 <create_name+0x17c>)
 8003b1a:	f7ff f94a 	bl	8002db2 <chk_chr>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <create_name+0xc4>
				return FR_INVALID_NAME;
 8003b24:	2306      	movs	r3, #6
 8003b26:	e054      	b.n	8003bd2 <create_name+0x16e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8003b28:	7fbb      	ldrb	r3, [r7, #30]
 8003b2a:	2b40      	cmp	r3, #64	; 0x40
 8003b2c:	d907      	bls.n	8003b3e <create_name+0xda>
 8003b2e:	7fbb      	ldrb	r3, [r7, #30]
 8003b30:	2b5a      	cmp	r3, #90	; 0x5a
 8003b32:	d804      	bhi.n	8003b3e <create_name+0xda>
				b |= 2;
 8003b34:	7ffb      	ldrb	r3, [r7, #31]
 8003b36:	f043 0302 	orr.w	r3, r3, #2
 8003b3a:	77fb      	strb	r3, [r7, #31]
 8003b3c:	e00c      	b.n	8003b58 <create_name+0xf4>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8003b3e:	7fbb      	ldrb	r3, [r7, #30]
 8003b40:	2b60      	cmp	r3, #96	; 0x60
 8003b42:	d909      	bls.n	8003b58 <create_name+0xf4>
 8003b44:	7fbb      	ldrb	r3, [r7, #30]
 8003b46:	2b7a      	cmp	r3, #122	; 0x7a
 8003b48:	d806      	bhi.n	8003b58 <create_name+0xf4>
					b |= 1; c -= 0x20;
 8003b4a:	7ffb      	ldrb	r3, [r7, #31]
 8003b4c:	f043 0301 	orr.w	r3, r3, #1
 8003b50:	77fb      	strb	r3, [r7, #31]
 8003b52:	7fbb      	ldrb	r3, [r7, #30]
 8003b54:	3b20      	subs	r3, #32
 8003b56:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	613a      	str	r2, [r7, #16]
 8003b5e:	68ba      	ldr	r2, [r7, #8]
 8003b60:	4413      	add	r3, r2
 8003b62:	7fba      	ldrb	r2, [r7, #30]
 8003b64:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8003b66:	e7a1      	b.n	8003aac <create_name+0x48>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	441a      	add	r2, r3
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003b72:	7fbb      	ldrb	r3, [r7, #30]
 8003b74:	2b20      	cmp	r3, #32
 8003b76:	d801      	bhi.n	8003b7c <create_name+0x118>
 8003b78:	2304      	movs	r3, #4
 8003b7a:	e000      	b.n	8003b7e <create_name+0x11a>
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <create_name+0x126>
 8003b86:	2306      	movs	r3, #6
 8003b88:	e023      	b.n	8003bd2 <create_name+0x16e>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first character collides with DDE, replace it with 0x05 */
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	2be5      	cmp	r3, #229	; 0xe5
 8003b90:	d102      	bne.n	8003b98 <create_name+0x134>
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2205      	movs	r2, #5
 8003b96:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d102      	bne.n	8003ba4 <create_name+0x140>
 8003b9e:	7ffb      	ldrb	r3, [r7, #31]
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8003ba4:	7ffb      	ldrb	r3, [r7, #31]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d103      	bne.n	8003bb6 <create_name+0x152>
 8003bae:	7fbb      	ldrb	r3, [r7, #30]
 8003bb0:	f043 0310 	orr.w	r3, r3, #16
 8003bb4:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8003bb6:	7ffb      	ldrb	r3, [r7, #31]
 8003bb8:	f003 030c 	and.w	r3, r3, #12
 8003bbc:	2b04      	cmp	r3, #4
 8003bbe:	d103      	bne.n	8003bc8 <create_name+0x164>
 8003bc0:	7fbb      	ldrb	r3, [r7, #30]
 8003bc2:	f043 0308 	orr.w	r3, r3, #8
 8003bc6:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	330b      	adds	r3, #11
 8003bcc:	7fba      	ldrb	r2, [r7, #30]
 8003bce:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8003bd0:	2300      	movs	r3, #0
#endif
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3720      	adds	r7, #32
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	0800b4e8 	.word	0x0800b4e8
 8003be0:	0800b1c0 	.word	0x0800b1c0

08003be4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b2f      	cmp	r3, #47	; 0x2f
 8003bf4:	d003      	beq.n	8003bfe <follow_path+0x1a>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b5c      	cmp	r3, #92	; 0x5c
 8003bfc:	d102      	bne.n	8003c04 <follow_path+0x20>
		path++;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	3301      	adds	r3, #1
 8003c02:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b1f      	cmp	r3, #31
 8003c10:	d809      	bhi.n	8003c26 <follow_path+0x42>
		res = dir_sdi(dp, 0);
 8003c12:	2100      	movs	r1, #0
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f7ff fcbb 	bl	8003590 <dir_sdi>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	615a      	str	r2, [r3, #20]
 8003c24:	e041      	b.n	8003caa <follow_path+0xc6>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003c26:	463b      	mov	r3, r7
 8003c28:	4619      	mov	r1, r3
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7ff ff1a 	bl	8003a64 <create_name>
 8003c30:	4603      	mov	r3, r0
 8003c32:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d132      	bne.n	8003ca0 <follow_path+0xbc>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7ff fe94 	bl	8003968 <dir_find>
 8003c40:	4603      	mov	r3, r0
 8003c42:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	7adb      	ldrb	r3, [r3, #11]
 8003c4a:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00a      	beq.n	8003c68 <follow_path+0x84>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d125      	bne.n	8003ca4 <follow_path+0xc0>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8003c58:	7bbb      	ldrb	r3, [r7, #14]
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d120      	bne.n	8003ca4 <follow_path+0xc0>
 8003c62:	2305      	movs	r3, #5
 8003c64:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8003c66:	e01d      	b.n	8003ca4 <follow_path+0xc0>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8003c68:	7bbb      	ldrb	r3, [r7, #14]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d11a      	bne.n	8003ca8 <follow_path+0xc4>
			dir = dp->dir;						/* Follow the sub-directory */
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	330b      	adds	r3, #11
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	f003 0310 	and.w	r3, r3, #16
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d102      	bne.n	8003c8c <follow_path+0xa8>
				res = FR_NO_PATH; break;
 8003c86:	2305      	movs	r3, #5
 8003c88:	73fb      	strb	r3, [r7, #15]
 8003c8a:	e00e      	b.n	8003caa <follow_path+0xc6>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff fe14 	bl	80038c0 <ld_clust>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003c9e:	e7c2      	b.n	8003c26 <follow_path+0x42>
			if (res != FR_OK) break;
 8003ca0:	bf00      	nop
 8003ca2:	e002      	b.n	8003caa <follow_path+0xc6>
				break;
 8003ca4:	bf00      	nop
 8003ca6:	e000      	b.n	8003caa <follow_path+0xc6>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8003ca8:	bf00      	nop
		}
	}

	return res;
 8003caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b087      	sub	sp, #28
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8003cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc0:	613b      	str	r3, [r7, #16]


	if (*path) {	/* If the pointer is not a null */
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d031      	beq.n	8003d2e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	e002      	b.n	8003cd8 <get_ldnumber+0x24>
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b20      	cmp	r3, #32
 8003cde:	d903      	bls.n	8003ce8 <get_ldnumber+0x34>
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b3a      	cmp	r3, #58	; 0x3a
 8003ce6:	d1f4      	bne.n	8003cd2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b3a      	cmp	r3, #58	; 0x3a
 8003cee:	d11c      	bne.n	8003d2a <get_ldnumber+0x76>
			tp = *path;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	60fa      	str	r2, [r7, #12]
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	3b30      	subs	r3, #48	; 0x30
 8003d00:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2b09      	cmp	r3, #9
 8003d06:	d80e      	bhi.n	8003d26 <get_ldnumber+0x72>
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d10a      	bne.n	8003d26 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d107      	bne.n	8003d26 <get_ldnumber+0x72>
					vol = (int)i;
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
#endif
			}
			return vol;
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	e002      	b.n	8003d30 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8003d2e:	693b      	ldr	r3, [r7, #16]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	371c      	adds	r7, #28
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	711a      	strb	r2, [r3, #4]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d52:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8003d54:	6839      	ldr	r1, [r7, #0]
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7ff f88a 	bl	8002e70 <move_window>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <check_fs+0x2a>
		return 3;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e04a      	b.n	8003dfc <check_fs+0xc0>

	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f203 232e 	addw	r3, r3, #558	; 0x22e
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	021b      	lsls	r3, r3, #8
 8003d72:	b21a      	sxth	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 322e 	ldrb.w	r3, [r3, #558]	; 0x22e
 8003d7a:	b21b      	sxth	r3, r3
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	b21b      	sxth	r3, r3
 8003d80:	4a20      	ldr	r2, [pc, #128]	; (8003e04 <check_fs+0xc8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d001      	beq.n	8003d8a <check_fs+0x4e>
		return 2;
 8003d86:	2302      	movs	r3, #2
 8003d88:	e038      	b.n	8003dfc <check_fs+0xc0>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3366      	adds	r3, #102	; 0x66
 8003d8e:	3303      	adds	r3, #3
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	061a      	lsls	r2, r3, #24
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3366      	adds	r3, #102	; 0x66
 8003d98:	3302      	adds	r3, #2
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	041b      	lsls	r3, r3, #16
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	3266      	adds	r2, #102	; 0x66
 8003da4:	3201      	adds	r2, #1
 8003da6:	7812      	ldrb	r2, [r2, #0]
 8003da8:	0212      	lsls	r2, r2, #8
 8003daa:	4313      	orrs	r3, r2
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003db8:	4a13      	ldr	r2, [pc, #76]	; (8003e08 <check_fs+0xcc>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d101      	bne.n	8003dc2 <check_fs+0x86>
		return 0;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e01c      	b.n	8003dfc <check_fs+0xc0>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3382      	adds	r3, #130	; 0x82
 8003dc6:	3303      	adds	r3, #3
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	061a      	lsls	r2, r3, #24
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3382      	adds	r3, #130	; 0x82
 8003dd0:	3302      	adds	r3, #2
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	041b      	lsls	r3, r3, #16
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	3282      	adds	r2, #130	; 0x82
 8003ddc:	3201      	adds	r2, #1
 8003dde:	7812      	ldrb	r2, [r2, #0]
 8003de0:	0212      	lsls	r2, r2, #8
 8003de2:	4313      	orrs	r3, r2
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	f892 2082 	ldrb.w	r2, [r2, #130]	; 0x82
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003df0:	4a05      	ldr	r2, [pc, #20]	; (8003e08 <check_fs+0xcc>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d101      	bne.n	8003dfa <check_fs+0xbe>
		return 0;
 8003df6:	2300      	movs	r3, #0
 8003df8:	e000      	b.n	8003dfc <check_fs+0xc0>

	return 1;
 8003dfa:	2301      	movs	r3, #1
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	ffffaa55 	.word	0xffffaa55
 8003e08:	00544146 	.word	0x00544146

08003e0c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b096      	sub	sp, #88	; 0x58
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	4613      	mov	r3, r2
 8003e18:	71fb      	strb	r3, [r7, #7]
	WORD nrsv;
	FATFS *fs;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003e20:	68b8      	ldr	r0, [r7, #8]
 8003e22:	f7ff ff47 	bl	8003cb4 <get_ldnumber>
 8003e26:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8003e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	da01      	bge.n	8003e32 <find_volume+0x26>
 8003e2e:	230b      	movs	r3, #11
 8003e30:	e290      	b.n	8004354 <find_volume+0x548>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003e32:	4a9b      	ldr	r2, [pc, #620]	; (80040a0 <find_volume+0x294>)
 8003e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e3a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <find_volume+0x3a>
 8003e42:	230c      	movs	r3, #12
 8003e44:	e286      	b.n	8004354 <find_volume+0x548>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e4a:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8003e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d01a      	beq.n	8003e8a <find_volume+0x7e>
		stat = disk_status(fs->drv);
 8003e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e56:	785b      	ldrb	r3, [r3, #1]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe fe1b 	bl	8002a94 <disk_status>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003e64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10c      	bne.n	8003e8a <find_volume+0x7e>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d007      	beq.n	8003e86 <find_volume+0x7a>
 8003e76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <find_volume+0x7a>
				return FR_WRITE_PROTECTED;
 8003e82:	230a      	movs	r3, #10
 8003e84:	e266      	b.n	8004354 <find_volume+0x548>
			return FR_OK;				/* The file system object is valid */
 8003e86:	2300      	movs	r3, #0
 8003e88:	e264      	b.n	8004354 <find_volume+0x548>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8003e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e96:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e9a:	785b      	ldrb	r3, [r3, #1]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fe fe2b 	bl	8002af8 <disk_initialize>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8003ea8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <find_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e24d      	b.n	8004354 <find_volume+0x548>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d007      	beq.n	8003ece <find_volume+0xc2>
 8003ebe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d001      	beq.n	8003ece <find_volume+0xc2>
		return FR_WRITE_PROTECTED;
 8003eca:	230a      	movs	r3, #10
 8003ecc:	e242      	b.n	8004354 <find_volume+0x548>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8003ed2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003ed4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003ed6:	f7ff ff31 	bl	8003d3c <check_fs>
 8003eda:	4603      	mov	r3, r0
 8003edc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8003ee0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d157      	bne.n	8003f98 <find_volume+0x18c>
		UINT i;
		DWORD br[4];

		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8003ee8:	2300      	movs	r3, #0
 8003eea:	643b      	str	r3, [r7, #64]	; 0x40
 8003eec:	e02b      	b.n	8003f46 <find_volume+0x13a>
			BYTE *pt = fs->win+MBR_Table + i * SZ_PTE;
 8003eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ef0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003efc:	4413      	add	r3, r2
 8003efe:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8003f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f02:	3304      	adds	r3, #4
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d012      	beq.n	8003f30 <find_volume+0x124>
 8003f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f0c:	330b      	adds	r3, #11
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	061a      	lsls	r2, r3, #24
 8003f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f14:	330a      	adds	r3, #10
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	041b      	lsls	r3, r3, #16
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f1e:	3209      	adds	r2, #9
 8003f20:	7812      	ldrb	r2, [r2, #0]
 8003f22:	0212      	lsls	r2, r2, #8
 8003f24:	4313      	orrs	r3, r2
 8003f26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f28:	3208      	adds	r2, #8
 8003f2a:	7812      	ldrb	r2, [r2, #0]
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	e000      	b.n	8003f32 <find_volume+0x126>
 8003f30:	2200      	movs	r2, #0
 8003f32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8003f3a:	440b      	add	r3, r1
 8003f3c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8003f40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f42:	3301      	adds	r3, #1
 8003f44:	643b      	str	r3, [r7, #64]	; 0x40
 8003f46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f48:	2b03      	cmp	r3, #3
 8003f4a:	d9d0      	bls.n	8003eee <find_volume+0xe2>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8003f50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <find_volume+0x150>
 8003f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8003f5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003f64:	4413      	add	r3, r2
 8003f66:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8003f6a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8003f6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d005      	beq.n	8003f7e <find_volume+0x172>
 8003f72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003f74:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003f76:	f7ff fee1 	bl	8003d3c <check_fs>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	e000      	b.n	8003f80 <find_volume+0x174>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8003f84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d005      	beq.n	8003f98 <find_volume+0x18c>
 8003f8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f8e:	3301      	adds	r3, #1
 8003f90:	643b      	str	r3, [r7, #64]	; 0x40
 8003f92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f94:	2b03      	cmp	r3, #3
 8003f96:	d9e1      	bls.n	8003f5c <find_volume+0x150>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8003f98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d101      	bne.n	8003fa4 <find_volume+0x198>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e1d7      	b.n	8004354 <find_volume+0x548>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8003fa4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <find_volume+0x1a4>
 8003fac:	230d      	movs	r3, #13
 8003fae:	e1d1      	b.n	8004354 <find_volume+0x548>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fb6:	021b      	lsls	r3, r3, #8
 8003fb8:	b21a      	sxth	r2, r3
 8003fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fbc:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8003fc0:	b21b      	sxth	r3, r3
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	b21b      	sxth	r3, r3
 8003fc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fca:	d001      	beq.n	8003fd0 <find_volume+0x1c4>
		return FR_NO_FILESYSTEM;
 8003fcc:	230d      	movs	r3, #13
 8003fce:	e1c1      	b.n	8004354 <find_volume+0x548>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 8003fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fd2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003fd6:	021b      	lsls	r3, r3, #8
 8003fd8:	b21a      	sxth	r2, r3
 8003fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fdc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003fe0:	b21b      	sxth	r3, r3
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	b21b      	sxth	r3, r3
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 8003fea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d112      	bne.n	8004016 <find_volume+0x20a>
 8003ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff2:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 8003ff6:	061a      	lsls	r2, r3, #24
 8003ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003ffe:	041b      	lsls	r3, r3, #16
 8004000:	4313      	orrs	r3, r2
 8004002:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004004:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8004008:	0212      	lsls	r2, r2, #8
 800400a:	4313      	orrs	r3, r2
 800400c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800400e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8004012:	4313      	orrs	r3, r2
 8004014:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8004016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004018:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800401a:	619a      	str	r2, [r3, #24]

	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 800401c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800401e:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8004022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004024:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004028:	78db      	ldrb	r3, [r3, #3]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d005      	beq.n	800403a <find_volume+0x22e>
 800402e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004030:	78db      	ldrb	r3, [r3, #3]
 8004032:	2b02      	cmp	r3, #2
 8004034:	d001      	beq.n	800403a <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 8004036:	230d      	movs	r3, #13
 8004038:	e18c      	b.n	8004354 <find_volume+0x548>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800403a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800403c:	78db      	ldrb	r3, [r3, #3]
 800403e:	461a      	mov	r2, r3
 8004040:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004042:	fb02 f303 	mul.w	r3, r2, r3
 8004046:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 800404e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004050:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8004052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004054:	789b      	ldrb	r3, [r3, #2]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d008      	beq.n	800406c <find_volume+0x260>
 800405a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405c:	789b      	ldrb	r3, [r3, #2]
 800405e:	461a      	mov	r2, r3
 8004060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004062:	789b      	ldrb	r3, [r3, #2]
 8004064:	3b01      	subs	r3, #1
 8004066:	4013      	ands	r3, r2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <find_volume+0x264>
		return FR_NO_FILESYSTEM;
 800406c:	230d      	movs	r3, #13
 800406e:	e171      	b.n	8004354 <find_volume+0x548>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 8004070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004072:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004076:	021b      	lsls	r3, r3, #8
 8004078:	b21a      	sxth	r2, r3
 800407a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004080:	b21b      	sxth	r3, r3
 8004082:	4313      	orrs	r3, r2
 8004084:	b21b      	sxth	r3, r3
 8004086:	b29a      	uxth	r2, r3
 8004088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408a:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR))				/* (Must be sector aligned) */
 800408c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408e:	891b      	ldrh	r3, [r3, #8]
 8004090:	f003 030f 	and.w	r3, r3, #15
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d004      	beq.n	80040a4 <find_volume+0x298>
		return FR_NO_FILESYSTEM;
 800409a:	230d      	movs	r3, #13
 800409c:	e15a      	b.n	8004354 <find_volume+0x548>
 800409e:	bf00      	nop
 80040a0:	20000768 	.word	0x20000768

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 80040a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040aa:	021b      	lsls	r3, r3, #8
 80040ac:	b21a      	sxth	r2, r3
 80040ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80040b4:	b21b      	sxth	r3, r3
 80040b6:	4313      	orrs	r3, r2
 80040b8:	b21b      	sxth	r3, r3
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 80040be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d112      	bne.n	80040ea <find_volume+0x2de>
 80040c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80040ca:	061a      	lsls	r2, r3, #24
 80040cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ce:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80040d2:	041b      	lsls	r3, r3, #16
 80040d4:	4313      	orrs	r3, r2
 80040d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040d8:	f892 2051 	ldrb.w	r2, [r2, #81]	; 0x51
 80040dc:	0212      	lsls	r2, r2, #8
 80040de:	4313      	orrs	r3, r2
 80040e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040e2:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 80040e6:	4313      	orrs	r3, r2
 80040e8:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 80040ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040f0:	021b      	lsls	r3, r3, #8
 80040f2:	b21a      	sxth	r2, r3
 80040f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040fa:	b21b      	sxth	r3, r3
 80040fc:	4313      	orrs	r3, r2
 80040fe:	b21b      	sxth	r3, r3
 8004100:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8004102:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <find_volume+0x300>
 8004108:	230d      	movs	r3, #13
 800410a:	e123      	b.n	8004354 <find_volume+0x548>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 800410c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800410e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004110:	4413      	add	r3, r2
 8004112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004114:	8912      	ldrh	r2, [r2, #8]
 8004116:	0912      	lsrs	r2, r2, #4
 8004118:	b292      	uxth	r2, r2
 800411a:	4413      	add	r3, r2
 800411c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800411e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004122:	429a      	cmp	r2, r3
 8004124:	d201      	bcs.n	800412a <find_volume+0x31e>
 8004126:	230d      	movs	r3, #13
 8004128:	e114      	b.n	8004354 <find_volume+0x548>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800412a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004132:	7892      	ldrb	r2, [r2, #2]
 8004134:	fbb3 f3f2 	udiv	r3, r3, r2
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <find_volume+0x338>
 8004140:	230d      	movs	r3, #13
 8004142:	e107      	b.n	8004354 <find_volume+0x548>
	fmt = FS_FAT12;
 8004144:	2301      	movs	r3, #1
 8004146:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800414a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8004150:	4293      	cmp	r3, r2
 8004152:	d902      	bls.n	800415a <find_volume+0x34e>
 8004154:	2302      	movs	r3, #2
 8004156:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8004160:	4293      	cmp	r3, r2
 8004162:	d902      	bls.n	800416a <find_volume+0x35e>
 8004164:	2303      	movs	r3, #3
 8004166:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	1c9a      	adds	r2, r3, #2
 800416e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004170:	615a      	str	r2, [r3, #20]
	fs->volbase = bsect;								/* Volume start sector */
 8004172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004174:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004176:	61da      	str	r2, [r3, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8004178:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800417a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800417c:	441a      	add	r2, r3
 800417e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004180:	621a      	str	r2, [r3, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 8004182:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004186:	441a      	add	r2, r3
 8004188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800418a:	629a      	str	r2, [r3, #40]	; 0x28
	if (fmt == FS_FAT32) {
 800418c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004190:	2b03      	cmp	r3, #3
 8004192:	d11e      	bne.n	80041d2 <find_volume+0x3c6>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8004194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004196:	891b      	ldrh	r3, [r3, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <find_volume+0x394>
 800419c:	230d      	movs	r3, #13
 800419e:	e0d9      	b.n	8004354 <find_volume+0x548>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 80041a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041a2:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 80041a6:	061a      	lsls	r2, r3, #24
 80041a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041aa:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80041ae:	041b      	lsls	r3, r3, #16
 80041b0:	4313      	orrs	r3, r2
 80041b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041b4:	f892 205d 	ldrb.w	r2, [r2, #93]	; 0x5d
 80041b8:	0212      	lsls	r2, r2, #8
 80041ba:	4313      	orrs	r3, r2
 80041bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041be:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
 80041c2:	431a      	orrs	r2, r3
 80041c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c6:	625a      	str	r2, [r3, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80041c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	647b      	str	r3, [r7, #68]	; 0x44
 80041d0:	e01f      	b.n	8004212 <find_volume+0x406>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80041d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d4:	891b      	ldrh	r3, [r3, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <find_volume+0x3d2>
 80041da:	230d      	movs	r3, #13
 80041dc:	e0ba      	b.n	8004354 <find_volume+0x548>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80041de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e0:	6a1a      	ldr	r2, [r3, #32]
 80041e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041e4:	441a      	add	r2, r3
 80041e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e8:	625a      	str	r2, [r3, #36]	; 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80041ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d103      	bne.n	80041fa <find_volume+0x3ee>
 80041f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	e00a      	b.n	8004210 <find_volume+0x404>
 80041fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	4613      	mov	r3, r2
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	4413      	add	r3, r2
 8004204:	085a      	lsrs	r2, r3, #1
 8004206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8004210:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8004212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004214:	699a      	ldr	r2, [r3, #24]
 8004216:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004218:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800421c:	0a5b      	lsrs	r3, r3, #9
 800421e:	429a      	cmp	r2, r3
 8004220:	d201      	bcs.n	8004226 <find_volume+0x41a>
		return FR_NO_FILESYSTEM;
 8004222:	230d      	movs	r3, #13
 8004224:	e096      	b.n	8004354 <find_volume+0x548>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8004226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004228:	f04f 32ff 	mov.w	r2, #4294967295
 800422c:	611a      	str	r2, [r3, #16]
 800422e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004234:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8004236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004238:	2280      	movs	r2, #128	; 0x80
 800423a:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800423c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004240:	2b03      	cmp	r3, #3
 8004242:	d178      	bne.n	8004336 <find_volume+0x52a>
		&& LD_WORD(fs->win+BPB_FSInfo) == 1
 8004244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004246:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800424a:	021b      	lsls	r3, r3, #8
 800424c:	b21a      	sxth	r2, r3
 800424e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004250:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8004254:	b21b      	sxth	r3, r3
 8004256:	4313      	orrs	r3, r2
 8004258:	b21b      	sxth	r3, r3
 800425a:	2b01      	cmp	r3, #1
 800425c:	d16b      	bne.n	8004336 <find_volume+0x52a>
		&& move_window(fs, bsect + 1) == FR_OK)
 800425e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004260:	3301      	adds	r3, #1
 8004262:	4619      	mov	r1, r3
 8004264:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004266:	f7fe fe03 	bl	8002e70 <move_window>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d162      	bne.n	8004336 <find_volume+0x52a>
	{
		fs->fsi_flag = 0;
 8004270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004272:	2200      	movs	r2, #0
 8004274:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win+BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004278:	f893 322f 	ldrb.w	r3, [r3, #559]	; 0x22f
 800427c:	021b      	lsls	r3, r3, #8
 800427e:	b21a      	sxth	r2, r3
 8004280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004282:	f893 322e 	ldrb.w	r3, [r3, #558]	; 0x22e
 8004286:	b21b      	sxth	r3, r3
 8004288:	4313      	orrs	r3, r2
 800428a:	b21b      	sxth	r3, r3
 800428c:	4a33      	ldr	r2, [pc, #204]	; (800435c <find_volume+0x550>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d151      	bne.n	8004336 <find_volume+0x52a>
			&& LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252
 8004292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004294:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8004298:	061a      	lsls	r2, r3, #24
 800429a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800429c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80042a0:	041b      	lsls	r3, r3, #16
 80042a2:	4313      	orrs	r3, r2
 80042a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042a6:	f892 2031 	ldrb.w	r2, [r2, #49]	; 0x31
 80042aa:	0212      	lsls	r2, r2, #8
 80042ac:	4313      	orrs	r3, r2
 80042ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042b0:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80042b4:	4313      	orrs	r3, r2
 80042b6:	4a2a      	ldr	r2, [pc, #168]	; (8004360 <find_volume+0x554>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d13c      	bne.n	8004336 <find_volume+0x52a>
			&& LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272)
 80042bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042be:	f893 3217 	ldrb.w	r3, [r3, #535]	; 0x217
 80042c2:	061a      	lsls	r2, r3, #24
 80042c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c6:	f893 3216 	ldrb.w	r3, [r3, #534]	; 0x216
 80042ca:	041b      	lsls	r3, r3, #16
 80042cc:	4313      	orrs	r3, r2
 80042ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042d0:	f892 2215 	ldrb.w	r2, [r2, #533]	; 0x215
 80042d4:	0212      	lsls	r2, r2, #8
 80042d6:	4313      	orrs	r3, r2
 80042d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042da:	f892 2214 	ldrb.w	r2, [r2, #532]	; 0x214
 80042de:	4313      	orrs	r3, r2
 80042e0:	4a20      	ldr	r2, [pc, #128]	; (8004364 <find_volume+0x558>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d127      	bne.n	8004336 <find_volume+0x52a>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 80042e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e8:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 80042ec:	061a      	lsls	r2, r3, #24
 80042ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042f0:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 80042f4:	041b      	lsls	r3, r3, #16
 80042f6:	4313      	orrs	r3, r2
 80042f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042fa:	f892 2219 	ldrb.w	r2, [r2, #537]	; 0x219
 80042fe:	0212      	lsls	r2, r2, #8
 8004300:	4313      	orrs	r3, r2
 8004302:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004304:	f892 2218 	ldrb.w	r2, [r2, #536]	; 0x218
 8004308:	431a      	orrs	r2, r3
 800430a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800430c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 800430e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004310:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
 8004314:	061a      	lsls	r2, r3, #24
 8004316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004318:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 800431c:	041b      	lsls	r3, r3, #16
 800431e:	4313      	orrs	r3, r2
 8004320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004322:	f892 221d 	ldrb.w	r2, [r2, #541]	; 0x21d
 8004326:	0212      	lsls	r2, r2, #8
 8004328:	4313      	orrs	r3, r2
 800432a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800432c:	f892 221c 	ldrb.w	r2, [r2, #540]	; 0x21c
 8004330:	431a      	orrs	r2, r3
 8004332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004334:	60da      	str	r2, [r3, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8004336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004338:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800433c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 800433e:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <find_volume+0x55c>)
 8004340:	881b      	ldrh	r3, [r3, #0]
 8004342:	3301      	adds	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <find_volume+0x55c>)
 8004348:	801a      	strh	r2, [r3, #0]
 800434a:	4b07      	ldr	r3, [pc, #28]	; (8004368 <find_volume+0x55c>)
 800434c:	881a      	ldrh	r2, [r3, #0]
 800434e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004350:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3758      	adds	r7, #88	; 0x58
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	ffffaa55 	.word	0xffffaa55
 8004360:	41615252 	.word	0x41615252
 8004364:	61417272 	.word	0x61417272
 8004368:	2000076c 	.word	0x2000076c

0800436c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00f      	beq.n	800439e <validate+0x32>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00b      	beq.n	800439e <validate+0x32>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d006      	beq.n	800439e <validate+0x32>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	88da      	ldrh	r2, [r3, #6]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	889b      	ldrh	r3, [r3, #4]
 800439a:	429a      	cmp	r2, r3
 800439c:	d001      	beq.n	80043a2 <validate+0x36>
		return FR_INVALID_OBJECT;
 800439e:	2309      	movs	r3, #9
 80043a0:	e00d      	b.n	80043be <validate+0x52>

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	785b      	ldrb	r3, [r3, #1]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fe fb73 	bl	8002a94 <disk_status>
 80043ae:	4603      	mov	r3, r0
 80043b0:	f003 0301 	and.w	r3, r3, #1
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <validate+0x50>
		return FR_NOT_READY;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e000      	b.n	80043be <validate+0x52>

	return FR_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
	...

080043c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b088      	sub	sp, #32
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	4613      	mov	r3, r2
 80043d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80043da:	f107 0310 	add.w	r3, r7, #16
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fc68 	bl	8003cb4 <get_ldnumber>
 80043e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	da01      	bge.n	80043f0 <f_mount+0x28>
 80043ec:	230b      	movs	r3, #11
 80043ee:	e028      	b.n	8004442 <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80043f0:	4a16      	ldr	r2, [pc, #88]	; (800444c <f_mount+0x84>)
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	2200      	movs	r2, #0
 8004404:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d002      	beq.n	8004412 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	490d      	ldr	r1, [pc, #52]	; (800444c <f_mount+0x84>)
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <f_mount+0x60>
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d001      	beq.n	800442c <f_mount+0x64>
 8004428:	2300      	movs	r3, #0
 800442a:	e00a      	b.n	8004442 <f_mount+0x7a>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800442c:	f107 0108 	add.w	r1, r7, #8
 8004430:	f107 030c 	add.w	r3, r7, #12
 8004434:	2200      	movs	r2, #0
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff fce8 	bl	8003e0c <find_volume>
 800443c:	4603      	mov	r3, r0
 800443e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8004440:	7dfb      	ldrb	r3, [r7, #23]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3720      	adds	r7, #32
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	20000768 	.word	0x20000768

08004450 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b092      	sub	sp, #72	; 0x48
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	4613      	mov	r3, r2
 800445c:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <f_open+0x18>
 8004464:	2309      	movs	r3, #9
 8004466:	e12f      	b.n	80046c8 <f_open+0x278>
	fp->fs = 0;			/* Clear file object */
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	f003 031f 	and.w	r3, r3, #31
 8004474:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	f023 0301 	bic.w	r3, r3, #1
 800447c:	b2da      	uxtb	r2, r3
 800447e:	f107 0108 	add.w	r1, r7, #8
 8004482:	f107 031c 	add.w	r3, r7, #28
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff fcc0 	bl	8003e0c <find_volume>
 800448c:	4603      	mov	r3, r0
 800448e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8004492:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004496:	2b00      	cmp	r3, #0
 8004498:	f040 8114 	bne.w	80046c4 <f_open+0x274>
		INIT_BUF(dj);
 800449c:	f107 0310 	add.w	r3, r7, #16
 80044a0:	637b      	str	r3, [r7, #52]	; 0x34
		res = follow_path(&dj, path);	/* Follow the file path */
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	f107 031c 	add.w	r3, r7, #28
 80044a8:	4611      	mov	r1, r2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7ff fb9a 	bl	8003be4 <follow_path>
 80044b0:	4603      	mov	r3, r0
 80044b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		dir = dj.dir;
 80044b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b8:	643b      	str	r3, [r7, #64]	; 0x40
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80044ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d105      	bne.n	80044ce <f_open+0x7e>
			if (!dir)	/* Default directory itself */
 80044c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d102      	bne.n	80044ce <f_open+0x7e>
				res = FR_INVALID_NAME;
 80044c8:	2306      	movs	r3, #6
 80044ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	f003 031c 	and.w	r3, r3, #28
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 808f 	beq.w	80045f8 <f_open+0x1a8>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 80044da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d012      	beq.n	8004508 <f_open+0xb8>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80044e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d107      	bne.n	80044fa <f_open+0xaa>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80044ea:	f107 031c 	add.w	r3, r7, #28
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7ff fa85 	bl	80039fe <dir_register>
 80044f4:	4603      	mov	r3, r0
 80044f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	f043 0308 	orr.w	r3, r3, #8
 8004500:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 8004502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004504:	643b      	str	r3, [r7, #64]	; 0x40
 8004506:	e012      	b.n	800452e <f_open+0xde>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004508:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800450a:	330b      	adds	r3, #11
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	f003 0311 	and.w	r3, r3, #17
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <f_open+0xce>
					res = FR_DENIED;
 8004516:	2307      	movs	r3, #7
 8004518:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800451c:	e007      	b.n	800452e <f_open+0xde>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800451e:	79fb      	ldrb	r3, [r7, #7]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <f_open+0xde>
						res = FR_EXIST;
 8004528:	2308      	movs	r3, #8
 800452a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800452e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004532:	2b00      	cmp	r3, #0
 8004534:	d17e      	bne.n	8004634 <f_open+0x1e4>
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d079      	beq.n	8004634 <f_open+0x1e4>
				dw = GET_FATTIME();				/* Created time */
 8004540:	f7fe fb90 	bl	8002c64 <get_fattime>
 8004544:	63f8      	str	r0, [r7, #60]	; 0x3c
				ST_DWORD(dir+DIR_CrtTime, dw);
 8004546:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004548:	330e      	adds	r3, #14
 800454a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004552:	330f      	adds	r3, #15
 8004554:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004556:	b292      	uxth	r2, r2
 8004558:	0a12      	lsrs	r2, r2, #8
 800455a:	b292      	uxth	r2, r2
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	701a      	strb	r2, [r3, #0]
 8004560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004562:	3310      	adds	r3, #16
 8004564:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004566:	0c12      	lsrs	r2, r2, #16
 8004568:	b2d2      	uxtb	r2, r2
 800456a:	701a      	strb	r2, [r3, #0]
 800456c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800456e:	3311      	adds	r3, #17
 8004570:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004572:	0e12      	lsrs	r2, r2, #24
 8004574:	b2d2      	uxtb	r2, r2
 8004576:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8004578:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800457a:	330b      	adds	r3, #11
 800457c:	2200      	movs	r2, #0
 800457e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, 0);	/* size = 0 */
 8004580:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004582:	331c      	adds	r3, #28
 8004584:	2200      	movs	r2, #0
 8004586:	701a      	strb	r2, [r3, #0]
 8004588:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800458a:	331d      	adds	r3, #29
 800458c:	2200      	movs	r2, #0
 800458e:	701a      	strb	r2, [r3, #0]
 8004590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004592:	331e      	adds	r3, #30
 8004594:	2200      	movs	r2, #0
 8004596:	701a      	strb	r2, [r3, #0]
 8004598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800459a:	331f      	adds	r3, #31
 800459c:	2200      	movs	r2, #0
 800459e:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff f98b 	bl	80038c0 <ld_clust>
 80045aa:	63b8      	str	r0, [r7, #56]	; 0x38
				st_clust(dir, 0);				/* cluster = 0 */
 80045ac:	2100      	movs	r1, #0
 80045ae:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80045b0:	f7ff f9b3 	bl	800391a <st_clust>
				dj.fs->wflag = 1;
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	2201      	movs	r2, #1
 80045b8:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 80045ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d039      	beq.n	8004634 <f_open+0x1e4>
					dw = dj.fs->winsect;
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c4:	63fb      	str	r3, [r7, #60]	; 0x3c
					res = remove_chain(dj.fs, cl);
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fe fefa 	bl	80033c4 <remove_chain>
 80045d0:	4603      	mov	r3, r0
 80045d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					if (res == FR_OK) {
 80045d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d12a      	bne.n	8004634 <f_open+0x1e4>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045e2:	3a01      	subs	r2, #1
 80045e4:	60da      	str	r2, [r3, #12]
						res = move_window(dj.fs, dw);
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fe fc40 	bl	8002e70 <move_window>
 80045f0:	4603      	mov	r3, r0
 80045f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80045f6:	e01d      	b.n	8004634 <f_open+0x1e4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80045f8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d119      	bne.n	8004634 <f_open+0x1e4>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8004600:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004602:	330b      	adds	r3, #11
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <f_open+0x1c6>
					res = FR_NO_FILE;
 800460e:	2304      	movs	r3, #4
 8004610:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004614:	e00e      	b.n	8004634 <f_open+0x1e4>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d009      	beq.n	8004634 <f_open+0x1e4>
 8004620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004622:	330b      	adds	r3, #11
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <f_open+0x1e4>
						res = FR_DENIED;
 800462e:	2307      	movs	r3, #7
 8004630:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		if (res == FR_OK) {
 8004634:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10f      	bne.n	800465c <f_open+0x20c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <f_open+0x1fe>
				mode |= FA__WRITTEN;
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	f043 0320 	orr.w	r3, r3, #32
 800464c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800465a:	621a      	str	r2, [r3, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800465c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004660:	2b00      	cmp	r3, #0
 8004662:	d12f      	bne.n	80046c4 <f_open+0x274>
			fp->flag = mode;					/* File access mode */
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	79fa      	ldrb	r2, [r7, #7]
 8004668:	719a      	strb	r2, [r3, #6]
			fp->err = 0;						/* Clear error flag */
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff f923 	bl	80038c0 <ld_clust>
 800467a:	4602      	mov	r2, r0
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 8004680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004682:	331f      	adds	r3, #31
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	061a      	lsls	r2, r3, #24
 8004688:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800468a:	331e      	adds	r3, #30
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	041b      	lsls	r3, r3, #16
 8004690:	4313      	orrs	r3, r2
 8004692:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004694:	321d      	adds	r2, #29
 8004696:	7812      	ldrb	r2, [r2, #0]
 8004698:	0212      	lsls	r2, r2, #8
 800469a:	4313      	orrs	r3, r2
 800469c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800469e:	321c      	adds	r2, #28
 80046a0:	7812      	ldrb	r2, [r2, #0]
 80046a2:	431a      	orrs	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 80046b4:	69fa      	ldr	r2, [r7, #28]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	88da      	ldrh	r2, [r3, #6]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 80046c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3748      	adds	r7, #72	; 0x48
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08a      	sub	sp, #40	; 0x28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]
 80046dc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f7ff fe3f 	bl	800436c <validate>
 80046ee:	4603      	mov	r3, r0
 80046f0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <f_write+0x2c>
 80046f8:	7dfb      	ldrb	r3, [r7, #23]
 80046fa:	e151      	b.n	80049a0 <f_write+0x2d0>
	if (fp->err)							/* Check error */
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	79db      	ldrb	r3, [r3, #7]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d002      	beq.n	800470a <f_write+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	79db      	ldrb	r3, [r3, #7]
 8004708:	e14a      	b.n	80049a0 <f_write+0x2d0>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	799b      	ldrb	r3, [r3, #6]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8004716:	2307      	movs	r3, #7
 8004718:	e142      	b.n	80049a0 <f_write+0x2d0>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	441a      	add	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	429a      	cmp	r2, r3
 8004728:	f080 8122 	bcs.w	8004970 <f_write+0x2a0>
 800472c:	2300      	movs	r3, #0
 800472e:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8004730:	e11e      	b.n	8004970 <f_write+0x2a0>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800473a:	2b00      	cmp	r3, #0
 800473c:	f040 80e3 	bne.w	8004906 <f_write+0x236>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	0a5b      	lsrs	r3, r3, #9
 8004746:	b2da      	uxtb	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	789b      	ldrb	r3, [r3, #2]
 800474e:	3b01      	subs	r3, #1
 8004750:	b2db      	uxtb	r3, r3
 8004752:	4013      	ands	r3, r2
 8004754:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8004756:	7dbb      	ldrb	r3, [r7, #22]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d139      	bne.n	80047d0 <f_write+0x100>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10d      	bne.n	8004780 <f_write+0xb0>
					clst = fp->sclust;		/* Follow from the origin */
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	2b00      	cmp	r3, #0
 800476e:	d110      	bne.n	8004792 <f_write+0xc2>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2100      	movs	r1, #0
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fe77 	bl	800346a <create_chain>
 800477c:	6278      	str	r0, [r7, #36]	; 0x24
 800477e:	e008      	b.n	8004792 <f_write+0xc2>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	4619      	mov	r1, r3
 800478a:	4610      	mov	r0, r2
 800478c:	f7fe fe6d 	bl	800346a <create_chain>
 8004790:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 80f0 	beq.w	800497a <f_write+0x2aa>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	2b01      	cmp	r3, #1
 800479e:	d104      	bne.n	80047aa <f_write+0xda>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2202      	movs	r2, #2
 80047a4:	71da      	strb	r2, [r3, #7]
 80047a6:	2302      	movs	r3, #2
 80047a8:	e0fa      	b.n	80049a0 <f_write+0x2d0>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80047aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b0:	d104      	bne.n	80047bc <f_write+0xec>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	71da      	strb	r2, [r3, #7]
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0f1      	b.n	80049a0 <f_write+0x2d0>
				fp->clust = clst;			/* Update current cluster */
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c0:	615a      	str	r2, [r3, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d102      	bne.n	80047d0 <f_write+0x100>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047ce:	611a      	str	r2, [r3, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	799b      	ldrb	r3, [r3, #6]
 80047d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d019      	beq.n	8004810 <f_write+0x140>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	7858      	ldrb	r0, [r3, #1]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	699a      	ldr	r2, [r3, #24]
 80047ec:	2301      	movs	r3, #1
 80047ee:	f7fe f9f7 	bl	8002be0 <disk_write>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d004      	beq.n	8004802 <f_write+0x132>
					ABORT(fp->fs, FR_DISK_ERR);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2201      	movs	r2, #1
 80047fc:	71da      	strb	r2, [r3, #7]
 80047fe:	2301      	movs	r3, #1
 8004800:	e0ce      	b.n	80049a0 <f_write+0x2d0>
				fp->flag &= ~FA__DIRTY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	799b      	ldrb	r3, [r3, #6]
 8004806:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800480a:	b2da      	uxtb	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	4619      	mov	r1, r3
 800481a:	4610      	mov	r0, r2
 800481c:	f7fe fbf7 	bl	800300e <clust2sect>
 8004820:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d104      	bne.n	8004832 <f_write+0x162>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2202      	movs	r2, #2
 800482c:	71da      	strb	r2, [r3, #7]
 800482e:	2302      	movs	r3, #2
 8004830:	e0b6      	b.n	80049a0 <f_write+0x2d0>
			sect += csect;
 8004832:	7dbb      	ldrb	r3, [r7, #22]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4413      	add	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	0a5b      	lsrs	r3, r3, #9
 800483e:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d03f      	beq.n	80048c6 <f_write+0x1f6>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8004846:	7dba      	ldrb	r2, [r7, #22]
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	4413      	add	r3, r2
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	6812      	ldr	r2, [r2, #0]
 8004850:	7892      	ldrb	r2, [r2, #2]
 8004852:	4293      	cmp	r3, r2
 8004854:	d906      	bls.n	8004864 <f_write+0x194>
					cc = fp->fs->csize - csect;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	789b      	ldrb	r3, [r3, #2]
 800485c:	461a      	mov	r2, r3
 800485e:	7dbb      	ldrb	r3, [r7, #22]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	7858      	ldrb	r0, [r3, #1]
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	69b9      	ldr	r1, [r7, #24]
 8004870:	f7fe f9b6 	bl	8002be0 <disk_write>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d004      	beq.n	8004884 <f_write+0x1b4>
					ABORT(fp->fs, FR_DISK_ERR);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	71da      	strb	r2, [r3, #7]
 8004880:	2301      	movs	r3, #1
 8004882:	e08d      	b.n	80049a0 <f_write+0x2d0>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	699a      	ldr	r2, [r3, #24]
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad2      	subs	r2, r2, r3
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	429a      	cmp	r2, r3
 8004890:	d215      	bcs.n	80048be <f_write+0x1ee>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	699a      	ldr	r2, [r3, #24]
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	025b      	lsls	r3, r3, #9
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4413      	add	r3, r2
 80048a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048aa:	4619      	mov	r1, r3
 80048ac:	f7fe fa22 	bl	8002cf4 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	799b      	ldrb	r3, [r3, #6]
 80048b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	025b      	lsls	r3, r3, #9
 80048c2:	623b      	str	r3, [r7, #32]
				continue;
 80048c4:	e040      	b.n	8004948 <f_write+0x278>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d017      	beq.n	8004900 <f_write+0x230>
				if (fp->fptr < fp->fsize &&
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d211      	bcs.n	8004900 <f_write+0x230>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	7858      	ldrb	r0, [r3, #1]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80048e8:	2301      	movs	r3, #1
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	f7fe f936 	bl	8002b5c <disk_read>
 80048f0:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d004      	beq.n	8004900 <f_write+0x230>
						ABORT(fp->fs, FR_DISK_ERR);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	71da      	strb	r2, [r3, #7]
 80048fc:	2301      	movs	r3, #1
 80048fe:	e04f      	b.n	80049a0 <f_write+0x2d0>
			}
#endif
			fp->dsect = sect;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800490e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8004912:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8004914:	6a3a      	ldr	r2, [r7, #32]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	429a      	cmp	r2, r3
 800491a:	d901      	bls.n	8004920 <f_write+0x250>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004928:	3320      	adds	r3, #32
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	4413      	add	r3, r2
 800492e:	3304      	adds	r3, #4
 8004930:	6a3a      	ldr	r2, [r7, #32]
 8004932:	69b9      	ldr	r1, [r7, #24]
 8004934:	4618      	mov	r0, r3
 8004936:	f7fe f9dd 	bl	8002cf4 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	799b      	ldrb	r3, [r3, #6]
 800493e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004942:	b2da      	uxtb	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	4413      	add	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689a      	ldr	r2, [r3, #8]
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	441a      	add	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	609a      	str	r2, [r3, #8]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	441a      	add	r2, r3
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2b00      	cmp	r3, #0
 8004974:	f47f aedd 	bne.w	8004732 <f_write+0x62>
 8004978:	e000      	b.n	800497c <f_write+0x2ac>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800497a:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	429a      	cmp	r2, r3
 8004986:	d903      	bls.n	8004990 <f_write+0x2c0>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	799b      	ldrb	r3, [r3, #6]
 8004994:	f043 0320 	orr.w	r3, r3, #32
 8004998:	b2da      	uxtb	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3728      	adds	r7, #40	; 0x28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f7ff fcdb 	bl	800436c <validate>
 80049b6:	4603      	mov	r3, r0
 80049b8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80049ba:	7dfb      	ldrb	r3, [r7, #23]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f040 8096 	bne.w	8004aee <f_sync+0x146>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	799b      	ldrb	r3, [r3, #6]
 80049c6:	f003 0320 	and.w	r3, r3, #32
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 808f 	beq.w	8004aee <f_sync+0x146>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	799b      	ldrb	r3, [r3, #6]
 80049d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d016      	beq.n	8004a0a <f_sync+0x62>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	7858      	ldrb	r0, [r3, #1]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699a      	ldr	r2, [r3, #24]
 80049ec:	2301      	movs	r3, #1
 80049ee:	f7fe f8f7 	bl	8002be0 <disk_write>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d001      	beq.n	80049fc <f_sync+0x54>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80049f8:	2301      	movs	r3, #1
 80049fa:	e079      	b.n	8004af0 <f_sync+0x148>
				fp->flag &= ~FA__DIRTY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	799b      	ldrb	r3, [r3, #6]
 8004a00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a04:	b2da      	uxtb	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	4619      	mov	r1, r3
 8004a14:	4610      	mov	r0, r2
 8004a16:	f7fe fa2b 	bl	8002e70 <move_window>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8004a1e:	7dfb      	ldrb	r3, [r7, #23]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d164      	bne.n	8004aee <f_sync+0x146>
				dir = fp->dir_ptr;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	330b      	adds	r3, #11
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	320b      	adds	r2, #11
 8004a32:	7812      	ldrb	r2, [r2, #0]
 8004a34:	f042 0220 	orr.w	r2, r2, #32
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	331c      	adds	r3, #28
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	68d2      	ldr	r2, [r2, #12]
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	331d      	adds	r3, #29
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	68d2      	ldr	r2, [r2, #12]
 8004a50:	b292      	uxth	r2, r2
 8004a52:	0a12      	lsrs	r2, r2, #8
 8004a54:	b292      	uxth	r2, r2
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	701a      	strb	r2, [r3, #0]
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	331e      	adds	r3, #30
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	68d2      	ldr	r2, [r2, #12]
 8004a62:	0c12      	lsrs	r2, r2, #16
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	701a      	strb	r2, [r3, #0]
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	331f      	adds	r3, #31
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	68d2      	ldr	r2, [r2, #12]
 8004a70:	0e12      	lsrs	r2, r2, #24
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	6938      	ldr	r0, [r7, #16]
 8004a7e:	f7fe ff4c 	bl	800391a <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8004a82:	f7fe f8ef 	bl	8002c64 <get_fattime>
 8004a86:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tm);
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	3316      	adds	r3, #22
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	b2d2      	uxtb	r2, r2
 8004a90:	701a      	strb	r2, [r3, #0]
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	3317      	adds	r3, #23
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	b292      	uxth	r2, r2
 8004a9a:	0a12      	lsrs	r2, r2, #8
 8004a9c:	b292      	uxth	r2, r2
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	701a      	strb	r2, [r3, #0]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	3318      	adds	r3, #24
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	0c12      	lsrs	r2, r2, #16
 8004aaa:	b2d2      	uxtb	r2, r2
 8004aac:	701a      	strb	r2, [r3, #0]
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	3319      	adds	r3, #25
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	0e12      	lsrs	r2, r2, #24
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	3312      	adds	r3, #18
 8004abe:	2200      	movs	r2, #0
 8004ac0:	701a      	strb	r2, [r3, #0]
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	3313      	adds	r3, #19
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	799b      	ldrb	r3, [r3, #6]
 8004ace:	f023 0320 	bic.w	r3, r3, #32
 8004ad2:	b2da      	uxtb	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2201      	movs	r2, #1
 8004ade:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fe f9f0 	bl	8002eca <sync_fs>
 8004aea:	4603      	mov	r3, r0
 8004aec:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8004aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3718      	adds	r7, #24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff ff51 	bl	80049a8 <f_sync>
 8004b06:	4603      	mov	r3, r0
 8004b08:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8004b0a:	7bfb      	ldrb	r3, [r7, #15]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <f_close+0x2e>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f7ff fc2b 	bl	800436c <validate>
 8004b16:	4603      	mov	r3, r0
 8004b18:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d102      	bne.n	8004b26 <f_close+0x2e>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff fc16 	bl	800436c <validate>
 8004b40:	4603      	mov	r3, r0
 8004b42:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8004b44:	7dfb      	ldrb	r3, [r7, #23]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <f_lseek+0x1e>
 8004b4a:	7dfb      	ldrb	r3, [r7, #23]
 8004b4c:	e11f      	b.n	8004d8e <f_lseek+0x25e>
	if (fp->err)						/* Check error */
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	79db      	ldrb	r3, [r3, #7]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <f_lseek+0x2c>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	79db      	ldrb	r3, [r3, #7]
 8004b5a:	e118      	b.n	8004d8e <f_lseek+0x25e>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68da      	ldr	r2, [r3, #12]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d208      	bcs.n	8004b78 <f_lseek+0x48>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	799b      	ldrb	r3, [r3, #6]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d102      	bne.n	8004b78 <f_lseek+0x48>
#endif
			) ofs = fp->fsize;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61bb      	str	r3, [r7, #24]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	609a      	str	r2, [r3, #8]
		if (ofs) {
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f000 80ad 	beq.w	8004cea <f_lseek+0x1ba>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	789b      	ldrb	r3, [r3, #2]
 8004b96:	025b      	lsls	r3, r3, #9
 8004b98:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d01b      	beq.n	8004bd8 <f_lseek+0xa8>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	1e5a      	subs	r2, r3, #1
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1e59      	subs	r1, r3, #1
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d30f      	bcc.n	8004bd8 <f_lseek+0xa8>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	1e5a      	subs	r2, r3, #1
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	425b      	negs	r3, r3
 8004bc0:	401a      	ands	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	609a      	str	r2, [r3, #8]
				ofs -= fp->fptr;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	61fb      	str	r3, [r7, #28]
 8004bd6:	e023      	b.n	8004c20 <f_lseek+0xf0>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	61fb      	str	r3, [r7, #28]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d11a      	bne.n	8004c1a <f_lseek+0xea>
					clst = create_chain(fp->fs, 0);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2100      	movs	r1, #0
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7fe fc3d 	bl	800346a <create_chain>
 8004bf0:	61f8      	str	r0, [r7, #28]
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d104      	bne.n	8004c02 <f_lseek+0xd2>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	71da      	strb	r2, [r3, #7]
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e0c5      	b.n	8004d8e <f_lseek+0x25e>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c08:	d104      	bne.n	8004c14 <f_lseek+0xe4>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	71da      	strb	r2, [r3, #7]
 8004c10:	2301      	movs	r3, #1
 8004c12:	e0bc      	b.n	8004d8e <f_lseek+0x25e>
					fp->sclust = clst;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	611a      	str	r2, [r3, #16]
				}
#endif
				fp->clust = clst;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69fa      	ldr	r2, [r7, #28]
 8004c1e:	615a      	str	r2, [r3, #20]
			}
			if (clst != 0) {
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d061      	beq.n	8004cea <f_lseek+0x1ba>
				while (ofs > bcs) {						/* Cluster following loop */
 8004c26:	e03d      	b.n	8004ca4 <f_lseek+0x174>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	799b      	ldrb	r3, [r3, #6]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00c      	beq.n	8004c4e <f_lseek+0x11e>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	69f9      	ldr	r1, [r7, #28]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fe fc15 	bl	800346a <create_chain>
 8004c40:	61f8      	str	r0, [r7, #28]
						if (clst == 0) {				/* When disk gets full, clip file size */
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d109      	bne.n	8004c5c <f_lseek+0x12c>
							ofs = bcs; break;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	e02e      	b.n	8004cac <f_lseek+0x17c>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	69f9      	ldr	r1, [r7, #28]
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fe f9f9 	bl	800304c <get_fat>
 8004c5a:	61f8      	str	r0, [r7, #28]
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c62:	d104      	bne.n	8004c6e <f_lseek+0x13e>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	71da      	strb	r2, [r3, #7]
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e08f      	b.n	8004d8e <f_lseek+0x25e>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d905      	bls.n	8004c80 <f_lseek+0x150>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	695a      	ldr	r2, [r3, #20]
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d804      	bhi.n	8004c8a <f_lseek+0x15a>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	71da      	strb	r2, [r3, #7]
 8004c86:	2302      	movs	r3, #2
 8004c88:	e081      	b.n	8004d8e <f_lseek+0x25e>
					fp->clust = clst;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69fa      	ldr	r2, [r7, #28]
 8004c8e:	615a      	str	r2, [r3, #20]
					fp->fptr += bcs;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	441a      	add	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	609a      	str	r2, [r3, #8]
					ofs -= bcs;
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d8bd      	bhi.n	8004c28 <f_lseek+0xf8>
				}
				fp->fptr += ofs;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	441a      	add	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	609a      	str	r2, [r3, #8]
				if (ofs % SS(fp->fs)) {
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d013      	beq.n	8004cea <f_lseek+0x1ba>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69f9      	ldr	r1, [r7, #28]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7fe f9a0 	bl	800300e <clust2sect>
 8004cce:	61b8      	str	r0, [r7, #24]
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d104      	bne.n	8004ce0 <f_lseek+0x1b0>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2202      	movs	r2, #2
 8004cda:	71da      	strb	r2, [r3, #7]
 8004cdc:	2302      	movs	r3, #2
 8004cde:	e056      	b.n	8004d8e <f_lseek+0x25e>
					nsect += ofs / SS(fp->fs);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	0a5b      	lsrs	r3, r3, #9
 8004ce4:	69ba      	ldr	r2, [r7, #24]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	61bb      	str	r3, [r7, #24]
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d039      	beq.n	8004d6a <f_lseek+0x23a>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	699a      	ldr	r2, [r3, #24]
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d034      	beq.n	8004d6a <f_lseek+0x23a>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	799b      	ldrb	r3, [r3, #6]
 8004d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d019      	beq.n	8004d40 <f_lseek+0x210>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	7858      	ldrb	r0, [r3, #1]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	699a      	ldr	r2, [r3, #24]
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	f7fd ff5f 	bl	8002be0 <disk_write>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d004      	beq.n	8004d32 <f_lseek+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	71da      	strb	r2, [r3, #7]
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e02d      	b.n	8004d8e <f_lseek+0x25e>
				fp->flag &= ~FA__DIRTY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	799b      	ldrb	r3, [r3, #6]
 8004d36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	7858      	ldrb	r0, [r3, #1]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	69ba      	ldr	r2, [r7, #24]
 8004d50:	f7fd ff04 	bl	8002b5c <disk_read>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d004      	beq.n	8004d64 <f_lseek+0x234>
				ABORT(fp->fs, FR_DISK_ERR);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	71da      	strb	r2, [r3, #7]
 8004d60:	2301      	movs	r3, #1
 8004d62:	e014      	b.n	8004d8e <f_lseek+0x25e>
#endif
			fp->dsect = nsect;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	619a      	str	r2, [r3, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	689a      	ldr	r2, [r3, #8]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d90a      	bls.n	8004d8c <f_lseek+0x25c>
			fp->fsize = fp->fptr;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689a      	ldr	r2, [r3, #8]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA__WRITTEN;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	799b      	ldrb	r3, [r3, #6]
 8004d82:	f043 0320 	orr.w	r3, r3, #32
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8004d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b08e      	sub	sp, #56	; 0x38
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	60f8      	str	r0, [r7, #12]
 8004d9e:	60b9      	str	r1, [r7, #8]
 8004da0:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8004da2:	f107 030c 	add.w	r3, r7, #12
 8004da6:	2200      	movs	r2, #0
 8004da8:	4619      	mov	r1, r3
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7ff f82e 	bl	8003e0c <find_volume>
 8004db0:	4603      	mov	r3, r0
 8004db2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK)
 8004dbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	f040 80a6 	bne.w	8004f12 <f_getfree+0x17c>
	{
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2)
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	691a      	ldr	r2, [r3, #16]
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	3b02      	subs	r3, #2
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d804      	bhi.n	8004dde <f_getfree+0x48>
		{
			*nclst = fs->free_clust;
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	691a      	ldr	r2, [r3, #16]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	601a      	str	r2, [r3, #0]
 8004ddc:	e099      	b.n	8004f12 <f_getfree+0x17c>
		}
		else
		{
			/* Get number of free clusters */
			fat = fs->fs_type;
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	76fb      	strb	r3, [r7, #27]
			n = 0;
 8004de4:	2300      	movs	r3, #0
 8004de6:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12)
 8004de8:	7efb      	ldrb	r3, [r7, #27]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d124      	bne.n	8004e38 <f_getfree+0xa2>
			{
				clst = 2;
 8004dee:	2302      	movs	r3, #2
 8004df0:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8004df2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004df4:	69f8      	ldr	r0, [r7, #28]
 8004df6:	f7fe f929 	bl	800304c <get_fat>
 8004dfa:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e02:	d103      	bne.n	8004e0c <f_getfree+0x76>
 8004e04:	2301      	movs	r3, #1
 8004e06:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004e0a:	e075      	b.n	8004ef8 <f_getfree+0x162>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d103      	bne.n	8004e1a <f_getfree+0x84>
 8004e12:	2302      	movs	r3, #2
 8004e14:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004e18:	e06e      	b.n	8004ef8 <f_getfree+0x162>
					if (stat == 0) n++;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <f_getfree+0x90>
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e22:	3301      	adds	r3, #1
 8004e24:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8004e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e28:	3301      	adds	r3, #1
 8004e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d3dd      	bcc.n	8004df2 <f_getfree+0x5c>
 8004e36:	e05f      	b.n	8004ef8 <f_getfree+0x162>
			}
			else
			{
				clst = fs->n_fatent;
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8004e44:	2300      	movs	r3, #0
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
 8004e48:	2300      	movs	r3, #0
 8004e4a:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 8004e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d113      	bne.n	8004e7a <f_getfree+0xe4>
						res = move_window(fs, sect++);
 8004e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	62ba      	str	r2, [r7, #40]	; 0x28
 8004e58:	4619      	mov	r1, r3
 8004e5a:	69f8      	ldr	r0, [r7, #28]
 8004e5c:	f7fe f808 	bl	8002e70 <move_window>
 8004e60:	4603      	mov	r3, r0
 8004e62:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8004e66:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d143      	bne.n	8004ef6 <f_getfree+0x160>
						p = fs->win;
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	3330      	adds	r3, #48	; 0x30
 8004e72:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8004e74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e78:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 8004e7a:	7efb      	ldrb	r3, [r7, #27]
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d115      	bne.n	8004eac <f_getfree+0x116>
						if (LD_WORD(p) == 0) n++;
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	3301      	adds	r3, #1
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	b21a      	sxth	r2, r3
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	b21b      	sxth	r3, r3
 8004e90:	4313      	orrs	r3, r2
 8004e92:	b21b      	sxth	r3, r3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d102      	bne.n	8004e9e <f_getfree+0x108>
 8004e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 8004e9e:	6a3b      	ldr	r3, [r7, #32]
 8004ea0:	3302      	adds	r3, #2
 8004ea2:	623b      	str	r3, [r7, #32]
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	3b02      	subs	r3, #2
 8004ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eaa:	e01d      	b.n	8004ee8 <f_getfree+0x152>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	3303      	adds	r3, #3
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	061a      	lsls	r2, r3, #24
 8004eb4:	6a3b      	ldr	r3, [r7, #32]
 8004eb6:	3302      	adds	r3, #2
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	041b      	lsls	r3, r3, #16
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	6a3a      	ldr	r2, [r7, #32]
 8004ec0:	3201      	adds	r2, #1
 8004ec2:	7812      	ldrb	r2, [r2, #0]
 8004ec4:	0212      	lsls	r2, r2, #8
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	6a3a      	ldr	r2, [r7, #32]
 8004eca:	7812      	ldrb	r2, [r2, #0]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d102      	bne.n	8004edc <f_getfree+0x146>
 8004ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed8:	3301      	adds	r3, #1
 8004eda:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	3304      	adds	r3, #4
 8004ee0:	623b      	str	r3, [r7, #32]
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	3b04      	subs	r3, #4
 8004ee6:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 8004ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eea:	3b01      	subs	r3, #1
 8004eec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1ab      	bne.n	8004e4c <f_getfree+0xb6>
 8004ef4:	e000      	b.n	8004ef8 <f_getfree+0x162>
						if (res != FR_OK) break;
 8004ef6:	bf00      	nop
			}
			fs->free_clust = n;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004efc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	795b      	ldrb	r3, [r3, #5]
 8004f02:	f043 0301 	orr.w	r3, r3, #1
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	715a      	strb	r2, [r3, #5]
			*nclst = n;
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f10:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8004f12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3738      	adds	r7, #56	; 0x38
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b084      	sub	sp, #16
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	2b0a      	cmp	r3, #10
 8004f2e:	d103      	bne.n	8004f38 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8004f30:	210d      	movs	r1, #13
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7ff fff3 	bl	8004f1e <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	db25      	blt.n	8004f90 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	60fa      	str	r2, [r7, #12]
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	78fa      	ldrb	r2, [r7, #3]
 8004f50:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2b3c      	cmp	r3, #60	; 0x3c
 8004f56:	dd12      	ble.n	8004f7e <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6818      	ldr	r0, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f103 010c 	add.w	r1, r3, #12
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	f107 0308 	add.w	r3, r7, #8
 8004f68:	f7ff fbb2 	bl	80046d0 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d101      	bne.n	8004f78 <putc_bfd+0x5a>
 8004f74:	2300      	movs	r3, #0
 8004f76:	e001      	b.n	8004f7c <putc_bfd+0x5e>
 8004f78:	f04f 33ff 	mov.w	r3, #4294967295
 8004f7c:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	1c5a      	adds	r2, r3, #1
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	609a      	str	r2, [r3, #8]
 8004f8e:	e000      	b.n	8004f92 <putc_bfd+0x74>
	if (i < 0) return;
 8004f90:	bf00      	nop
}
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8004f98:	b590      	push	{r4, r7, lr}
 8004f9a:	b097      	sub	sp, #92	; 0x5c
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 8004fae:	e009      	b.n	8004fc4 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	1c5a      	adds	r2, r3, #1
 8004fb4:	607a      	str	r2, [r7, #4]
 8004fb6:	781a      	ldrb	r2, [r3, #0]
 8004fb8:	f107 030c 	add.w	r3, r7, #12
 8004fbc:	4611      	mov	r1, r2
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7ff ffad 	bl	8004f1e <putc_bfd>
	while (*str)			/* Put the string */
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1f1      	bne.n	8004fb0 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	db16      	blt.n	8005000 <f_puts+0x68>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	461c      	mov	r4, r3
 8004fd8:	f107 0208 	add.w	r2, r7, #8
 8004fdc:	f107 030c 	add.w	r3, r7, #12
 8004fe0:	f103 010c 	add.w	r1, r3, #12
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	4622      	mov	r2, r4
 8004fe8:	f7ff fb72 	bl	80046d0 <f_write>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d106      	bne.n	8005000 <f_puts+0x68>
		&& (UINT)pb.idx == nw) return pb.nchr;
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d101      	bne.n	8005000 <f_puts+0x68>
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	e001      	b.n	8005004 <f_puts+0x6c>
	return EOF;
 8005000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005004:	4618      	mov	r0, r3
 8005006:	375c      	adds	r7, #92	; 0x5c
 8005008:	46bd      	mov	sp, r7
 800500a:	bd90      	pop	{r4, r7, pc}

0800500c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	4603      	mov	r3, r0
 8005014:	6039      	str	r1, [r7, #0]
 8005016:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8005018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800501c:	2b00      	cmp	r3, #0
 800501e:	da0b      	bge.n	8005038 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005020:	490d      	ldr	r1, [pc, #52]	; (8005058 <NVIC_SetPriority+0x4c>)
 8005022:	79fb      	ldrb	r3, [r7, #7]
 8005024:	f003 030f 	and.w	r3, r3, #15
 8005028:	3b04      	subs	r3, #4
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	0112      	lsls	r2, r2, #4
 8005030:	b2d2      	uxtb	r2, r2
 8005032:	440b      	add	r3, r1
 8005034:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8005036:	e009      	b.n	800504c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8005038:	4908      	ldr	r1, [pc, #32]	; (800505c <NVIC_SetPriority+0x50>)
 800503a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	b2d2      	uxtb	r2, r2
 8005042:	0112      	lsls	r2, r2, #4
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	440b      	add	r3, r1
 8005048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	e000ed00 	.word	0xe000ed00
 800505c:	e000e100 	.word	0xe000e100

08005060 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800506e:	d301      	bcc.n	8005074 <SysTick_Config+0x14>
 8005070:	2301      	movs	r3, #1
 8005072:	e011      	b.n	8005098 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8005074:	4a0a      	ldr	r2, [pc, #40]	; (80050a0 <SysTick_Config+0x40>)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800507c:	3b01      	subs	r3, #1
 800507e:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8005080:	210f      	movs	r1, #15
 8005082:	f04f 30ff 	mov.w	r0, #4294967295
 8005086:	f7ff ffc1 	bl	800500c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800508a:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <SysTick_Config+0x40>)
 800508c:	2200      	movs	r2, #0
 800508e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005090:	4b03      	ldr	r3, [pc, #12]	; (80050a0 <SysTick_Config+0x40>)
 8005092:	2207      	movs	r2, #7
 8005094:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	e000e010 	.word	0xe000e010

080050a4 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0

	SystemInit();
 80050a8:	f002 fcaa 	bl	8007a00 <SystemInit>
	SysTick_Config(SystemCoreClock/1000);
 80050ac:	4b1c      	ldr	r3, [pc, #112]	; (8005120 <main+0x7c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1c      	ldr	r2, [pc, #112]	; (8005124 <main+0x80>)
 80050b2:	fba2 2303 	umull	r2, r3, r2, r3
 80050b6:	099b      	lsrs	r3, r3, #6
 80050b8:	4618      	mov	r0, r3
 80050ba:	f7ff ffd1 	bl	8005060 <SysTick_Config>
	InicializarPines();
 80050be:	f000 f989 	bl	80053d4 <InicializarPines>
	InicializarPinesSalida();
 80050c2:	f000 f89b 	bl	80051fc <InicializarPinesSalida>
	EXTILine7_Config();
 80050c6:	f000 fddb 	bl	8005c80 <EXTILine7_Config>
	EXTILine8_Config();
 80050ca:	f000 fe1d 	bl	8005d08 <EXTILine8_Config>
	UB_LCD_4x20_Init();
 80050ce:	f001 fb1b 	bl	8006708 <UB_LCD_4x20_Init>
	TIM2_Start();
 80050d2:	f7fd fc32 	bl	800293a <TIM2_Start>
	UB_Fatfs_Init();
 80050d6:	f001 fa0b 	bl	80064f0 <UB_Fatfs_Init>
	adc_inicializar();
 80050da:	f7fd fc57 	bl	800298c <adc_inicializar>

	while(!TM_RTC_Init(TM_RTC_ClockSource_Internal))
 80050de:	e009      	b.n	80050f4 <main+0x50>
	{
		UB_LCD_4x20_String(0,0,"Mala inicializacion");
 80050e0:	4a11      	ldr	r2, [pc, #68]	; (8005128 <main+0x84>)
 80050e2:	2100      	movs	r1, #0
 80050e4:	2000      	movs	r0, #0
 80050e6:	f001 fb38 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,1,"Reinicie Micro");
 80050ea:	4a10      	ldr	r2, [pc, #64]	; (800512c <main+0x88>)
 80050ec:	2101      	movs	r1, #1
 80050ee:	2000      	movs	r0, #0
 80050f0:	f001 fb33 	bl	800675a <UB_LCD_4x20_String>
	while(!TM_RTC_Init(TM_RTC_ClockSource_Internal))
 80050f4:	2000      	movs	r0, #0
 80050f6:	f002 fd35 	bl	8007b64 <TM_RTC_Init>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0ef      	beq.n	80050e0 <main+0x3c>
	}
	UB_LCD_4x20_Clear();
 8005100:	f001 fb20 	bl	8006744 <UB_LCD_4x20_Clear>
	InicializarHora();
 8005104:	f000 ff18 	bl	8005f38 <InicializarHora>
	UB_LCD_4x20_Clear();
 8005108:	f001 fb1c 	bl	8006744 <UB_LCD_4x20_Clear>
	TM_RTC_Interrupts(TM_RTC_Int_1s);
 800510c:	2007      	movs	r0, #7
 800510e:	f002 ff87 	bl	8008020 <TM_RTC_Interrupts>
	inicializaSensores();
 8005112:	f000 f88f 	bl	8005234 <inicializaSensores>
	escribirSD();
 8005116:	f001 f893 	bl	8006240 <escribirSD>


	while (1)
	{
		MenudeOpciones();
 800511a:	f000 f9f1 	bl	8005500 <MenudeOpciones>
 800511e:	e7fc      	b.n	800511a <main+0x76>
 8005120:	200000b4 	.word	0x200000b4
 8005124:	10624dd3 	.word	0x10624dd3
 8005128:	0800b1d0 	.word	0x0800b1d0
 800512c:	0800b1e4 	.word	0x0800b1e4

08005130 <PantallaStanBy>:
	}
}

void PantallaStanBy(void)
{
 8005130:	b590      	push	{r4, r7, lr}
 8005132:	b083      	sub	sp, #12
 8005134:	af02      	add	r7, sp, #8

	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 8005136:	2100      	movs	r1, #0
 8005138:	4824      	ldr	r0, [pc, #144]	; (80051cc <PantallaStanBy+0x9c>)
 800513a:	f002 fee5 	bl	8007f08 <TM_RTC_GetDateTime>
	sprintf(HorarioLCD,"Hora: %02d:%02d:%02d",DataTime.hours,DataTime.minutes,DataTime.seconds);
 800513e:	4b23      	ldr	r3, [pc, #140]	; (80051cc <PantallaStanBy+0x9c>)
 8005140:	795b      	ldrb	r3, [r3, #5]
 8005142:	461a      	mov	r2, r3
 8005144:	4b21      	ldr	r3, [pc, #132]	; (80051cc <PantallaStanBy+0x9c>)
 8005146:	791b      	ldrb	r3, [r3, #4]
 8005148:	4619      	mov	r1, r3
 800514a:	4b20      	ldr	r3, [pc, #128]	; (80051cc <PantallaStanBy+0x9c>)
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	460b      	mov	r3, r1
 8005152:	491f      	ldr	r1, [pc, #124]	; (80051d0 <PantallaStanBy+0xa0>)
 8005154:	481f      	ldr	r0, [pc, #124]	; (80051d4 <PantallaStanBy+0xa4>)
 8005156:	f003 f92b 	bl	80083b0 <sprintf>
	sprintf(TemperaturaLCD,"Temperatura:%2.2f",Temperature);
 800515a:	4b1f      	ldr	r3, [pc, #124]	; (80051d8 <PantallaStanBy+0xa8>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f7fb f9f2 	bl	8000548 <__aeabi_f2d>
 8005164:	4603      	mov	r3, r0
 8005166:	460c      	mov	r4, r1
 8005168:	461a      	mov	r2, r3
 800516a:	4623      	mov	r3, r4
 800516c:	491b      	ldr	r1, [pc, #108]	; (80051dc <PantallaStanBy+0xac>)
 800516e:	481c      	ldr	r0, [pc, #112]	; (80051e0 <PantallaStanBy+0xb0>)
 8005170:	f003 f91e 	bl	80083b0 <sprintf>
	sprintf(HumedadAireLCD,"HumedadA:%2.2f",Humidity);
 8005174:	4b1b      	ldr	r3, [pc, #108]	; (80051e4 <PantallaStanBy+0xb4>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4618      	mov	r0, r3
 800517a:	f7fb f9e5 	bl	8000548 <__aeabi_f2d>
 800517e:	4603      	mov	r3, r0
 8005180:	460c      	mov	r4, r1
 8005182:	461a      	mov	r2, r3
 8005184:	4623      	mov	r3, r4
 8005186:	4918      	ldr	r1, [pc, #96]	; (80051e8 <PantallaStanBy+0xb8>)
 8005188:	4818      	ldr	r0, [pc, #96]	; (80051ec <PantallaStanBy+0xbc>)
 800518a:	f003 f911 	bl	80083b0 <sprintf>
	sprintf(HumedadTierraLCD,"HumedadT:%02d",humedadTierra);
 800518e:	4b18      	ldr	r3, [pc, #96]	; (80051f0 <PantallaStanBy+0xc0>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	461a      	mov	r2, r3
 8005194:	4917      	ldr	r1, [pc, #92]	; (80051f4 <PantallaStanBy+0xc4>)
 8005196:	4818      	ldr	r0, [pc, #96]	; (80051f8 <PantallaStanBy+0xc8>)
 8005198:	f003 f90a 	bl	80083b0 <sprintf>

	UB_LCD_4x20_String(0,0,HorarioLCD);
 800519c:	4a0d      	ldr	r2, [pc, #52]	; (80051d4 <PantallaStanBy+0xa4>)
 800519e:	2100      	movs	r1, #0
 80051a0:	2000      	movs	r0, #0
 80051a2:	f001 fada 	bl	800675a <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,1,TemperaturaLCD);
 80051a6:	4a0e      	ldr	r2, [pc, #56]	; (80051e0 <PantallaStanBy+0xb0>)
 80051a8:	2101      	movs	r1, #1
 80051aa:	2000      	movs	r0, #0
 80051ac:	f001 fad5 	bl	800675a <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,2,HumedadAireLCD);
 80051b0:	4a0e      	ldr	r2, [pc, #56]	; (80051ec <PantallaStanBy+0xbc>)
 80051b2:	2102      	movs	r1, #2
 80051b4:	2000      	movs	r0, #0
 80051b6:	f001 fad0 	bl	800675a <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,3,HumedadTierraLCD);
 80051ba:	4a0f      	ldr	r2, [pc, #60]	; (80051f8 <PantallaStanBy+0xc8>)
 80051bc:	2103      	movs	r1, #3
 80051be:	2000      	movs	r0, #0
 80051c0:	f001 facb 	bl	800675a <UB_LCD_4x20_String>

}
 80051c4:	bf00      	nop
 80051c6:	3704      	adds	r7, #4
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd90      	pop	{r4, r7, pc}
 80051cc:	20000d0c 	.word	0x20000d0c
 80051d0:	0800b1f4 	.word	0x0800b1f4
 80051d4:	20000ce4 	.word	0x20000ce4
 80051d8:	200007a0 	.word	0x200007a0
 80051dc:	0800b20c 	.word	0x0800b20c
 80051e0:	20000a28 	.word	0x20000a28
 80051e4:	200007a4 	.word	0x200007a4
 80051e8:	0800b220 	.word	0x0800b220
 80051ec:	20000cc8 	.word	0x20000cc8
 80051f0:	20000784 	.word	0x20000784
 80051f4:	0800b230 	.word	0x0800b230
 80051f8:	20000cf8 	.word	0x20000cf8

080051fc <InicializarPinesSalida>:

void InicializarPinesSalida(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Salidas de la placa a la proto //

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8005202:	2101      	movs	r1, #1
 8005204:	2010      	movs	r0, #16
 8005206:	f7fc fb71 	bl	80018ec <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_9 | GPIO_Pin_11 ;
 800520a:	f44f 6328 	mov.w	r3, #2688	; 0xa80
 800520e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8005210:	2301      	movs	r3, #1
 8005212:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8005214:	2303      	movs	r3, #3
 8005216:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd= GPIO_PuPd_UP;
 8005218:	2301      	movs	r3, #1
 800521a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 800521c:	463b      	mov	r3, r7
 800521e:	4619      	mov	r1, r3
 8005220:	4803      	ldr	r0, [pc, #12]	; (8005230 <InicializarPinesSalida+0x34>)
 8005222:	f7fc f9a1 	bl	8001568 <GPIO_Init>
}
 8005226:	bf00      	nop
 8005228:	3708      	adds	r7, #8
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	40021000 	.word	0x40021000

08005234 <inicializaSensores>:

void inicializaSensores(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
	int n=0;
 800523a:	2300      	movs	r3, #0
 800523c:	607b      	str	r3, [r7, #4]
	UB_LCD_4x20_String(0,0,"Inicializando ");
 800523e:	4a20      	ldr	r2, [pc, #128]	; (80052c0 <inicializaSensores+0x8c>)
 8005240:	2100      	movs	r1, #0
 8005242:	2000      	movs	r0, #0
 8005244:	f001 fa89 	bl	800675a <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,1,"Sensores");
 8005248:	4a1e      	ldr	r2, [pc, #120]	; (80052c4 <inicializaSensores+0x90>)
 800524a:	2101      	movs	r1, #1
 800524c:	2000      	movs	r0, #0
 800524e:	f001 fa84 	bl	800675a <UB_LCD_4x20_String>
	HumedadTierra();
 8005252:	f000 f923 	bl	800549c <HumedadTierra>
	while(Humidity==0 && Temperature==0)
 8005256:	e01e      	b.n	8005296 <inicializaSensores+0x62>
	{
		DHT_GetData(&DHT11_Data);
 8005258:	481b      	ldr	r0, [pc, #108]	; (80052c8 <inicializaSensores+0x94>)
 800525a:	f7fd fabf 	bl	80027dc <DHT_GetData>
		Temperature = DHT11_Data.Temperature;
 800525e:	4b1a      	ldr	r3, [pc, #104]	; (80052c8 <inicializaSensores+0x94>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a1a      	ldr	r2, [pc, #104]	; (80052cc <inicializaSensores+0x98>)
 8005264:	6013      	str	r3, [r2, #0]
		Humidity = DHT11_Data.Humidity;
 8005266:	4b18      	ldr	r3, [pc, #96]	; (80052c8 <inicializaSensores+0x94>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	4a19      	ldr	r2, [pc, #100]	; (80052d0 <inicializaSensores+0x9c>)
 800526c:	6013      	str	r3, [r2, #0]
		Delay(3000);
 800526e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8005272:	f000 f8ed 	bl	8005450 <Delay>
		n=n+1;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	3301      	adds	r3, #1
 800527a:	607b      	str	r3, [r7, #4]
		if(n==10)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b0a      	cmp	r3, #10
 8005280:	d109      	bne.n	8005296 <inicializaSensores+0x62>
		{
			UB_LCD_4x20_String(0,2,"Error de Inicio");
 8005282:	4a14      	ldr	r2, [pc, #80]	; (80052d4 <inicializaSensores+0xa0>)
 8005284:	2102      	movs	r1, #2
 8005286:	2000      	movs	r0, #0
 8005288:	f001 fa67 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,3,"Reinicie");
 800528c:	4a12      	ldr	r2, [pc, #72]	; (80052d8 <inicializaSensores+0xa4>)
 800528e:	2103      	movs	r1, #3
 8005290:	2000      	movs	r0, #0
 8005292:	f001 fa62 	bl	800675a <UB_LCD_4x20_String>
	while(Humidity==0 && Temperature==0)
 8005296:	4b0e      	ldr	r3, [pc, #56]	; (80052d0 <inicializaSensores+0x9c>)
 8005298:	edd3 7a00 	vldr	s15, [r3]
 800529c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80052a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a4:	d107      	bne.n	80052b6 <inicializaSensores+0x82>
 80052a6:	4b09      	ldr	r3, [pc, #36]	; (80052cc <inicializaSensores+0x98>)
 80052a8:	edd3 7a00 	vldr	s15, [r3]
 80052ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80052b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052b4:	d0d0      	beq.n	8005258 <inicializaSensores+0x24>
		}
	}

}
 80052b6:	bf00      	nop
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	0800b240 	.word	0x0800b240
 80052c4:	0800b250 	.word	0x0800b250
 80052c8:	20000cdc 	.word	0x20000cdc
 80052cc:	200007a0 	.word	0x200007a0
 80052d0:	200007a4 	.word	0x200007a4
 80052d4:	0800b25c 	.word	0x0800b25c
 80052d8:	0800b26c 	.word	0x0800b26c

080052dc <sensar>:
void sensar(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
	contador=contador+1;
 80052e0:	4b30      	ldr	r3, [pc, #192]	; (80053a4 <sensar+0xc8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3301      	adds	r3, #1
 80052e6:	4a2f      	ldr	r2, [pc, #188]	; (80053a4 <sensar+0xc8>)
 80052e8:	6013      	str	r3, [r2, #0]
	if(contador==300000)
 80052ea:	4b2e      	ldr	r3, [pc, #184]	; (80053a4 <sensar+0xc8>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a2e      	ldr	r2, [pc, #184]	; (80053a8 <sensar+0xcc>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d13c      	bne.n	800536e <sensar+0x92>
	{
			HumedadTierra();
 80052f4:	f000 f8d2 	bl	800549c <HumedadTierra>

			if(humedadTierra<=AlarmaTierra)
 80052f8:	4b2c      	ldr	r3, [pc, #176]	; (80053ac <sensar+0xd0>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	4b2c      	ldr	r3, [pc, #176]	; (80053b0 <sensar+0xd4>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	429a      	cmp	r2, r3
 8005302:	dc05      	bgt.n	8005310 <sensar+0x34>
			{
				GPIO_SetBits(GPIOE,GPIO_Pin_11);
 8005304:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005308:	482a      	ldr	r0, [pc, #168]	; (80053b4 <sensar+0xd8>)
 800530a:	f7fc f9ef 	bl	80016ec <GPIO_SetBits>
 800530e:	e004      	b.n	800531a <sensar+0x3e>
			}
			else
			{
				GPIO_ResetBits(GPIOE,GPIO_Pin_11);
 8005310:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005314:	4827      	ldr	r0, [pc, #156]	; (80053b4 <sensar+0xd8>)
 8005316:	f7fc f9f8 	bl	800170a <GPIO_ResetBits>
			}

			if(Temperature>=AlarmaTemperatura || Humidity>=AlarmaAire)
 800531a:	4b27      	ldr	r3, [pc, #156]	; (80053b8 <sensar+0xdc>)
 800531c:	ed93 7a00 	vldr	s14, [r3]
 8005320:	4b26      	ldr	r3, [pc, #152]	; (80053bc <sensar+0xe0>)
 8005322:	edd3 7a00 	vldr	s15, [r3]
 8005326:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800532a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800532e:	da0a      	bge.n	8005346 <sensar+0x6a>
 8005330:	4b23      	ldr	r3, [pc, #140]	; (80053c0 <sensar+0xe4>)
 8005332:	ed93 7a00 	vldr	s14, [r3]
 8005336:	4b23      	ldr	r3, [pc, #140]	; (80053c4 <sensar+0xe8>)
 8005338:	edd3 7a00 	vldr	s15, [r3]
 800533c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005344:	db05      	blt.n	8005352 <sensar+0x76>
			{
				GPIO_SetBits(GPIOE,GPIO_Pin_9);
 8005346:	f44f 7100 	mov.w	r1, #512	; 0x200
 800534a:	481a      	ldr	r0, [pc, #104]	; (80053b4 <sensar+0xd8>)
 800534c:	f7fc f9ce 	bl	80016ec <GPIO_SetBits>
 8005350:	e004      	b.n	800535c <sensar+0x80>
			}
			else
			{
				GPIO_ResetBits(GPIOE,GPIO_Pin_9);
 8005352:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005356:	4817      	ldr	r0, [pc, #92]	; (80053b4 <sensar+0xd8>)
 8005358:	f7fc f9d7 	bl	800170a <GPIO_ResetBits>
			}

			if(EnviarDatos==1)
 800535c:	4b1a      	ldr	r3, [pc, #104]	; (80053c8 <sensar+0xec>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d101      	bne.n	8005368 <sensar+0x8c>
			{
				escribirSD();
 8005364:	f000 ff6c 	bl	8006240 <escribirSD>
			}
			contador=0;
 8005368:	4b0e      	ldr	r3, [pc, #56]	; (80053a4 <sensar+0xc8>)
 800536a:	2200      	movs	r2, #0
 800536c:	601a      	str	r2, [r3, #0]
	}
	if(contador%3000==0)
 800536e:	4b0d      	ldr	r3, [pc, #52]	; (80053a4 <sensar+0xc8>)
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	4b16      	ldr	r3, [pc, #88]	; (80053cc <sensar+0xf0>)
 8005374:	fba3 1302 	umull	r1, r3, r3, r2
 8005378:	099b      	lsrs	r3, r3, #6
 800537a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800537e:	fb01 f303 	mul.w	r3, r1, r3
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10a      	bne.n	800539e <sensar+0xc2>
	{
		DHT_GetData(&DHT11_Data);
 8005388:	4811      	ldr	r0, [pc, #68]	; (80053d0 <sensar+0xf4>)
 800538a:	f7fd fa27 	bl	80027dc <DHT_GetData>
		Temperature = DHT11_Data.Temperature;
 800538e:	4b10      	ldr	r3, [pc, #64]	; (80053d0 <sensar+0xf4>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a09      	ldr	r2, [pc, #36]	; (80053b8 <sensar+0xdc>)
 8005394:	6013      	str	r3, [r2, #0]
		Humidity = DHT11_Data.Humidity;
 8005396:	4b0e      	ldr	r3, [pc, #56]	; (80053d0 <sensar+0xf4>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	4a09      	ldr	r2, [pc, #36]	; (80053c0 <sensar+0xe4>)
 800539c:	6013      	str	r3, [r2, #0]
	}

}
 800539e:	bf00      	nop
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	2000079c 	.word	0x2000079c
 80053a8:	000493e0 	.word	0x000493e0
 80053ac:	20000784 	.word	0x20000784
 80053b0:	20000004 	.word	0x20000004
 80053b4:	40021000 	.word	0x40021000
 80053b8:	200007a0 	.word	0x200007a0
 80053bc:	200007a8 	.word	0x200007a8
 80053c0:	200007a4 	.word	0x200007a4
 80053c4:	200007ac 	.word	0x200007ac
 80053c8:	20000798 	.word	0x20000798
 80053cc:	057619f1 	.word	0x057619f1
 80053d0:	20000cdc 	.word	0x20000cdc

080053d4 <InicializarPines>:

void InicializarPines(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Salidas de la placa a la proto //

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80053da:	2101      	movs	r1, #1
 80053dc:	2001      	movs	r0, #1
 80053de:	f7fc fa85 	bl	80018ec <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 ;
 80053e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80053e8:	2301      	movs	r3, #1
 80053ea:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80053ec:	2300      	movs	r3, #0
 80053ee:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80053f0:	2303      	movs	r3, #3
 80053f2:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80053f4:	2302      	movs	r3, #2
 80053f6:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80053f8:	463b      	mov	r3, r7
 80053fa:	4619      	mov	r1, r3
 80053fc:	4812      	ldr	r0, [pc, #72]	; (8005448 <InicializarPines+0x74>)
 80053fe:	f7fc f8b3 	bl	8001568 <GPIO_Init>

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8005402:	2101      	movs	r1, #1
 8005404:	2004      	movs	r0, #4
 8005406:	f7fc fa71 	bl	80018ec <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 800540a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800540e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8005410:	2301      	movs	r3, #1
 8005412:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8005414:	2300      	movs	r3, #0
 8005416:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8005418:	2303      	movs	r3, #3
 800541a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 800541c:	2302      	movs	r3, #2
 800541e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8005420:	463b      	mov	r3, r7
 8005422:	4619      	mov	r1, r3
 8005424:	4809      	ldr	r0, [pc, #36]	; (800544c <InicializarPines+0x78>)
 8005426:	f7fc f89f 	bl	8001568 <GPIO_Init>

	GPIO_SetBits(GPIOC, GPIO_Pin_9);
 800542a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800542e:	4807      	ldr	r0, [pc, #28]	; (800544c <InicializarPines+0x78>)
 8005430:	f7fc f95c 	bl	80016ec <GPIO_SetBits>
	GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8005434:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005438:	4803      	ldr	r0, [pc, #12]	; (8005448 <InicializarPines+0x74>)
 800543a:	f7fc f957 	bl	80016ec <GPIO_SetBits>

}
 800543e:	bf00      	nop
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40020000 	.word	0x40020000
 800544c:	40020800 	.word	0x40020800

08005450 <Delay>:

void Delay(__IO uint32_t time_ms)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  Timing = time_ms;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a06      	ldr	r2, [pc, #24]	; (8005474 <Delay+0x24>)
 800545c:	6013      	str	r3, [r2, #0]

  while(Timing != 0);
 800545e:	bf00      	nop
 8005460:	4b04      	ldr	r3, [pc, #16]	; (8005474 <Delay+0x24>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1fb      	bne.n	8005460 <Delay+0x10>
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	20000a3c 	.word	0x20000a3c

08005478 <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{
 8005478:	b480      	push	{r7}
 800547a:	af00      	add	r7, sp, #0
  if (Timing != 0)
 800547c:	4b06      	ldr	r3, [pc, #24]	; (8005498 <TimingDelay_Decrement+0x20>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d004      	beq.n	800548e <TimingDelay_Decrement+0x16>
  {
    Timing--;
 8005484:	4b04      	ldr	r3, [pc, #16]	; (8005498 <TimingDelay_Decrement+0x20>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3b01      	subs	r3, #1
 800548a:	4a03      	ldr	r2, [pc, #12]	; (8005498 <TimingDelay_Decrement+0x20>)
 800548c:	6013      	str	r3, [r2, #0]
  }
}
 800548e:	bf00      	nop
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr
 8005498:	20000a3c 	.word	0x20000a3c

0800549c <HumedadTierra>:

void HumedadTierra(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
	adc_cuentas=adc_leer_cuentas();
 80054a0:	f7fd fad2 	bl	8002a48 <adc_leer_cuentas>
 80054a4:	4603      	mov	r3, r0
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	4b12      	ldr	r3, [pc, #72]	; (80054f4 <HumedadTierra+0x58>)
 80054aa:	801a      	strh	r2, [r3, #0]
	if(adc_cuentas < 1750)
 80054ac:	4b11      	ldr	r3, [pc, #68]	; (80054f4 <HumedadTierra+0x58>)
 80054ae:	881b      	ldrh	r3, [r3, #0]
 80054b0:	f240 62d5 	movw	r2, #1749	; 0x6d5
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d803      	bhi.n	80054c0 <HumedadTierra+0x24>
	{
		humedadTierra = 100;
 80054b8:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <HumedadTierra+0x5c>)
 80054ba:	2264      	movs	r2, #100	; 0x64
 80054bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		humedadTierra= (adc_cuentas-3100)/(-14);
	}
}
 80054be:	e016      	b.n	80054ee <HumedadTierra+0x52>
	else if(adc_cuentas > 3100)
 80054c0:	4b0c      	ldr	r3, [pc, #48]	; (80054f4 <HumedadTierra+0x58>)
 80054c2:	881b      	ldrh	r3, [r3, #0]
 80054c4:	f640 421c 	movw	r2, #3100	; 0xc1c
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d903      	bls.n	80054d4 <HumedadTierra+0x38>
		humedadTierra = 0;
 80054cc:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <HumedadTierra+0x5c>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	601a      	str	r2, [r3, #0]
}
 80054d2:	e00c      	b.n	80054ee <HumedadTierra+0x52>
		humedadTierra= (adc_cuentas-3100)/(-14);
 80054d4:	4b07      	ldr	r3, [pc, #28]	; (80054f4 <HumedadTierra+0x58>)
 80054d6:	881b      	ldrh	r3, [r3, #0]
 80054d8:	f6a3 431c 	subw	r3, r3, #3100	; 0xc1c
 80054dc:	4a07      	ldr	r2, [pc, #28]	; (80054fc <HumedadTierra+0x60>)
 80054de:	fb82 1203 	smull	r1, r2, r2, r3
 80054e2:	441a      	add	r2, r3
 80054e4:	10d2      	asrs	r2, r2, #3
 80054e6:	17db      	asrs	r3, r3, #31
 80054e8:	1a9b      	subs	r3, r3, r2
 80054ea:	4a03      	ldr	r2, [pc, #12]	; (80054f8 <HumedadTierra+0x5c>)
 80054ec:	6013      	str	r3, [r2, #0]
}
 80054ee:	bf00      	nop
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	20000d1c 	.word	0x20000d1c
 80054f8:	20000784 	.word	0x20000784
 80054fc:	92492493 	.word	0x92492493

08005500 <MenudeOpciones>:
 * En este menu serviria para poder setear las variables de los distintos valores
 * como los horarios de las luces, los rangos de temperatura y humedad que se deseen mantener durante el
 * habitaculo
 */
void MenudeOpciones(void)
{
 8005500:	b590      	push	{r4, r7, lr}
 8005502:	b095      	sub	sp, #84	; 0x54
 8005504:	af00      	add	r7, sp, #0
	UB_LCD_4x20_Clear();
 8005506:	f001 f91d 	bl	8006744 <UB_LCD_4x20_Clear>
	char AlarmaTemperaturaC[20];
	char AlarmaAireC[20];
	char AlarmaTierraC[20];
	char EnviarDatosC[20];

	if(flecha==0 && atras==0)
 800550a:	4ba4      	ldr	r3, [pc, #656]	; (800579c <MenudeOpciones+0x29c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d13c      	bne.n	800558c <MenudeOpciones+0x8c>
 8005512:	4ba3      	ldr	r3, [pc, #652]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d138      	bne.n	800558c <MenudeOpciones+0x8c>
	{
		UB_LCD_4x20_Clear();
 800551a:	f001 f913 	bl	8006744 <UB_LCD_4x20_Clear>
		while(flecha==0 && enter!=1)
 800551e:	e02d      	b.n	800557c <MenudeOpciones+0x7c>
		{
			UB_LCD_4x20_String(0,0,"> Horario");
 8005520:	4aa0      	ldr	r2, [pc, #640]	; (80057a4 <MenudeOpciones+0x2a4>)
 8005522:	2100      	movs	r1, #0
 8005524:	2000      	movs	r0, #0
 8005526:	f001 f918 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Temperatura");
 800552a:	4a9f      	ldr	r2, [pc, #636]	; (80057a8 <MenudeOpciones+0x2a8>)
 800552c:	2101      	movs	r1, #1
 800552e:	2002      	movs	r0, #2
 8005530:	f001 f913 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,2,"Humedad Aire");
 8005534:	4a9d      	ldr	r2, [pc, #628]	; (80057ac <MenudeOpciones+0x2ac>)
 8005536:	2102      	movs	r1, #2
 8005538:	2002      	movs	r0, #2
 800553a:	f001 f90e 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,3,"Humedad Tierra");
 800553e:	4a9c      	ldr	r2, [pc, #624]	; (80057b0 <MenudeOpciones+0x2b0>)
 8005540:	2103      	movs	r1, #3
 8005542:	2002      	movs	r0, #2
 8005544:	f001 f909 	bl	800675a <UB_LCD_4x20_String>

			if(enter==1)
 8005548:	4b9a      	ldr	r3, [pc, #616]	; (80057b4 <MenudeOpciones+0x2b4>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d10f      	bne.n	8005570 <MenudeOpciones+0x70>
			{
				UB_LCD_4x20_Clear();
 8005550:	f001 f8f8 	bl	8006744 <UB_LCD_4x20_Clear>
				while(atras==0)
 8005554:	e006      	b.n	8005564 <MenudeOpciones+0x64>
				{
					UB_LCD_4x20_String(0,0,"Horarios Luces:");
 8005556:	4a98      	ldr	r2, [pc, #608]	; (80057b8 <MenudeOpciones+0x2b8>)
 8005558:	2100      	movs	r1, #0
 800555a:	2000      	movs	r0, #0
 800555c:	f001 f8fd 	bl	800675a <UB_LCD_4x20_String>
					HorariosLuces();
 8005560:	f000 fa7c 	bl	8005a5c <HorariosLuces>
				while(atras==0)
 8005564:	4b8e      	ldr	r3, [pc, #568]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0f4      	beq.n	8005556 <MenudeOpciones+0x56>
				}
				UB_LCD_4x20_Clear();
 800556c:	f001 f8ea 	bl	8006744 <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005570:	4b8b      	ldr	r3, [pc, #556]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]
			enter=0;
 8005576:	4b8f      	ldr	r3, [pc, #572]	; (80057b4 <MenudeOpciones+0x2b4>)
 8005578:	2200      	movs	r2, #0
 800557a:	601a      	str	r2, [r3, #0]
		while(flecha==0 && enter!=1)
 800557c:	4b87      	ldr	r3, [pc, #540]	; (800579c <MenudeOpciones+0x29c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d103      	bne.n	800558c <MenudeOpciones+0x8c>
 8005584:	4b8b      	ldr	r3, [pc, #556]	; (80057b4 <MenudeOpciones+0x2b4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d1c9      	bne.n	8005520 <MenudeOpciones+0x20>
		}
	}
	if(flecha==-1 && atras==0)
 800558c:	4b83      	ldr	r3, [pc, #524]	; (800579c <MenudeOpciones+0x29c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005594:	d177      	bne.n	8005686 <MenudeOpciones+0x186>
 8005596:	4b82      	ldr	r3, [pc, #520]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d173      	bne.n	8005686 <MenudeOpciones+0x186>
	{
		UB_LCD_4x20_Clear();
 800559e:	f001 f8d1 	bl	8006744 <UB_LCD_4x20_Clear>
		while(flecha==-1 && enter!=1)
 80055a2:	e067      	b.n	8005674 <MenudeOpciones+0x174>
		{
			UB_LCD_4x20_String(2,0,"Horario");
 80055a4:	4a85      	ldr	r2, [pc, #532]	; (80057bc <MenudeOpciones+0x2bc>)
 80055a6:	2100      	movs	r1, #0
 80055a8:	2002      	movs	r0, #2
 80055aa:	f001 f8d6 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,1,"> Temperatura");
 80055ae:	4a84      	ldr	r2, [pc, #528]	; (80057c0 <MenudeOpciones+0x2c0>)
 80055b0:	2101      	movs	r1, #1
 80055b2:	2000      	movs	r0, #0
 80055b4:	f001 f8d1 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,2,"Humedad Aire");
 80055b8:	4a7c      	ldr	r2, [pc, #496]	; (80057ac <MenudeOpciones+0x2ac>)
 80055ba:	2102      	movs	r1, #2
 80055bc:	2002      	movs	r0, #2
 80055be:	f001 f8cc 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,3,"Humedad Tierra");
 80055c2:	4a7b      	ldr	r2, [pc, #492]	; (80057b0 <MenudeOpciones+0x2b0>)
 80055c4:	2103      	movs	r1, #3
 80055c6:	2002      	movs	r0, #2
 80055c8:	f001 f8c7 	bl	800675a <UB_LCD_4x20_String>

			if(enter==1)
 80055cc:	4b79      	ldr	r3, [pc, #484]	; (80057b4 <MenudeOpciones+0x2b4>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d149      	bne.n	8005668 <MenudeOpciones+0x168>
			{
				enter=0;
 80055d4:	4b77      	ldr	r3, [pc, #476]	; (80057b4 <MenudeOpciones+0x2b4>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	601a      	str	r2, [r3, #0]
				flecha=0;
 80055da:	4b70      	ldr	r3, [pc, #448]	; (800579c <MenudeOpciones+0x29c>)
 80055dc:	2200      	movs	r2, #0
 80055de:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 80055e0:	f001 f8b0 	bl	8006744 <UB_LCD_4x20_Clear>
				while(atras==0)
 80055e4:	e036      	b.n	8005654 <MenudeOpciones+0x154>
				{
					UB_LCD_4x20_String(0,0,"Rango Temperatura:");
 80055e6:	4a77      	ldr	r2, [pc, #476]	; (80057c4 <MenudeOpciones+0x2c4>)
 80055e8:	2100      	movs	r1, #0
 80055ea:	2000      	movs	r0, #0
 80055ec:	f001 f8b5 	bl	800675a <UB_LCD_4x20_String>
					while(enter!=1)
 80055f0:	e02c      	b.n	800564c <MenudeOpciones+0x14c>
					{
						AlarmaTemperatura=flecha;
 80055f2:	4b6a      	ldr	r3, [pc, #424]	; (800579c <MenudeOpciones+0x29c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	ee07 3a90 	vmov	s15, r3
 80055fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055fe:	4b72      	ldr	r3, [pc, #456]	; (80057c8 <MenudeOpciones+0x2c8>)
 8005600:	edc3 7a00 	vstr	s15, [r3]
						sprintf(AlarmaTemperaturaC,"Temp= %3.0f C",AlarmaTemperatura);
 8005604:	4b70      	ldr	r3, [pc, #448]	; (80057c8 <MenudeOpciones+0x2c8>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4618      	mov	r0, r3
 800560a:	f7fa ff9d 	bl	8000548 <__aeabi_f2d>
 800560e:	4603      	mov	r3, r0
 8005610:	460c      	mov	r4, r1
 8005612:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8005616:	461a      	mov	r2, r3
 8005618:	4623      	mov	r3, r4
 800561a:	496c      	ldr	r1, [pc, #432]	; (80057cc <MenudeOpciones+0x2cc>)
 800561c:	f002 fec8 	bl	80083b0 <sprintf>
						UB_LCD_4x20_String(0,2,AlarmaTemperaturaC);
 8005620:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005624:	461a      	mov	r2, r3
 8005626:	2102      	movs	r1, #2
 8005628:	2000      	movs	r0, #0
 800562a:	f001 f896 	bl	800675a <UB_LCD_4x20_String>
						if(flecha>=101)
 800562e:	4b5b      	ldr	r3, [pc, #364]	; (800579c <MenudeOpciones+0x29c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2b64      	cmp	r3, #100	; 0x64
 8005634:	dd03      	ble.n	800563e <MenudeOpciones+0x13e>
						{
							flecha=0;
 8005636:	4b59      	ldr	r3, [pc, #356]	; (800579c <MenudeOpciones+0x29c>)
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]
 800563c:	e006      	b.n	800564c <MenudeOpciones+0x14c>
						}
						else if(flecha<=-1)
 800563e:	4b57      	ldr	r3, [pc, #348]	; (800579c <MenudeOpciones+0x29c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	da02      	bge.n	800564c <MenudeOpciones+0x14c>
						{
							flecha=100;
 8005646:	4b55      	ldr	r3, [pc, #340]	; (800579c <MenudeOpciones+0x29c>)
 8005648:	2264      	movs	r2, #100	; 0x64
 800564a:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 800564c:	4b59      	ldr	r3, [pc, #356]	; (80057b4 <MenudeOpciones+0x2b4>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d1ce      	bne.n	80055f2 <MenudeOpciones+0xf2>
				while(atras==0)
 8005654:	4b52      	ldr	r3, [pc, #328]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d0c4      	beq.n	80055e6 <MenudeOpciones+0xe6>
						}
					}
				}
				flecha=-1;
 800565c:	4b4f      	ldr	r3, [pc, #316]	; (800579c <MenudeOpciones+0x29c>)
 800565e:	f04f 32ff 	mov.w	r2, #4294967295
 8005662:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005664:	f001 f86e 	bl	8006744 <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005668:	4b4d      	ldr	r3, [pc, #308]	; (80057a0 <MenudeOpciones+0x2a0>)
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]
			enter=0;
 800566e:	4b51      	ldr	r3, [pc, #324]	; (80057b4 <MenudeOpciones+0x2b4>)
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
		while(flecha==-1 && enter!=1)
 8005674:	4b49      	ldr	r3, [pc, #292]	; (800579c <MenudeOpciones+0x29c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567c:	d103      	bne.n	8005686 <MenudeOpciones+0x186>
 800567e:	4b4d      	ldr	r3, [pc, #308]	; (80057b4 <MenudeOpciones+0x2b4>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2b01      	cmp	r3, #1
 8005684:	d18e      	bne.n	80055a4 <MenudeOpciones+0xa4>
		}
	}
	if(flecha==-2 && atras==0)
 8005686:	4b45      	ldr	r3, [pc, #276]	; (800579c <MenudeOpciones+0x29c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f113 0f02 	cmn.w	r3, #2
 800568e:	d177      	bne.n	8005780 <MenudeOpciones+0x280>
 8005690:	4b43      	ldr	r3, [pc, #268]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d173      	bne.n	8005780 <MenudeOpciones+0x280>
	{
		UB_LCD_4x20_Clear();
 8005698:	f001 f854 	bl	8006744 <UB_LCD_4x20_Clear>
		while(flecha==-2 && enter!=1)
 800569c:	e067      	b.n	800576e <MenudeOpciones+0x26e>
		{
			UB_LCD_4x20_String(2,0,"Horario");
 800569e:	4a47      	ldr	r2, [pc, #284]	; (80057bc <MenudeOpciones+0x2bc>)
 80056a0:	2100      	movs	r1, #0
 80056a2:	2002      	movs	r0, #2
 80056a4:	f001 f859 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Temperatura");
 80056a8:	4a3f      	ldr	r2, [pc, #252]	; (80057a8 <MenudeOpciones+0x2a8>)
 80056aa:	2101      	movs	r1, #1
 80056ac:	2002      	movs	r0, #2
 80056ae:	f001 f854 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,2,"> Humedad Aire");
 80056b2:	4a47      	ldr	r2, [pc, #284]	; (80057d0 <MenudeOpciones+0x2d0>)
 80056b4:	2102      	movs	r1, #2
 80056b6:	2000      	movs	r0, #0
 80056b8:	f001 f84f 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,3,"Humedad Tierra");
 80056bc:	4a3c      	ldr	r2, [pc, #240]	; (80057b0 <MenudeOpciones+0x2b0>)
 80056be:	2103      	movs	r1, #3
 80056c0:	2002      	movs	r0, #2
 80056c2:	f001 f84a 	bl	800675a <UB_LCD_4x20_String>

			if(enter==1)
 80056c6:	4b3b      	ldr	r3, [pc, #236]	; (80057b4 <MenudeOpciones+0x2b4>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d149      	bne.n	8005762 <MenudeOpciones+0x262>
			{
				UB_LCD_4x20_Clear();
 80056ce:	f001 f839 	bl	8006744 <UB_LCD_4x20_Clear>
				enter=0;
 80056d2:	4b38      	ldr	r3, [pc, #224]	; (80057b4 <MenudeOpciones+0x2b4>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	601a      	str	r2, [r3, #0]
				flecha=0;
 80056d8:	4b30      	ldr	r3, [pc, #192]	; (800579c <MenudeOpciones+0x29c>)
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]
				while(atras==0)
 80056de:	e036      	b.n	800574e <MenudeOpciones+0x24e>
				{
					UB_LCD_4x20_String(0,0,"%Humedad Aire:");
 80056e0:	4a3c      	ldr	r2, [pc, #240]	; (80057d4 <MenudeOpciones+0x2d4>)
 80056e2:	2100      	movs	r1, #0
 80056e4:	2000      	movs	r0, #0
 80056e6:	f001 f838 	bl	800675a <UB_LCD_4x20_String>
					while(enter!=1)
 80056ea:	e02c      	b.n	8005746 <MenudeOpciones+0x246>
					{
						AlarmaAire=flecha;
 80056ec:	4b2b      	ldr	r3, [pc, #172]	; (800579c <MenudeOpciones+0x29c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	ee07 3a90 	vmov	s15, r3
 80056f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056f8:	4b37      	ldr	r3, [pc, #220]	; (80057d8 <MenudeOpciones+0x2d8>)
 80056fa:	edc3 7a00 	vstr	s15, [r3]
						sprintf(AlarmaAireC,"HumA= %3.0f %%g/m3",AlarmaAire);
 80056fe:	4b36      	ldr	r3, [pc, #216]	; (80057d8 <MenudeOpciones+0x2d8>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4618      	mov	r0, r3
 8005704:	f7fa ff20 	bl	8000548 <__aeabi_f2d>
 8005708:	4603      	mov	r3, r0
 800570a:	460c      	mov	r4, r1
 800570c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8005710:	461a      	mov	r2, r3
 8005712:	4623      	mov	r3, r4
 8005714:	4931      	ldr	r1, [pc, #196]	; (80057dc <MenudeOpciones+0x2dc>)
 8005716:	f002 fe4b 	bl	80083b0 <sprintf>
						UB_LCD_4x20_String(0,2,AlarmaAireC);
 800571a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800571e:	461a      	mov	r2, r3
 8005720:	2102      	movs	r1, #2
 8005722:	2000      	movs	r0, #0
 8005724:	f001 f819 	bl	800675a <UB_LCD_4x20_String>
						if(flecha>=101)
 8005728:	4b1c      	ldr	r3, [pc, #112]	; (800579c <MenudeOpciones+0x29c>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b64      	cmp	r3, #100	; 0x64
 800572e:	dd03      	ble.n	8005738 <MenudeOpciones+0x238>
						{
							flecha=0;
 8005730:	4b1a      	ldr	r3, [pc, #104]	; (800579c <MenudeOpciones+0x29c>)
 8005732:	2200      	movs	r2, #0
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	e006      	b.n	8005746 <MenudeOpciones+0x246>
						}
						else if(flecha<=-1)
 8005738:	4b18      	ldr	r3, [pc, #96]	; (800579c <MenudeOpciones+0x29c>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	da02      	bge.n	8005746 <MenudeOpciones+0x246>
						{
							flecha=100;
 8005740:	4b16      	ldr	r3, [pc, #88]	; (800579c <MenudeOpciones+0x29c>)
 8005742:	2264      	movs	r2, #100	; 0x64
 8005744:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005746:	4b1b      	ldr	r3, [pc, #108]	; (80057b4 <MenudeOpciones+0x2b4>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d1ce      	bne.n	80056ec <MenudeOpciones+0x1ec>
				while(atras==0)
 800574e:	4b14      	ldr	r3, [pc, #80]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d0c4      	beq.n	80056e0 <MenudeOpciones+0x1e0>
						}
					}
				}
				flecha=-2;
 8005756:	4b11      	ldr	r3, [pc, #68]	; (800579c <MenudeOpciones+0x29c>)
 8005758:	f06f 0201 	mvn.w	r2, #1
 800575c:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 800575e:	f000 fff1 	bl	8006744 <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005762:	4b0f      	ldr	r3, [pc, #60]	; (80057a0 <MenudeOpciones+0x2a0>)
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]
			enter=0;
 8005768:	4b12      	ldr	r3, [pc, #72]	; (80057b4 <MenudeOpciones+0x2b4>)
 800576a:	2200      	movs	r2, #0
 800576c:	601a      	str	r2, [r3, #0]
		while(flecha==-2 && enter!=1)
 800576e:	4b0b      	ldr	r3, [pc, #44]	; (800579c <MenudeOpciones+0x29c>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f113 0f02 	cmn.w	r3, #2
 8005776:	d103      	bne.n	8005780 <MenudeOpciones+0x280>
 8005778:	4b0e      	ldr	r3, [pc, #56]	; (80057b4 <MenudeOpciones+0x2b4>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d18e      	bne.n	800569e <MenudeOpciones+0x19e>
		}
	}
	if(flecha==-3 && atras==0)
 8005780:	4b06      	ldr	r3, [pc, #24]	; (800579c <MenudeOpciones+0x29c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f113 0f03 	cmn.w	r3, #3
 8005788:	f040 8090 	bne.w	80058ac <MenudeOpciones+0x3ac>
 800578c:	4b04      	ldr	r3, [pc, #16]	; (80057a0 <MenudeOpciones+0x2a0>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	f040 808b 	bne.w	80058ac <MenudeOpciones+0x3ac>
	{
		UB_LCD_4x20_Clear();
 8005796:	f000 ffd5 	bl	8006744 <UB_LCD_4x20_Clear>
		while(flecha==-3 && enter!=1)
 800579a:	e07e      	b.n	800589a <MenudeOpciones+0x39a>
 800579c:	20000778 	.word	0x20000778
 80057a0:	20000780 	.word	0x20000780
 80057a4:	0800b278 	.word	0x0800b278
 80057a8:	0800b284 	.word	0x0800b284
 80057ac:	0800b290 	.word	0x0800b290
 80057b0:	0800b2a0 	.word	0x0800b2a0
 80057b4:	2000077c 	.word	0x2000077c
 80057b8:	0800b2b0 	.word	0x0800b2b0
 80057bc:	0800b2c0 	.word	0x0800b2c0
 80057c0:	0800b2c8 	.word	0x0800b2c8
 80057c4:	0800b2d8 	.word	0x0800b2d8
 80057c8:	200007a8 	.word	0x200007a8
 80057cc:	0800b2ec 	.word	0x0800b2ec
 80057d0:	0800b2fc 	.word	0x0800b2fc
 80057d4:	0800b30c 	.word	0x0800b30c
 80057d8:	200007ac 	.word	0x200007ac
 80057dc:	0800b31c 	.word	0x0800b31c
		{
			UB_LCD_4x20_String(2,0,"Horario");
 80057e0:	4a8c      	ldr	r2, [pc, #560]	; (8005a14 <MenudeOpciones+0x514>)
 80057e2:	2100      	movs	r1, #0
 80057e4:	2002      	movs	r0, #2
 80057e6:	f000 ffb8 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Temperatura");
 80057ea:	4a8b      	ldr	r2, [pc, #556]	; (8005a18 <MenudeOpciones+0x518>)
 80057ec:	2101      	movs	r1, #1
 80057ee:	2002      	movs	r0, #2
 80057f0:	f000 ffb3 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,2,"Humedad Aire");
 80057f4:	4a89      	ldr	r2, [pc, #548]	; (8005a1c <MenudeOpciones+0x51c>)
 80057f6:	2102      	movs	r1, #2
 80057f8:	2002      	movs	r0, #2
 80057fa:	f000 ffae 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,3,"> Humedad Tierra");
 80057fe:	4a88      	ldr	r2, [pc, #544]	; (8005a20 <MenudeOpciones+0x520>)
 8005800:	2103      	movs	r1, #3
 8005802:	2000      	movs	r0, #0
 8005804:	f000 ffa9 	bl	800675a <UB_LCD_4x20_String>

			if(enter==1)
 8005808:	4b86      	ldr	r3, [pc, #536]	; (8005a24 <MenudeOpciones+0x524>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d13e      	bne.n	800588e <MenudeOpciones+0x38e>
			{
				UB_LCD_4x20_Clear();
 8005810:	f000 ff98 	bl	8006744 <UB_LCD_4x20_Clear>
				enter=0;
 8005814:	4b83      	ldr	r3, [pc, #524]	; (8005a24 <MenudeOpciones+0x524>)
 8005816:	2200      	movs	r2, #0
 8005818:	601a      	str	r2, [r3, #0]
				flecha=0;
 800581a:	4b83      	ldr	r3, [pc, #524]	; (8005a28 <MenudeOpciones+0x528>)
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
				while(atras==0)
 8005820:	e02b      	b.n	800587a <MenudeOpciones+0x37a>
				{
					UB_LCD_4x20_String(0,0,"%Humedad Tierra:");
 8005822:	4a82      	ldr	r2, [pc, #520]	; (8005a2c <MenudeOpciones+0x52c>)
 8005824:	2100      	movs	r1, #0
 8005826:	2000      	movs	r0, #0
 8005828:	f000 ff97 	bl	800675a <UB_LCD_4x20_String>
					while(enter!=1)
 800582c:	e021      	b.n	8005872 <MenudeOpciones+0x372>
					{
						AlarmaTierra=flecha;
 800582e:	4b7e      	ldr	r3, [pc, #504]	; (8005a28 <MenudeOpciones+0x528>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a7f      	ldr	r2, [pc, #508]	; (8005a30 <MenudeOpciones+0x530>)
 8005834:	6013      	str	r3, [r2, #0]
						sprintf(AlarmaTierraC,"HumT= %3d %%",AlarmaTierra);
 8005836:	4b7e      	ldr	r3, [pc, #504]	; (8005a30 <MenudeOpciones+0x530>)
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	f107 0314 	add.w	r3, r7, #20
 800583e:	497d      	ldr	r1, [pc, #500]	; (8005a34 <MenudeOpciones+0x534>)
 8005840:	4618      	mov	r0, r3
 8005842:	f002 fdb5 	bl	80083b0 <sprintf>
						UB_LCD_4x20_String(0,2,AlarmaTierraC);
 8005846:	f107 0314 	add.w	r3, r7, #20
 800584a:	461a      	mov	r2, r3
 800584c:	2102      	movs	r1, #2
 800584e:	2000      	movs	r0, #0
 8005850:	f000 ff83 	bl	800675a <UB_LCD_4x20_String>
						if(flecha>=101)
 8005854:	4b74      	ldr	r3, [pc, #464]	; (8005a28 <MenudeOpciones+0x528>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b64      	cmp	r3, #100	; 0x64
 800585a:	dd03      	ble.n	8005864 <MenudeOpciones+0x364>
						{
							flecha=0;
 800585c:	4b72      	ldr	r3, [pc, #456]	; (8005a28 <MenudeOpciones+0x528>)
 800585e:	2200      	movs	r2, #0
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	e006      	b.n	8005872 <MenudeOpciones+0x372>
						}
						else if(flecha<=-1)
 8005864:	4b70      	ldr	r3, [pc, #448]	; (8005a28 <MenudeOpciones+0x528>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	da02      	bge.n	8005872 <MenudeOpciones+0x372>
						{
							flecha=100;
 800586c:	4b6e      	ldr	r3, [pc, #440]	; (8005a28 <MenudeOpciones+0x528>)
 800586e:	2264      	movs	r2, #100	; 0x64
 8005870:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005872:	4b6c      	ldr	r3, [pc, #432]	; (8005a24 <MenudeOpciones+0x524>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d1d9      	bne.n	800582e <MenudeOpciones+0x32e>
				while(atras==0)
 800587a:	4b6f      	ldr	r3, [pc, #444]	; (8005a38 <MenudeOpciones+0x538>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d0cf      	beq.n	8005822 <MenudeOpciones+0x322>
						}
					}
				}
				flecha=-3;
 8005882:	4b69      	ldr	r3, [pc, #420]	; (8005a28 <MenudeOpciones+0x528>)
 8005884:	f06f 0202 	mvn.w	r2, #2
 8005888:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 800588a:	f000 ff5b 	bl	8006744 <UB_LCD_4x20_Clear>
			}
			atras=0;
 800588e:	4b6a      	ldr	r3, [pc, #424]	; (8005a38 <MenudeOpciones+0x538>)
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
			enter=0;
 8005894:	4b63      	ldr	r3, [pc, #396]	; (8005a24 <MenudeOpciones+0x524>)
 8005896:	2200      	movs	r2, #0
 8005898:	601a      	str	r2, [r3, #0]
		while(flecha==-3 && enter!=1)
 800589a:	4b63      	ldr	r3, [pc, #396]	; (8005a28 <MenudeOpciones+0x528>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f113 0f03 	cmn.w	r3, #3
 80058a2:	d103      	bne.n	80058ac <MenudeOpciones+0x3ac>
 80058a4:	4b5f      	ldr	r3, [pc, #380]	; (8005a24 <MenudeOpciones+0x524>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d199      	bne.n	80057e0 <MenudeOpciones+0x2e0>
		}
	}

	if(flecha==-4 && atras==0)
 80058ac:	4b5e      	ldr	r3, [pc, #376]	; (8005a28 <MenudeOpciones+0x528>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f113 0f04 	cmn.w	r3, #4
 80058b4:	d165      	bne.n	8005982 <MenudeOpciones+0x482>
 80058b6:	4b60      	ldr	r3, [pc, #384]	; (8005a38 <MenudeOpciones+0x538>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d161      	bne.n	8005982 <MenudeOpciones+0x482>
	{
		UB_LCD_4x20_Clear();
 80058be:	f000 ff41 	bl	8006744 <UB_LCD_4x20_Clear>
		while(flecha==-4 && enter!=1)
 80058c2:	e055      	b.n	8005970 <MenudeOpciones+0x470>
		{
			UB_LCD_4x20_String(0,0,"> SD");
 80058c4:	4a5d      	ldr	r2, [pc, #372]	; (8005a3c <MenudeOpciones+0x53c>)
 80058c6:	2100      	movs	r1, #0
 80058c8:	2000      	movs	r0, #0
 80058ca:	f000 ff46 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Estado actual");
 80058ce:	4a5c      	ldr	r2, [pc, #368]	; (8005a40 <MenudeOpciones+0x540>)
 80058d0:	2101      	movs	r1, #1
 80058d2:	2002      	movs	r0, #2
 80058d4:	f000 ff41 	bl	800675a <UB_LCD_4x20_String>

			if(enter==1)
 80058d8:	4b52      	ldr	r3, [pc, #328]	; (8005a24 <MenudeOpciones+0x524>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d141      	bne.n	8005964 <MenudeOpciones+0x464>
			{
				UB_LCD_4x20_Clear();
 80058e0:	f000 ff30 	bl	8006744 <UB_LCD_4x20_Clear>
				enter=0;
 80058e4:	4b4f      	ldr	r3, [pc, #316]	; (8005a24 <MenudeOpciones+0x524>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	601a      	str	r2, [r3, #0]
				flecha=0;
 80058ea:	4b4f      	ldr	r3, [pc, #316]	; (8005a28 <MenudeOpciones+0x528>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	601a      	str	r2, [r3, #0]
				while(atras==0)
 80058f0:	e02e      	b.n	8005950 <MenudeOpciones+0x450>
				{
					UB_LCD_4x20_String(0,0,"Enviar Datos a SD?");
 80058f2:	4a54      	ldr	r2, [pc, #336]	; (8005a44 <MenudeOpciones+0x544>)
 80058f4:	2100      	movs	r1, #0
 80058f6:	2000      	movs	r0, #0
 80058f8:	f000 ff2f 	bl	800675a <UB_LCD_4x20_String>
					while(enter!=1)
 80058fc:	e024      	b.n	8005948 <MenudeOpciones+0x448>
					{
						EnviarDatos=flecha;
 80058fe:	4b4a      	ldr	r3, [pc, #296]	; (8005a28 <MenudeOpciones+0x528>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a51      	ldr	r2, [pc, #324]	; (8005a48 <MenudeOpciones+0x548>)
 8005904:	6013      	str	r3, [r2, #0]
						sprintf(EnviarDatosC,"Decision= %d",EnviarDatos);
 8005906:	4b50      	ldr	r3, [pc, #320]	; (8005a48 <MenudeOpciones+0x548>)
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	463b      	mov	r3, r7
 800590c:	494f      	ldr	r1, [pc, #316]	; (8005a4c <MenudeOpciones+0x54c>)
 800590e:	4618      	mov	r0, r3
 8005910:	f002 fd4e 	bl	80083b0 <sprintf>
						UB_LCD_4x20_String(0,1,"1:SI 0:NO");
 8005914:	4a4e      	ldr	r2, [pc, #312]	; (8005a50 <MenudeOpciones+0x550>)
 8005916:	2101      	movs	r1, #1
 8005918:	2000      	movs	r0, #0
 800591a:	f000 ff1e 	bl	800675a <UB_LCD_4x20_String>
						UB_LCD_4x20_String(0,2,EnviarDatosC);
 800591e:	463b      	mov	r3, r7
 8005920:	461a      	mov	r2, r3
 8005922:	2102      	movs	r1, #2
 8005924:	2000      	movs	r0, #0
 8005926:	f000 ff18 	bl	800675a <UB_LCD_4x20_String>
						if(flecha>=2)
 800592a:	4b3f      	ldr	r3, [pc, #252]	; (8005a28 <MenudeOpciones+0x528>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b01      	cmp	r3, #1
 8005930:	dd03      	ble.n	800593a <MenudeOpciones+0x43a>
						{
							flecha=0;
 8005932:	4b3d      	ldr	r3, [pc, #244]	; (8005a28 <MenudeOpciones+0x528>)
 8005934:	2200      	movs	r2, #0
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	e006      	b.n	8005948 <MenudeOpciones+0x448>
						}
						else if(flecha<=-1)
 800593a:	4b3b      	ldr	r3, [pc, #236]	; (8005a28 <MenudeOpciones+0x528>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	da02      	bge.n	8005948 <MenudeOpciones+0x448>
						{
							flecha=1;
 8005942:	4b39      	ldr	r3, [pc, #228]	; (8005a28 <MenudeOpciones+0x528>)
 8005944:	2201      	movs	r2, #1
 8005946:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005948:	4b36      	ldr	r3, [pc, #216]	; (8005a24 <MenudeOpciones+0x524>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2b01      	cmp	r3, #1
 800594e:	d1d6      	bne.n	80058fe <MenudeOpciones+0x3fe>
				while(atras==0)
 8005950:	4b39      	ldr	r3, [pc, #228]	; (8005a38 <MenudeOpciones+0x538>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d0cc      	beq.n	80058f2 <MenudeOpciones+0x3f2>
						}
					}
				}
				flecha=-4;
 8005958:	4b33      	ldr	r3, [pc, #204]	; (8005a28 <MenudeOpciones+0x528>)
 800595a:	f06f 0203 	mvn.w	r2, #3
 800595e:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005960:	f000 fef0 	bl	8006744 <UB_LCD_4x20_Clear>
			}
			atras=0;
 8005964:	4b34      	ldr	r3, [pc, #208]	; (8005a38 <MenudeOpciones+0x538>)
 8005966:	2200      	movs	r2, #0
 8005968:	601a      	str	r2, [r3, #0]
			enter=0;
 800596a:	4b2e      	ldr	r3, [pc, #184]	; (8005a24 <MenudeOpciones+0x524>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]
		while(flecha==-4 && enter!=1)
 8005970:	4b2d      	ldr	r3, [pc, #180]	; (8005a28 <MenudeOpciones+0x528>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f113 0f04 	cmn.w	r3, #4
 8005978:	d103      	bne.n	8005982 <MenudeOpciones+0x482>
 800597a:	4b2a      	ldr	r3, [pc, #168]	; (8005a24 <MenudeOpciones+0x524>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b01      	cmp	r3, #1
 8005980:	d1a0      	bne.n	80058c4 <MenudeOpciones+0x3c4>
		}
	}
	if(flecha==-5 && atras==0)
 8005982:	4b29      	ldr	r3, [pc, #164]	; (8005a28 <MenudeOpciones+0x528>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f113 0f05 	cmn.w	r3, #5
 800598a:	d12e      	bne.n	80059ea <MenudeOpciones+0x4ea>
 800598c:	4b2a      	ldr	r3, [pc, #168]	; (8005a38 <MenudeOpciones+0x538>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d12a      	bne.n	80059ea <MenudeOpciones+0x4ea>
	{
		UB_LCD_4x20_Clear();
 8005994:	f000 fed6 	bl	8006744 <UB_LCD_4x20_Clear>
		while(flecha==-5 && enter!=1)
 8005998:	e01e      	b.n	80059d8 <MenudeOpciones+0x4d8>
		{
			UB_LCD_4x20_String(2,0,"SD");
 800599a:	4a2e      	ldr	r2, [pc, #184]	; (8005a54 <MenudeOpciones+0x554>)
 800599c:	2100      	movs	r1, #0
 800599e:	2002      	movs	r0, #2
 80059a0:	f000 fedb 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,1,"> Estado actual");
 80059a4:	4a2c      	ldr	r2, [pc, #176]	; (8005a58 <MenudeOpciones+0x558>)
 80059a6:	2101      	movs	r1, #1
 80059a8:	2000      	movs	r0, #0
 80059aa:	f000 fed6 	bl	800675a <UB_LCD_4x20_String>

			if(enter==1)
 80059ae:	4b1d      	ldr	r3, [pc, #116]	; (8005a24 <MenudeOpciones+0x524>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d10a      	bne.n	80059cc <MenudeOpciones+0x4cc>
			{
				UB_LCD_4x20_Clear();
 80059b6:	f000 fec5 	bl	8006744 <UB_LCD_4x20_Clear>
				while(atras==0)
 80059ba:	e001      	b.n	80059c0 <MenudeOpciones+0x4c0>
				{
					PantallaStanBy();
 80059bc:	f7ff fbb8 	bl	8005130 <PantallaStanBy>
				while(atras==0)
 80059c0:	4b1d      	ldr	r3, [pc, #116]	; (8005a38 <MenudeOpciones+0x538>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0f9      	beq.n	80059bc <MenudeOpciones+0x4bc>
				}
				UB_LCD_4x20_Clear();
 80059c8:	f000 febc 	bl	8006744 <UB_LCD_4x20_Clear>
			}

			atras=0;
 80059cc:	4b1a      	ldr	r3, [pc, #104]	; (8005a38 <MenudeOpciones+0x538>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]
			enter=0;
 80059d2:	4b14      	ldr	r3, [pc, #80]	; (8005a24 <MenudeOpciones+0x524>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	601a      	str	r2, [r3, #0]
		while(flecha==-5 && enter!=1)
 80059d8:	4b13      	ldr	r3, [pc, #76]	; (8005a28 <MenudeOpciones+0x528>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f113 0f05 	cmn.w	r3, #5
 80059e0:	d103      	bne.n	80059ea <MenudeOpciones+0x4ea>
 80059e2:	4b10      	ldr	r3, [pc, #64]	; (8005a24 <MenudeOpciones+0x524>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d1d7      	bne.n	800599a <MenudeOpciones+0x49a>
		}
	}

	if(flecha<-5)
 80059ea:	4b0f      	ldr	r3, [pc, #60]	; (8005a28 <MenudeOpciones+0x528>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f113 0f05 	cmn.w	r3, #5
 80059f2:	da02      	bge.n	80059fa <MenudeOpciones+0x4fa>
	{
		flecha=0;
 80059f4:	4b0c      	ldr	r3, [pc, #48]	; (8005a28 <MenudeOpciones+0x528>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	601a      	str	r2, [r3, #0]
	}
	if(flecha>0)
 80059fa:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <MenudeOpciones+0x528>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	dd03      	ble.n	8005a0a <MenudeOpciones+0x50a>
	{
		flecha=-5;
 8005a02:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <MenudeOpciones+0x528>)
 8005a04:	f06f 0204 	mvn.w	r2, #4
 8005a08:	601a      	str	r2, [r3, #0]
	}
}
 8005a0a:	bf00      	nop
 8005a0c:	3754      	adds	r7, #84	; 0x54
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd90      	pop	{r4, r7, pc}
 8005a12:	bf00      	nop
 8005a14:	0800b2c0 	.word	0x0800b2c0
 8005a18:	0800b284 	.word	0x0800b284
 8005a1c:	0800b290 	.word	0x0800b290
 8005a20:	0800b330 	.word	0x0800b330
 8005a24:	2000077c 	.word	0x2000077c
 8005a28:	20000778 	.word	0x20000778
 8005a2c:	0800b344 	.word	0x0800b344
 8005a30:	20000004 	.word	0x20000004
 8005a34:	0800b358 	.word	0x0800b358
 8005a38:	20000780 	.word	0x20000780
 8005a3c:	0800b368 	.word	0x0800b368
 8005a40:	0800b370 	.word	0x0800b370
 8005a44:	0800b380 	.word	0x0800b380
 8005a48:	20000798 	.word	0x20000798
 8005a4c:	0800b394 	.word	0x0800b394
 8005a50:	0800b3a4 	.word	0x0800b3a4
 8005a54:	0800b3b0 	.word	0x0800b3b0
 8005a58:	0800b3b4 	.word	0x0800b3b4

08005a5c <HorariosLuces>:

void HorariosLuces(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b08a      	sub	sp, #40	; 0x28
 8005a60:	af00      	add	r7, sp, #0
	flecha=0;
 8005a62:	4b7e      	ldr	r3, [pc, #504]	; (8005c5c <HorariosLuces+0x200>)
 8005a64:	2200      	movs	r2, #0
 8005a66:	601a      	str	r2, [r3, #0]
	enter=0;
 8005a68:	4b7d      	ldr	r3, [pc, #500]	; (8005c60 <HorariosLuces+0x204>)
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	601a      	str	r2, [r3, #0]
	char HoraInicio[20];
	char HoraFinal[20];

	while(enter!=1)
 8005a6e:	e030      	b.n	8005ad2 <HorariosLuces+0x76>
	{
		HoraAlarmaInicio=flecha;
 8005a70:	4b7a      	ldr	r3, [pc, #488]	; (8005c5c <HorariosLuces+0x200>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a7b      	ldr	r2, [pc, #492]	; (8005c64 <HorariosLuces+0x208>)
 8005a76:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8005a78:	4b7a      	ldr	r3, [pc, #488]	; (8005c64 <HorariosLuces+0x208>)
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	4b7a      	ldr	r3, [pc, #488]	; (8005c68 <HorariosLuces+0x20c>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f107 0014 	add.w	r0, r7, #20
 8005a84:	4979      	ldr	r1, [pc, #484]	; (8005c6c <HorariosLuces+0x210>)
 8005a86:	f002 fc93 	bl	80083b0 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8005a8a:	4b79      	ldr	r3, [pc, #484]	; (8005c70 <HorariosLuces+0x214>)
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	4b79      	ldr	r3, [pc, #484]	; (8005c74 <HorariosLuces+0x218>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4638      	mov	r0, r7
 8005a94:	4978      	ldr	r1, [pc, #480]	; (8005c78 <HorariosLuces+0x21c>)
 8005a96:	f002 fc8b 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8005a9a:	f107 0314 	add.w	r3, r7, #20
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	f000 fe59 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8005aa8:	463b      	mov	r3, r7
 8005aaa:	461a      	mov	r2, r3
 8005aac:	2102      	movs	r1, #2
 8005aae:	2000      	movs	r0, #0
 8005ab0:	f000 fe53 	bl	800675a <UB_LCD_4x20_String>

		if(flecha>24)
 8005ab4:	4b69      	ldr	r3, [pc, #420]	; (8005c5c <HorariosLuces+0x200>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b18      	cmp	r3, #24
 8005aba:	dd03      	ble.n	8005ac4 <HorariosLuces+0x68>
		{
			flecha=0;
 8005abc:	4b67      	ldr	r3, [pc, #412]	; (8005c5c <HorariosLuces+0x200>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	e006      	b.n	8005ad2 <HorariosLuces+0x76>
		}
		else if(flecha<0)
 8005ac4:	4b65      	ldr	r3, [pc, #404]	; (8005c5c <HorariosLuces+0x200>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	da02      	bge.n	8005ad2 <HorariosLuces+0x76>
		{
			flecha=23;
 8005acc:	4b63      	ldr	r3, [pc, #396]	; (8005c5c <HorariosLuces+0x200>)
 8005ace:	2217      	movs	r2, #23
 8005ad0:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8005ad2:	4b63      	ldr	r3, [pc, #396]	; (8005c60 <HorariosLuces+0x204>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d1ca      	bne.n	8005a70 <HorariosLuces+0x14>
		}
	}

	enter=0;
 8005ada:	4b61      	ldr	r3, [pc, #388]	; (8005c60 <HorariosLuces+0x204>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	601a      	str	r2, [r3, #0]
	flecha=0;
 8005ae0:	4b5e      	ldr	r3, [pc, #376]	; (8005c5c <HorariosLuces+0x200>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8005ae6:	e030      	b.n	8005b4a <HorariosLuces+0xee>
	{
		MinutosAlarmaInicio=flecha;
 8005ae8:	4b5c      	ldr	r3, [pc, #368]	; (8005c5c <HorariosLuces+0x200>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a5e      	ldr	r2, [pc, #376]	; (8005c68 <HorariosLuces+0x20c>)
 8005aee:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8005af0:	4b5c      	ldr	r3, [pc, #368]	; (8005c64 <HorariosLuces+0x208>)
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	4b5c      	ldr	r3, [pc, #368]	; (8005c68 <HorariosLuces+0x20c>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f107 0014 	add.w	r0, r7, #20
 8005afc:	495b      	ldr	r1, [pc, #364]	; (8005c6c <HorariosLuces+0x210>)
 8005afe:	f002 fc57 	bl	80083b0 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8005b02:	4b5b      	ldr	r3, [pc, #364]	; (8005c70 <HorariosLuces+0x214>)
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	4b5b      	ldr	r3, [pc, #364]	; (8005c74 <HorariosLuces+0x218>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4638      	mov	r0, r7
 8005b0c:	495a      	ldr	r1, [pc, #360]	; (8005c78 <HorariosLuces+0x21c>)
 8005b0e:	f002 fc4f 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8005b12:	f107 0314 	add.w	r3, r7, #20
 8005b16:	461a      	mov	r2, r3
 8005b18:	2101      	movs	r1, #1
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	f000 fe1d 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8005b20:	463b      	mov	r3, r7
 8005b22:	461a      	mov	r2, r3
 8005b24:	2102      	movs	r1, #2
 8005b26:	2000      	movs	r0, #0
 8005b28:	f000 fe17 	bl	800675a <UB_LCD_4x20_String>

		if(flecha>59)
 8005b2c:	4b4b      	ldr	r3, [pc, #300]	; (8005c5c <HorariosLuces+0x200>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b3b      	cmp	r3, #59	; 0x3b
 8005b32:	dd03      	ble.n	8005b3c <HorariosLuces+0xe0>
		{
			flecha=0;
 8005b34:	4b49      	ldr	r3, [pc, #292]	; (8005c5c <HorariosLuces+0x200>)
 8005b36:	2200      	movs	r2, #0
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	e006      	b.n	8005b4a <HorariosLuces+0xee>
		}
		else if(flecha<0)
 8005b3c:	4b47      	ldr	r3, [pc, #284]	; (8005c5c <HorariosLuces+0x200>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	da02      	bge.n	8005b4a <HorariosLuces+0xee>
		{
			flecha=59;
 8005b44:	4b45      	ldr	r3, [pc, #276]	; (8005c5c <HorariosLuces+0x200>)
 8005b46:	223b      	movs	r2, #59	; 0x3b
 8005b48:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8005b4a:	4b45      	ldr	r3, [pc, #276]	; (8005c60 <HorariosLuces+0x204>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d1ca      	bne.n	8005ae8 <HorariosLuces+0x8c>
		}
	}

	flecha=0;
 8005b52:	4b42      	ldr	r3, [pc, #264]	; (8005c5c <HorariosLuces+0x200>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]
	enter=0;
 8005b58:	4b41      	ldr	r3, [pc, #260]	; (8005c60 <HorariosLuces+0x204>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8005b5e:	e030      	b.n	8005bc2 <HorariosLuces+0x166>
	{
		HoraAlarmaFinal=flecha;
 8005b60:	4b3e      	ldr	r3, [pc, #248]	; (8005c5c <HorariosLuces+0x200>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a42      	ldr	r2, [pc, #264]	; (8005c70 <HorariosLuces+0x214>)
 8005b66:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8005b68:	4b3e      	ldr	r3, [pc, #248]	; (8005c64 <HorariosLuces+0x208>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	4b3e      	ldr	r3, [pc, #248]	; (8005c68 <HorariosLuces+0x20c>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f107 0014 	add.w	r0, r7, #20
 8005b74:	493d      	ldr	r1, [pc, #244]	; (8005c6c <HorariosLuces+0x210>)
 8005b76:	f002 fc1b 	bl	80083b0 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8005b7a:	4b3d      	ldr	r3, [pc, #244]	; (8005c70 <HorariosLuces+0x214>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	4b3d      	ldr	r3, [pc, #244]	; (8005c74 <HorariosLuces+0x218>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4638      	mov	r0, r7
 8005b84:	493c      	ldr	r1, [pc, #240]	; (8005c78 <HorariosLuces+0x21c>)
 8005b86:	f002 fc13 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8005b8a:	f107 0314 	add.w	r3, r7, #20
 8005b8e:	461a      	mov	r2, r3
 8005b90:	2101      	movs	r1, #1
 8005b92:	2000      	movs	r0, #0
 8005b94:	f000 fde1 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8005b98:	463b      	mov	r3, r7
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	2102      	movs	r1, #2
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	f000 fddb 	bl	800675a <UB_LCD_4x20_String>

		if(flecha>24)
 8005ba4:	4b2d      	ldr	r3, [pc, #180]	; (8005c5c <HorariosLuces+0x200>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2b18      	cmp	r3, #24
 8005baa:	dd03      	ble.n	8005bb4 <HorariosLuces+0x158>
		{
			flecha=0;
 8005bac:	4b2b      	ldr	r3, [pc, #172]	; (8005c5c <HorariosLuces+0x200>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	601a      	str	r2, [r3, #0]
 8005bb2:	e006      	b.n	8005bc2 <HorariosLuces+0x166>
		}
		else if(flecha<0)
 8005bb4:	4b29      	ldr	r3, [pc, #164]	; (8005c5c <HorariosLuces+0x200>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	da02      	bge.n	8005bc2 <HorariosLuces+0x166>
		{
			flecha=23;
 8005bbc:	4b27      	ldr	r3, [pc, #156]	; (8005c5c <HorariosLuces+0x200>)
 8005bbe:	2217      	movs	r2, #23
 8005bc0:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8005bc2:	4b27      	ldr	r3, [pc, #156]	; (8005c60 <HorariosLuces+0x204>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d1ca      	bne.n	8005b60 <HorariosLuces+0x104>
		}
	}

	flecha=0;
 8005bca:	4b24      	ldr	r3, [pc, #144]	; (8005c5c <HorariosLuces+0x200>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	601a      	str	r2, [r3, #0]
	enter=0;
 8005bd0:	4b23      	ldr	r3, [pc, #140]	; (8005c60 <HorariosLuces+0x204>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8005bd6:	e030      	b.n	8005c3a <HorariosLuces+0x1de>
	{
		MinutosAlarmaFinal=flecha;
 8005bd8:	4b20      	ldr	r3, [pc, #128]	; (8005c5c <HorariosLuces+0x200>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a25      	ldr	r2, [pc, #148]	; (8005c74 <HorariosLuces+0x218>)
 8005bde:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8005be0:	4b20      	ldr	r3, [pc, #128]	; (8005c64 <HorariosLuces+0x208>)
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	4b20      	ldr	r3, [pc, #128]	; (8005c68 <HorariosLuces+0x20c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f107 0014 	add.w	r0, r7, #20
 8005bec:	491f      	ldr	r1, [pc, #124]	; (8005c6c <HorariosLuces+0x210>)
 8005bee:	f002 fbdf 	bl	80083b0 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8005bf2:	4b1f      	ldr	r3, [pc, #124]	; (8005c70 <HorariosLuces+0x214>)
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	4b1f      	ldr	r3, [pc, #124]	; (8005c74 <HorariosLuces+0x218>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	491e      	ldr	r1, [pc, #120]	; (8005c78 <HorariosLuces+0x21c>)
 8005bfe:	f002 fbd7 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8005c02:	f107 0314 	add.w	r3, r7, #20
 8005c06:	461a      	mov	r2, r3
 8005c08:	2101      	movs	r1, #1
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	f000 fda5 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8005c10:	463b      	mov	r3, r7
 8005c12:	461a      	mov	r2, r3
 8005c14:	2102      	movs	r1, #2
 8005c16:	2000      	movs	r0, #0
 8005c18:	f000 fd9f 	bl	800675a <UB_LCD_4x20_String>

		if(flecha>59)
 8005c1c:	4b0f      	ldr	r3, [pc, #60]	; (8005c5c <HorariosLuces+0x200>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b3b      	cmp	r3, #59	; 0x3b
 8005c22:	dd03      	ble.n	8005c2c <HorariosLuces+0x1d0>
		{
			flecha=0;
 8005c24:	4b0d      	ldr	r3, [pc, #52]	; (8005c5c <HorariosLuces+0x200>)
 8005c26:	2200      	movs	r2, #0
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	e006      	b.n	8005c3a <HorariosLuces+0x1de>
		}
		else if(flecha<0)
 8005c2c:	4b0b      	ldr	r3, [pc, #44]	; (8005c5c <HorariosLuces+0x200>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	da02      	bge.n	8005c3a <HorariosLuces+0x1de>
		{
			flecha=59;
 8005c34:	4b09      	ldr	r3, [pc, #36]	; (8005c5c <HorariosLuces+0x200>)
 8005c36:	223b      	movs	r2, #59	; 0x3b
 8005c38:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8005c3a:	4b09      	ldr	r3, [pc, #36]	; (8005c60 <HorariosLuces+0x204>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d1ca      	bne.n	8005bd8 <HorariosLuces+0x17c>
		}
	}

	enter=0;
 8005c42:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <HorariosLuces+0x204>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	601a      	str	r2, [r3, #0]
	flecha=0;
 8005c48:	4b04      	ldr	r3, [pc, #16]	; (8005c5c <HorariosLuces+0x200>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	601a      	str	r2, [r3, #0]
	atras=1;
 8005c4e:	4b0b      	ldr	r3, [pc, #44]	; (8005c7c <HorariosLuces+0x220>)
 8005c50:	2201      	movs	r2, #1
 8005c52:	601a      	str	r2, [r3, #0]
}
 8005c54:	bf00      	nop
 8005c56:	3728      	adds	r7, #40	; 0x28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	20000778 	.word	0x20000778
 8005c60:	2000077c 	.word	0x2000077c
 8005c64:	20000788 	.word	0x20000788
 8005c68:	20000790 	.word	0x20000790
 8005c6c:	0800b3c4 	.word	0x0800b3c4
 8005c70:	2000078c 	.word	0x2000078c
 8005c74:	20000794 	.word	0x20000794
 8005c78:	0800b3d8 	.word	0x0800b3d8
 8005c7c:	20000780 	.word	0x20000780

08005c80 <EXTILine7_Config>:

void EXTILine7_Config(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStructure;
	  NVIC_InitTypeDef   NVIC_InitStructure;

	  /* Enable GPIOC clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8005c86:	2101      	movs	r1, #1
 8005c88:	2008      	movs	r0, #8
 8005c8a:	f7fb fe2f 	bl	80018ec <RCC_AHB1PeriphClockCmd>
	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8005c8e:	2101      	movs	r1, #1
 8005c90:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005c94:	f7fb fe6a 	bl	800196c <RCC_APB2PeriphClockCmd>

	  /* Configure PC6 pin as input floating */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	73fb      	strb	r3, [r7, #15]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8005ca0:	2380      	movs	r3, #128	; 0x80
 8005ca2:	60bb      	str	r3, [r7, #8]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8005ca4:	f107 0308 	add.w	r3, r7, #8
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4815      	ldr	r0, [pc, #84]	; (8005d00 <EXTILine7_Config+0x80>)
 8005cac:	f7fb fc5c 	bl	8001568 <GPIO_Init>

	  /* Connect EXTI Line6 to PC6 pin */
	  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOD, EXTI_PinSource7);
 8005cb0:	2107      	movs	r1, #7
 8005cb2:	2003      	movs	r0, #3
 8005cb4:	f7fc fb66 	bl	8002384 <SYSCFG_EXTILineConfig>

	  /* Configure EXTI Line6 */
	  EXTI_InitStructure.EXTI_Line = EXTI_Line7;
 8005cb8:	4b12      	ldr	r3, [pc, #72]	; (8005d04 <EXTILine7_Config+0x84>)
 8005cba:	2280      	movs	r2, #128	; 0x80
 8005cbc:	601a      	str	r2, [r3, #0]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8005cbe:	4b11      	ldr	r3, [pc, #68]	; (8005d04 <EXTILine7_Config+0x84>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	711a      	strb	r2, [r3, #4]
	  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8005cc4:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <EXTILine7_Config+0x84>)
 8005cc6:	2208      	movs	r2, #8
 8005cc8:	715a      	strb	r2, [r3, #5]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8005cca:	4b0e      	ldr	r3, [pc, #56]	; (8005d04 <EXTILine7_Config+0x84>)
 8005ccc:	2201      	movs	r2, #1
 8005cce:	719a      	strb	r2, [r3, #6]
	  EXTI_Init(&EXTI_InitStructure);
 8005cd0:	480c      	ldr	r0, [pc, #48]	; (8005d04 <EXTILine7_Config+0x84>)
 8005cd2:	f7fb fba3 	bl	800141c <EXTI_Init>

	  /* Enable and set EXTI Line1 Interrupt to the lower priority */
	  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8005cd6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005cda:	f7fb f939 	bl	8000f50 <NVIC_PriorityGroupConfig>
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 8005cde:	2317      	movs	r3, #23
 8005ce0:	713b      	strb	r3, [r7, #4]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	717b      	strb	r3, [r7, #5]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	71bb      	strb	r3, [r7, #6]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005cea:	2301      	movs	r3, #1
 8005cec:	71fb      	strb	r3, [r7, #7]
	  NVIC_Init(&NVIC_InitStructure);
 8005cee:	1d3b      	adds	r3, r7, #4
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fb f941 	bl	8000f78 <NVIC_Init>
}
 8005cf6:	bf00      	nop
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	40020c00 	.word	0x40020c00
 8005d04:	20000d34 	.word	0x20000d34

08005d08 <EXTILine8_Config>:

void EXTILine8_Config(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStructure;
	  NVIC_InitTypeDef   NVIC_InitStructure;

	  /* Enable GPIOC clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8005d0e:	2101      	movs	r1, #1
 8005d10:	2004      	movs	r0, #4
 8005d12:	f7fb fdeb 	bl	80018ec <RCC_AHB1PeriphClockCmd>
	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8005d16:	2101      	movs	r1, #1
 8005d18:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005d1c:	f7fb fe26 	bl	800196c <RCC_APB2PeriphClockCmd>

	  /* Configure PC8 pin as input floating */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8005d20:	2300      	movs	r3, #0
 8005d22:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8005d24:	2302      	movs	r3, #2
 8005d26:	73fb      	strb	r3, [r7, #15]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8005d28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d2c:	60bb      	str	r3, [r7, #8]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8005d2e:	f107 0308 	add.w	r3, r7, #8
 8005d32:	4619      	mov	r1, r3
 8005d34:	4815      	ldr	r0, [pc, #84]	; (8005d8c <EXTILine8_Config+0x84>)
 8005d36:	f7fb fc17 	bl	8001568 <GPIO_Init>

	  /* Connect EXTI Line8 to PC8 pin */
	  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource8);
 8005d3a:	2108      	movs	r1, #8
 8005d3c:	2002      	movs	r0, #2
 8005d3e:	f7fc fb21 	bl	8002384 <SYSCFG_EXTILineConfig>

	  /* Configure EXTI Line8 */
	  EXTI_InitStructure.EXTI_Line = EXTI_Line8;
 8005d42:	4b13      	ldr	r3, [pc, #76]	; (8005d90 <EXTILine8_Config+0x88>)
 8005d44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d48:	601a      	str	r2, [r3, #0]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8005d4a:	4b11      	ldr	r3, [pc, #68]	; (8005d90 <EXTILine8_Config+0x88>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	711a      	strb	r2, [r3, #4]
	  EXTI_InitStructure.EXTI_Trigger =EXTI_Trigger_Rising;
 8005d50:	4b0f      	ldr	r3, [pc, #60]	; (8005d90 <EXTILine8_Config+0x88>)
 8005d52:	2208      	movs	r2, #8
 8005d54:	715a      	strb	r2, [r3, #5]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8005d56:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <EXTILine8_Config+0x88>)
 8005d58:	2201      	movs	r2, #1
 8005d5a:	719a      	strb	r2, [r3, #6]
	  EXTI_Init(&EXTI_InitStructure);
 8005d5c:	480c      	ldr	r0, [pc, #48]	; (8005d90 <EXTILine8_Config+0x88>)
 8005d5e:	f7fb fb5d 	bl	800141c <EXTI_Init>

	  /* Enable and set EXTI Line8 Interrupt to the lower priority */
	  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8005d62:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005d66:	f7fb f8f3 	bl	8000f50 <NVIC_PriorityGroupConfig>
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 8005d6a:	2317      	movs	r3, #23
 8005d6c:	713b      	strb	r3, [r7, #4]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	717b      	strb	r3, [r7, #5]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
 8005d72:	2303      	movs	r3, #3
 8005d74:	71bb      	strb	r3, [r7, #6]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005d76:	2301      	movs	r3, #1
 8005d78:	71fb      	strb	r3, [r7, #7]
	  NVIC_Init(&NVIC_InitStructure);
 8005d7a:	1d3b      	adds	r3, r7, #4
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f7fb f8fb 	bl	8000f78 <NVIC_Init>
}
 8005d82:	bf00      	nop
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	40020800 	.word	0x40020800
 8005d90:	20000d34 	.word	0x20000d34

08005d94 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
	if(EXTI_GetITStatus(EXTI_Line7) != RESET || EXTI_GetITStatus(EXTI_Line8) != RESET )
 8005d98:	2080      	movs	r0, #128	; 0x80
 8005d9a:	f7fb fbb1 	bl	8001500 <EXTI_GetITStatus>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10d      	bne.n	8005dc0 <EXTI9_5_IRQHandler+0x2c>
 8005da4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005da8:	f7fb fbaa 	bl	8001500 <EXTI_GetITStatus>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f000 80ac 	beq.w	8005f0c <EXTI9_5_IRQHandler+0x178>
	{
		while(variable!=0)
 8005db4:	e004      	b.n	8005dc0 <EXTI9_5_IRQHandler+0x2c>
		{
			variable--;
 8005db6:	4b56      	ldr	r3, [pc, #344]	; (8005f10 <EXTI9_5_IRQHandler+0x17c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	4a54      	ldr	r2, [pc, #336]	; (8005f10 <EXTI9_5_IRQHandler+0x17c>)
 8005dbe:	6013      	str	r3, [r2, #0]
		while(variable!=0)
 8005dc0:	4b53      	ldr	r3, [pc, #332]	; (8005f10 <EXTI9_5_IRQHandler+0x17c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1f6      	bne.n	8005db6 <EXTI9_5_IRQHandler+0x22>
		}
		variable=100000;
 8005dc8:	4b51      	ldr	r3, [pc, #324]	; (8005f10 <EXTI9_5_IRQHandler+0x17c>)
 8005dca:	4a52      	ldr	r2, [pc, #328]	; (8005f14 <EXTI9_5_IRQHandler+0x180>)
 8005dcc:	601a      	str	r2, [r3, #0]
		GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8005dce:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005dd2:	4851      	ldr	r0, [pc, #324]	; (8005f18 <EXTI9_5_IRQHandler+0x184>)
 8005dd4:	f7fb fc8a 	bl	80016ec <GPIO_SetBits>
		GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 8005dd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ddc:	484f      	ldr	r0, [pc, #316]	; (8005f1c <EXTI9_5_IRQHandler+0x188>)
 8005dde:	f7fb fc94 	bl	800170a <GPIO_ResetBits>
		if (GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_7))
 8005de2:	2180      	movs	r1, #128	; 0x80
 8005de4:	484e      	ldr	r0, [pc, #312]	; (8005f20 <EXTI9_5_IRQHandler+0x18c>)
 8005de6:	f7fb fc67 	bl	80016b8 <GPIO_ReadInputDataBit>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d012      	beq.n	8005e16 <EXTI9_5_IRQHandler+0x82>
		{
			boton=1;
 8005df0:	4b4c      	ldr	r3, [pc, #304]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8005df6:	4b4b      	ldr	r3, [pc, #300]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	4b4b      	ldr	r3, [pc, #300]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d004      	beq.n	8005e0c <EXTI9_5_IRQHandler+0x78>
			{
				flecha= flecha + 1;
 8005e02:	4b4a      	ldr	r3, [pc, #296]	; (8005f2c <EXTI9_5_IRQHandler+0x198>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	3301      	adds	r3, #1
 8005e08:	4a48      	ldr	r2, [pc, #288]	; (8005f2c <EXTI9_5_IRQHandler+0x198>)
 8005e0a:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 8005e0c:	4b45      	ldr	r3, [pc, #276]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a45      	ldr	r2, [pc, #276]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	e019      	b.n	8005e4a <EXTI9_5_IRQHandler+0xb6>
		}
		else if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8))
 8005e16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e1a:	483f      	ldr	r0, [pc, #252]	; (8005f18 <EXTI9_5_IRQHandler+0x184>)
 8005e1c:	f7fb fc4c 	bl	80016b8 <GPIO_ReadInputDataBit>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d011      	beq.n	8005e4a <EXTI9_5_IRQHandler+0xb6>
		{
			boton=2;
 8005e26:	4b3f      	ldr	r3, [pc, #252]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e28:	2202      	movs	r2, #2
 8005e2a:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8005e2c:	4b3d      	ldr	r3, [pc, #244]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	4b3d      	ldr	r3, [pc, #244]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d004      	beq.n	8005e42 <EXTI9_5_IRQHandler+0xae>
			{
				enter= enter + 1;
 8005e38:	4b3d      	ldr	r3, [pc, #244]	; (8005f30 <EXTI9_5_IRQHandler+0x19c>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	4a3c      	ldr	r2, [pc, #240]	; (8005f30 <EXTI9_5_IRQHandler+0x19c>)
 8005e40:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 8005e42:	4b38      	ldr	r3, [pc, #224]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a38      	ldr	r2, [pc, #224]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005e48:	6013      	str	r3, [r2, #0]
		}
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8005e4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e4e:	4833      	ldr	r0, [pc, #204]	; (8005f1c <EXTI9_5_IRQHandler+0x188>)
 8005e50:	f7fb fc4c 	bl	80016ec <GPIO_SetBits>
		GPIO_ResetBits(GPIOC, GPIO_Pin_9);
 8005e54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e58:	482f      	ldr	r0, [pc, #188]	; (8005f18 <EXTI9_5_IRQHandler+0x184>)
 8005e5a:	f7fb fc56 	bl	800170a <GPIO_ResetBits>
		if (GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_7))
 8005e5e:	2180      	movs	r1, #128	; 0x80
 8005e60:	482f      	ldr	r0, [pc, #188]	; (8005f20 <EXTI9_5_IRQHandler+0x18c>)
 8005e62:	f7fb fc29 	bl	80016b8 <GPIO_ReadInputDataBit>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d012      	beq.n	8005e92 <EXTI9_5_IRQHandler+0xfe>
		{
			boton=3;
 8005e6c:	4b2d      	ldr	r3, [pc, #180]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e6e:	2203      	movs	r2, #3
 8005e70:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8005e72:	4b2c      	ldr	r3, [pc, #176]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	4b2c      	ldr	r3, [pc, #176]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d004      	beq.n	8005e88 <EXTI9_5_IRQHandler+0xf4>
			{
				flecha= flecha - 1;
 8005e7e:	4b2b      	ldr	r3, [pc, #172]	; (8005f2c <EXTI9_5_IRQHandler+0x198>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	3b01      	subs	r3, #1
 8005e84:	4a29      	ldr	r2, [pc, #164]	; (8005f2c <EXTI9_5_IRQHandler+0x198>)
 8005e86:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 8005e88:	4b26      	ldr	r3, [pc, #152]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a26      	ldr	r2, [pc, #152]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005e8e:	6013      	str	r3, [r2, #0]
 8005e90:	e019      	b.n	8005ec6 <EXTI9_5_IRQHandler+0x132>
		}
		else if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8))
 8005e92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e96:	4820      	ldr	r0, [pc, #128]	; (8005f18 <EXTI9_5_IRQHandler+0x184>)
 8005e98:	f7fb fc0e 	bl	80016b8 <GPIO_ReadInputDataBit>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d011      	beq.n	8005ec6 <EXTI9_5_IRQHandler+0x132>
		{
			boton=4;
 8005ea2:	4b20      	ldr	r3, [pc, #128]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005ea4:	2204      	movs	r2, #4
 8005ea6:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8005ea8:	4b1e      	ldr	r3, [pc, #120]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	4b1e      	ldr	r3, [pc, #120]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d004      	beq.n	8005ebe <EXTI9_5_IRQHandler+0x12a>
			{
				atras= atras + 1;
 8005eb4:	4b1f      	ldr	r3, [pc, #124]	; (8005f34 <EXTI9_5_IRQHandler+0x1a0>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	4a1e      	ldr	r2, [pc, #120]	; (8005f34 <EXTI9_5_IRQHandler+0x1a0>)
 8005ebc:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 8005ebe:	4b19      	ldr	r3, [pc, #100]	; (8005f24 <EXTI9_5_IRQHandler+0x190>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a19      	ldr	r2, [pc, #100]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005ec4:	6013      	str	r3, [r2, #0]
		}

		GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8005ec6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005eca:	4813      	ldr	r0, [pc, #76]	; (8005f18 <EXTI9_5_IRQHandler+0x184>)
 8005ecc:	f7fb fc0e 	bl	80016ec <GPIO_SetBits>
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8005ed0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ed4:	4811      	ldr	r0, [pc, #68]	; (8005f1c <EXTI9_5_IRQHandler+0x188>)
 8005ed6:	f7fb fc09 	bl	80016ec <GPIO_SetBits>
		if (!(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8)) || !(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_7)))
 8005eda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ede:	480e      	ldr	r0, [pc, #56]	; (8005f18 <EXTI9_5_IRQHandler+0x184>)
 8005ee0:	f7fb fbea 	bl	80016b8 <GPIO_ReadInputDataBit>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d006      	beq.n	8005ef8 <EXTI9_5_IRQHandler+0x164>
 8005eea:	2180      	movs	r1, #128	; 0x80
 8005eec:	480c      	ldr	r0, [pc, #48]	; (8005f20 <EXTI9_5_IRQHandler+0x18c>)
 8005eee:	f7fb fbe3 	bl	80016b8 <GPIO_ReadInputDataBit>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d102      	bne.n	8005efe <EXTI9_5_IRQHandler+0x16a>
		{
			aux=0;
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	; (8005f28 <EXTI9_5_IRQHandler+0x194>)
 8005efa:	2200      	movs	r2, #0
 8005efc:	601a      	str	r2, [r3, #0]
		}
		EXTI_ClearITPendingBit(EXTI_Line7);
 8005efe:	2080      	movs	r0, #128	; 0x80
 8005f00:	f7fb fb22 	bl	8001548 <EXTI_ClearITPendingBit>
		EXTI_ClearITPendingBit(EXTI_Line8);
 8005f04:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005f08:	f7fb fb1e 	bl	8001548 <EXTI_ClearITPendingBit>
	}

}
 8005f0c:	bf00      	nop
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	20000000 	.word	0x20000000
 8005f14:	000186a0 	.word	0x000186a0
 8005f18:	40020800 	.word	0x40020800
 8005f1c:	40020000 	.word	0x40020000
 8005f20:	40020c00 	.word	0x40020c00
 8005f24:	20000770 	.word	0x20000770
 8005f28:	20000774 	.word	0x20000774
 8005f2c:	20000778 	.word	0x20000778
 8005f30:	2000077c 	.word	0x2000077c
 8005f34:	20000780 	.word	0x20000780

08005f38 <InicializarHora>:

void InicializarHora(void)
{
 8005f38:	b590      	push	{r4, r7, lr}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af04      	add	r7, sp, #16
	flecha=0;
 8005f3e:	4b94      	ldr	r3, [pc, #592]	; (8006190 <InicializarHora+0x258>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]
	enter=0;
 8005f44:	4b93      	ldr	r3, [pc, #588]	; (8006194 <InicializarHora+0x25c>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	601a      	str	r2, [r3, #0]
	atras=0;
 8005f4a:	4b93      	ldr	r3, [pc, #588]	; (8006198 <InicializarHora+0x260>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

	UB_LCD_4x20_String(0,0,"Inicialice hora");
 8005f50:	4a92      	ldr	r2, [pc, #584]	; (800619c <InicializarHora+0x264>)
 8005f52:	2100      	movs	r1, #0
 8005f54:	2000      	movs	r0, #0
 8005f56:	f000 fc00 	bl	800675a <UB_LCD_4x20_String>

	while(enter!=1)
 8005f5a:	e02f      	b.n	8005fbc <InicializarHora+0x84>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8005f5c:	4b90      	ldr	r3, [pc, #576]	; (80061a0 <InicializarHora+0x268>)
 8005f5e:	79db      	ldrb	r3, [r3, #7]
 8005f60:	4618      	mov	r0, r3
 8005f62:	4b8f      	ldr	r3, [pc, #572]	; (80061a0 <InicializarHora+0x268>)
 8005f64:	7a1b      	ldrb	r3, [r3, #8]
 8005f66:	461c      	mov	r4, r3
 8005f68:	4b8d      	ldr	r3, [pc, #564]	; (80061a0 <InicializarHora+0x268>)
 8005f6a:	7a5b      	ldrb	r3, [r3, #9]
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	4b8c      	ldr	r3, [pc, #560]	; (80061a0 <InicializarHora+0x268>)
 8005f70:	795b      	ldrb	r3, [r3, #5]
 8005f72:	4619      	mov	r1, r3
 8005f74:	4b8a      	ldr	r3, [pc, #552]	; (80061a0 <InicializarHora+0x268>)
 8005f76:	791b      	ldrb	r3, [r3, #4]
 8005f78:	9302      	str	r3, [sp, #8]
 8005f7a:	9101      	str	r1, [sp, #4]
 8005f7c:	9200      	str	r2, [sp, #0]
 8005f7e:	4623      	mov	r3, r4
 8005f80:	4602      	mov	r2, r0
 8005f82:	4988      	ldr	r1, [pc, #544]	; (80061a4 <InicializarHora+0x26c>)
 8005f84:	4888      	ldr	r0, [pc, #544]	; (80061a8 <InicializarHora+0x270>)
 8005f86:	f002 fa13 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 8005f8a:	4a87      	ldr	r2, [pc, #540]	; (80061a8 <InicializarHora+0x270>)
 8005f8c:	2101      	movs	r1, #1
 8005f8e:	2000      	movs	r0, #0
 8005f90:	f000 fbe3 	bl	800675a <UB_LCD_4x20_String>
		DataTime.date= flecha;
 8005f94:	4b7e      	ldr	r3, [pc, #504]	; (8006190 <InicializarHora+0x258>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	4b81      	ldr	r3, [pc, #516]	; (80061a0 <InicializarHora+0x268>)
 8005f9c:	71da      	strb	r2, [r3, #7]
		if(flecha>=32)
 8005f9e:	4b7c      	ldr	r3, [pc, #496]	; (8006190 <InicializarHora+0x258>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b1f      	cmp	r3, #31
 8005fa4:	dd03      	ble.n	8005fae <InicializarHora+0x76>
			flecha=1;
 8005fa6:	4b7a      	ldr	r3, [pc, #488]	; (8006190 <InicializarHora+0x258>)
 8005fa8:	2201      	movs	r2, #1
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	e006      	b.n	8005fbc <InicializarHora+0x84>
		else if(flecha<=0)
 8005fae:	4b78      	ldr	r3, [pc, #480]	; (8006190 <InicializarHora+0x258>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	dc02      	bgt.n	8005fbc <InicializarHora+0x84>
			flecha=31;
 8005fb6:	4b76      	ldr	r3, [pc, #472]	; (8006190 <InicializarHora+0x258>)
 8005fb8:	221f      	movs	r2, #31
 8005fba:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8005fbc:	4b75      	ldr	r3, [pc, #468]	; (8006194 <InicializarHora+0x25c>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d1cb      	bne.n	8005f5c <InicializarHora+0x24>
	}
	flecha=0;
 8005fc4:	4b72      	ldr	r3, [pc, #456]	; (8006190 <InicializarHora+0x258>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	601a      	str	r2, [r3, #0]
	enter=0;
 8005fca:	4b72      	ldr	r3, [pc, #456]	; (8006194 <InicializarHora+0x25c>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8005fd0:	e02f      	b.n	8006032 <InicializarHora+0xfa>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8005fd2:	4b73      	ldr	r3, [pc, #460]	; (80061a0 <InicializarHora+0x268>)
 8005fd4:	79db      	ldrb	r3, [r3, #7]
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	4b71      	ldr	r3, [pc, #452]	; (80061a0 <InicializarHora+0x268>)
 8005fda:	7a1b      	ldrb	r3, [r3, #8]
 8005fdc:	461c      	mov	r4, r3
 8005fde:	4b70      	ldr	r3, [pc, #448]	; (80061a0 <InicializarHora+0x268>)
 8005fe0:	7a5b      	ldrb	r3, [r3, #9]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	4b6e      	ldr	r3, [pc, #440]	; (80061a0 <InicializarHora+0x268>)
 8005fe6:	795b      	ldrb	r3, [r3, #5]
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4b6d      	ldr	r3, [pc, #436]	; (80061a0 <InicializarHora+0x268>)
 8005fec:	791b      	ldrb	r3, [r3, #4]
 8005fee:	9302      	str	r3, [sp, #8]
 8005ff0:	9101      	str	r1, [sp, #4]
 8005ff2:	9200      	str	r2, [sp, #0]
 8005ff4:	4623      	mov	r3, r4
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	496a      	ldr	r1, [pc, #424]	; (80061a4 <InicializarHora+0x26c>)
 8005ffa:	486b      	ldr	r0, [pc, #428]	; (80061a8 <InicializarHora+0x270>)
 8005ffc:	f002 f9d8 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 8006000:	4a69      	ldr	r2, [pc, #420]	; (80061a8 <InicializarHora+0x270>)
 8006002:	2101      	movs	r1, #1
 8006004:	2000      	movs	r0, #0
 8006006:	f000 fba8 	bl	800675a <UB_LCD_4x20_String>
		DataTime.month= flecha;
 800600a:	4b61      	ldr	r3, [pc, #388]	; (8006190 <InicializarHora+0x258>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	b2da      	uxtb	r2, r3
 8006010:	4b63      	ldr	r3, [pc, #396]	; (80061a0 <InicializarHora+0x268>)
 8006012:	721a      	strb	r2, [r3, #8]
		if(flecha>=13)
 8006014:	4b5e      	ldr	r3, [pc, #376]	; (8006190 <InicializarHora+0x258>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b0c      	cmp	r3, #12
 800601a:	dd03      	ble.n	8006024 <InicializarHora+0xec>
			flecha=1;
 800601c:	4b5c      	ldr	r3, [pc, #368]	; (8006190 <InicializarHora+0x258>)
 800601e:	2201      	movs	r2, #1
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	e006      	b.n	8006032 <InicializarHora+0xfa>
		else if(flecha<=0)
 8006024:	4b5a      	ldr	r3, [pc, #360]	; (8006190 <InicializarHora+0x258>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	dc02      	bgt.n	8006032 <InicializarHora+0xfa>
			flecha=12;
 800602c:	4b58      	ldr	r3, [pc, #352]	; (8006190 <InicializarHora+0x258>)
 800602e:	220c      	movs	r2, #12
 8006030:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006032:	4b58      	ldr	r3, [pc, #352]	; (8006194 <InicializarHora+0x25c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b01      	cmp	r3, #1
 8006038:	d1cb      	bne.n	8005fd2 <InicializarHora+0x9a>
	}
	flecha=0;
 800603a:	4b55      	ldr	r3, [pc, #340]	; (8006190 <InicializarHora+0x258>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]
	enter=0;
 8006040:	4b54      	ldr	r3, [pc, #336]	; (8006194 <InicializarHora+0x25c>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8006046:	e020      	b.n	800608a <InicializarHora+0x152>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8006048:	4b55      	ldr	r3, [pc, #340]	; (80061a0 <InicializarHora+0x268>)
 800604a:	79db      	ldrb	r3, [r3, #7]
 800604c:	4618      	mov	r0, r3
 800604e:	4b54      	ldr	r3, [pc, #336]	; (80061a0 <InicializarHora+0x268>)
 8006050:	7a1b      	ldrb	r3, [r3, #8]
 8006052:	461c      	mov	r4, r3
 8006054:	4b52      	ldr	r3, [pc, #328]	; (80061a0 <InicializarHora+0x268>)
 8006056:	7a5b      	ldrb	r3, [r3, #9]
 8006058:	461a      	mov	r2, r3
 800605a:	4b51      	ldr	r3, [pc, #324]	; (80061a0 <InicializarHora+0x268>)
 800605c:	795b      	ldrb	r3, [r3, #5]
 800605e:	4619      	mov	r1, r3
 8006060:	4b4f      	ldr	r3, [pc, #316]	; (80061a0 <InicializarHora+0x268>)
 8006062:	791b      	ldrb	r3, [r3, #4]
 8006064:	9302      	str	r3, [sp, #8]
 8006066:	9101      	str	r1, [sp, #4]
 8006068:	9200      	str	r2, [sp, #0]
 800606a:	4623      	mov	r3, r4
 800606c:	4602      	mov	r2, r0
 800606e:	494d      	ldr	r1, [pc, #308]	; (80061a4 <InicializarHora+0x26c>)
 8006070:	484d      	ldr	r0, [pc, #308]	; (80061a8 <InicializarHora+0x270>)
 8006072:	f002 f99d 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 8006076:	4a4c      	ldr	r2, [pc, #304]	; (80061a8 <InicializarHora+0x270>)
 8006078:	2101      	movs	r1, #1
 800607a:	2000      	movs	r0, #0
 800607c:	f000 fb6d 	bl	800675a <UB_LCD_4x20_String>
		DataTime.year= flecha;
 8006080:	4b43      	ldr	r3, [pc, #268]	; (8006190 <InicializarHora+0x258>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	b2da      	uxtb	r2, r3
 8006086:	4b46      	ldr	r3, [pc, #280]	; (80061a0 <InicializarHora+0x268>)
 8006088:	725a      	strb	r2, [r3, #9]
	while(enter!=1)
 800608a:	4b42      	ldr	r3, [pc, #264]	; (8006194 <InicializarHora+0x25c>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d1da      	bne.n	8006048 <InicializarHora+0x110>
	}
	flecha=0;
 8006092:	4b3f      	ldr	r3, [pc, #252]	; (8006190 <InicializarHora+0x258>)
 8006094:	2200      	movs	r2, #0
 8006096:	601a      	str	r2, [r3, #0]
	enter=0;
 8006098:	4b3e      	ldr	r3, [pc, #248]	; (8006194 <InicializarHora+0x25c>)
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 800609e:	e02f      	b.n	8006100 <InicializarHora+0x1c8>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 80060a0:	4b3f      	ldr	r3, [pc, #252]	; (80061a0 <InicializarHora+0x268>)
 80060a2:	79db      	ldrb	r3, [r3, #7]
 80060a4:	4618      	mov	r0, r3
 80060a6:	4b3e      	ldr	r3, [pc, #248]	; (80061a0 <InicializarHora+0x268>)
 80060a8:	7a1b      	ldrb	r3, [r3, #8]
 80060aa:	461c      	mov	r4, r3
 80060ac:	4b3c      	ldr	r3, [pc, #240]	; (80061a0 <InicializarHora+0x268>)
 80060ae:	7a5b      	ldrb	r3, [r3, #9]
 80060b0:	461a      	mov	r2, r3
 80060b2:	4b3b      	ldr	r3, [pc, #236]	; (80061a0 <InicializarHora+0x268>)
 80060b4:	795b      	ldrb	r3, [r3, #5]
 80060b6:	4619      	mov	r1, r3
 80060b8:	4b39      	ldr	r3, [pc, #228]	; (80061a0 <InicializarHora+0x268>)
 80060ba:	791b      	ldrb	r3, [r3, #4]
 80060bc:	9302      	str	r3, [sp, #8]
 80060be:	9101      	str	r1, [sp, #4]
 80060c0:	9200      	str	r2, [sp, #0]
 80060c2:	4623      	mov	r3, r4
 80060c4:	4602      	mov	r2, r0
 80060c6:	4937      	ldr	r1, [pc, #220]	; (80061a4 <InicializarHora+0x26c>)
 80060c8:	4837      	ldr	r0, [pc, #220]	; (80061a8 <InicializarHora+0x270>)
 80060ca:	f002 f971 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 80060ce:	4a36      	ldr	r2, [pc, #216]	; (80061a8 <InicializarHora+0x270>)
 80060d0:	2101      	movs	r1, #1
 80060d2:	2000      	movs	r0, #0
 80060d4:	f000 fb41 	bl	800675a <UB_LCD_4x20_String>
		DataTime.hours= flecha;
 80060d8:	4b2d      	ldr	r3, [pc, #180]	; (8006190 <InicializarHora+0x258>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	4b30      	ldr	r3, [pc, #192]	; (80061a0 <InicializarHora+0x268>)
 80060e0:	715a      	strb	r2, [r3, #5]
		if(flecha>=24)
 80060e2:	4b2b      	ldr	r3, [pc, #172]	; (8006190 <InicializarHora+0x258>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b17      	cmp	r3, #23
 80060e8:	dd03      	ble.n	80060f2 <InicializarHora+0x1ba>
			flecha=0;
 80060ea:	4b29      	ldr	r3, [pc, #164]	; (8006190 <InicializarHora+0x258>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	601a      	str	r2, [r3, #0]
 80060f0:	e006      	b.n	8006100 <InicializarHora+0x1c8>
		else if(flecha<=-1)
 80060f2:	4b27      	ldr	r3, [pc, #156]	; (8006190 <InicializarHora+0x258>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	da02      	bge.n	8006100 <InicializarHora+0x1c8>
			flecha=23;
 80060fa:	4b25      	ldr	r3, [pc, #148]	; (8006190 <InicializarHora+0x258>)
 80060fc:	2217      	movs	r2, #23
 80060fe:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006100:	4b24      	ldr	r3, [pc, #144]	; (8006194 <InicializarHora+0x25c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d1cb      	bne.n	80060a0 <InicializarHora+0x168>
	}
	flecha=0;
 8006108:	4b21      	ldr	r3, [pc, #132]	; (8006190 <InicializarHora+0x258>)
 800610a:	2200      	movs	r2, #0
 800610c:	601a      	str	r2, [r3, #0]
	enter=0;
 800610e:	4b21      	ldr	r3, [pc, #132]	; (8006194 <InicializarHora+0x25c>)
 8006110:	2200      	movs	r2, #0
 8006112:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8006114:	e02f      	b.n	8006176 <InicializarHora+0x23e>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8006116:	4b22      	ldr	r3, [pc, #136]	; (80061a0 <InicializarHora+0x268>)
 8006118:	79db      	ldrb	r3, [r3, #7]
 800611a:	4618      	mov	r0, r3
 800611c:	4b20      	ldr	r3, [pc, #128]	; (80061a0 <InicializarHora+0x268>)
 800611e:	7a1b      	ldrb	r3, [r3, #8]
 8006120:	461c      	mov	r4, r3
 8006122:	4b1f      	ldr	r3, [pc, #124]	; (80061a0 <InicializarHora+0x268>)
 8006124:	7a5b      	ldrb	r3, [r3, #9]
 8006126:	461a      	mov	r2, r3
 8006128:	4b1d      	ldr	r3, [pc, #116]	; (80061a0 <InicializarHora+0x268>)
 800612a:	795b      	ldrb	r3, [r3, #5]
 800612c:	4619      	mov	r1, r3
 800612e:	4b1c      	ldr	r3, [pc, #112]	; (80061a0 <InicializarHora+0x268>)
 8006130:	791b      	ldrb	r3, [r3, #4]
 8006132:	9302      	str	r3, [sp, #8]
 8006134:	9101      	str	r1, [sp, #4]
 8006136:	9200      	str	r2, [sp, #0]
 8006138:	4623      	mov	r3, r4
 800613a:	4602      	mov	r2, r0
 800613c:	4919      	ldr	r1, [pc, #100]	; (80061a4 <InicializarHora+0x26c>)
 800613e:	481a      	ldr	r0, [pc, #104]	; (80061a8 <InicializarHora+0x270>)
 8006140:	f002 f936 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 8006144:	4a18      	ldr	r2, [pc, #96]	; (80061a8 <InicializarHora+0x270>)
 8006146:	2101      	movs	r1, #1
 8006148:	2000      	movs	r0, #0
 800614a:	f000 fb06 	bl	800675a <UB_LCD_4x20_String>
		DataTime.minutes = flecha;
 800614e:	4b10      	ldr	r3, [pc, #64]	; (8006190 <InicializarHora+0x258>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	b2da      	uxtb	r2, r3
 8006154:	4b12      	ldr	r3, [pc, #72]	; (80061a0 <InicializarHora+0x268>)
 8006156:	711a      	strb	r2, [r3, #4]
		if(flecha>=60)
 8006158:	4b0d      	ldr	r3, [pc, #52]	; (8006190 <InicializarHora+0x258>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2b3b      	cmp	r3, #59	; 0x3b
 800615e:	dd03      	ble.n	8006168 <InicializarHora+0x230>
			flecha=0;
 8006160:	4b0b      	ldr	r3, [pc, #44]	; (8006190 <InicializarHora+0x258>)
 8006162:	2200      	movs	r2, #0
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	e006      	b.n	8006176 <InicializarHora+0x23e>
		else if(flecha<=-1)
 8006168:	4b09      	ldr	r3, [pc, #36]	; (8006190 <InicializarHora+0x258>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	da02      	bge.n	8006176 <InicializarHora+0x23e>
			flecha=59;
 8006170:	4b07      	ldr	r3, [pc, #28]	; (8006190 <InicializarHora+0x258>)
 8006172:	223b      	movs	r2, #59	; 0x3b
 8006174:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006176:	4b07      	ldr	r3, [pc, #28]	; (8006194 <InicializarHora+0x25c>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d1cb      	bne.n	8006116 <InicializarHora+0x1de>
	}
	flecha=0;
 800617e:	4b04      	ldr	r3, [pc, #16]	; (8006190 <InicializarHora+0x258>)
 8006180:	2200      	movs	r2, #0
 8006182:	601a      	str	r2, [r3, #0]
	enter=0;
 8006184:	4b03      	ldr	r3, [pc, #12]	; (8006194 <InicializarHora+0x25c>)
 8006186:	2200      	movs	r2, #0
 8006188:	601a      	str	r2, [r3, #0]

	UB_LCD_4x20_Clear();
 800618a:	f000 fadb 	bl	8006744 <UB_LCD_4x20_Clear>
	while(enter!=1)
 800618e:	e037      	b.n	8006200 <InicializarHora+0x2c8>
 8006190:	20000778 	.word	0x20000778
 8006194:	2000077c 	.word	0x2000077c
 8006198:	20000780 	.word	0x20000780
 800619c:	0800b3ec 	.word	0x0800b3ec
 80061a0:	20000d0c 	.word	0x20000d0c
 80061a4:	0800b3fc 	.word	0x0800b3fc
 80061a8:	20000d20 	.word	0x20000d20
	{
		sprintf(Fecha,"%d",DataTime.day);
 80061ac:	4b1d      	ldr	r3, [pc, #116]	; (8006224 <InicializarHora+0x2ec>)
 80061ae:	799b      	ldrb	r3, [r3, #6]
 80061b0:	461a      	mov	r2, r3
 80061b2:	491d      	ldr	r1, [pc, #116]	; (8006228 <InicializarHora+0x2f0>)
 80061b4:	481d      	ldr	r0, [pc, #116]	; (800622c <InicializarHora+0x2f4>)
 80061b6:	f002 f8fb 	bl	80083b0 <sprintf>
		UB_LCD_4x20_String(0,0,"Ingrese dia de la");
 80061ba:	4a1d      	ldr	r2, [pc, #116]	; (8006230 <InicializarHora+0x2f8>)
 80061bc:	2100      	movs	r1, #0
 80061be:	2000      	movs	r0, #0
 80061c0:	f000 facb 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,1,"semana entre 1 y 7");
 80061c4:	4a1b      	ldr	r2, [pc, #108]	; (8006234 <InicializarHora+0x2fc>)
 80061c6:	2101      	movs	r1, #1
 80061c8:	2000      	movs	r0, #0
 80061ca:	f000 fac6 	bl	800675a <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,Fecha);
 80061ce:	4a17      	ldr	r2, [pc, #92]	; (800622c <InicializarHora+0x2f4>)
 80061d0:	2102      	movs	r1, #2
 80061d2:	2000      	movs	r0, #0
 80061d4:	f000 fac1 	bl	800675a <UB_LCD_4x20_String>
		DataTime.day= flecha;
 80061d8:	4b17      	ldr	r3, [pc, #92]	; (8006238 <InicializarHora+0x300>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	b2da      	uxtb	r2, r3
 80061de:	4b11      	ldr	r3, [pc, #68]	; (8006224 <InicializarHora+0x2ec>)
 80061e0:	719a      	strb	r2, [r3, #6]

		if(flecha>=8)
 80061e2:	4b15      	ldr	r3, [pc, #84]	; (8006238 <InicializarHora+0x300>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2b07      	cmp	r3, #7
 80061e8:	dd03      	ble.n	80061f2 <InicializarHora+0x2ba>
			flecha=1;
 80061ea:	4b13      	ldr	r3, [pc, #76]	; (8006238 <InicializarHora+0x300>)
 80061ec:	2201      	movs	r2, #1
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	e006      	b.n	8006200 <InicializarHora+0x2c8>
		else if(flecha<=0)
 80061f2:	4b11      	ldr	r3, [pc, #68]	; (8006238 <InicializarHora+0x300>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	dc02      	bgt.n	8006200 <InicializarHora+0x2c8>
			flecha=7;
 80061fa:	4b0f      	ldr	r3, [pc, #60]	; (8006238 <InicializarHora+0x300>)
 80061fc:	2207      	movs	r2, #7
 80061fe:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006200:	4b0e      	ldr	r3, [pc, #56]	; (800623c <InicializarHora+0x304>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d1d1      	bne.n	80061ac <InicializarHora+0x274>
	}
	flecha=0;
 8006208:	4b0b      	ldr	r3, [pc, #44]	; (8006238 <InicializarHora+0x300>)
 800620a:	2200      	movs	r2, #0
 800620c:	601a      	str	r2, [r3, #0]
	enter=0;
 800620e:	4b0b      	ldr	r3, [pc, #44]	; (800623c <InicializarHora+0x304>)
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]
	TM_RTC_SetDateTime(&DataTime,TM_RTC_Format_BIN);
 8006214:	2100      	movs	r1, #0
 8006216:	4803      	ldr	r0, [pc, #12]	; (8006224 <InicializarHora+0x2ec>)
 8006218:	f001 fd34 	bl	8007c84 <TM_RTC_SetDateTime>
}
 800621c:	bf00      	nop
 800621e:	3704      	adds	r7, #4
 8006220:	46bd      	mov	sp, r7
 8006222:	bd90      	pop	{r4, r7, pc}
 8006224:	20000d0c 	.word	0x20000d0c
 8006228:	0800b418 	.word	0x0800b418
 800622c:	20000d20 	.word	0x20000d20
 8006230:	0800b41c 	.word	0x0800b41c
 8006234:	0800b430 	.word	0x0800b430
 8006238:	20000778 	.word	0x20000778
 800623c:	2000077c 	.word	0x2000077c

08006240 <escribirSD>:

void escribirSD(void)
{
 8006240:	b590      	push	{r4, r7, lr}
 8006242:	b083      	sub	sp, #12
 8006244:	af02      	add	r7, sp, #8
	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 8006246:	2100      	movs	r1, #0
 8006248:	483d      	ldr	r0, [pc, #244]	; (8006340 <escribirSD+0x100>)
 800624a:	f001 fe5d 	bl	8007f08 <TM_RTC_GetDateTime>
	sprintf(FechaSD,"Dia: %02d:%02d:%02d \n",DataTime.date,DataTime.month,DataTime.year);
 800624e:	4b3c      	ldr	r3, [pc, #240]	; (8006340 <escribirSD+0x100>)
 8006250:	79db      	ldrb	r3, [r3, #7]
 8006252:	461a      	mov	r2, r3
 8006254:	4b3a      	ldr	r3, [pc, #232]	; (8006340 <escribirSD+0x100>)
 8006256:	7a1b      	ldrb	r3, [r3, #8]
 8006258:	4619      	mov	r1, r3
 800625a:	4b39      	ldr	r3, [pc, #228]	; (8006340 <escribirSD+0x100>)
 800625c:	7a5b      	ldrb	r3, [r3, #9]
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	460b      	mov	r3, r1
 8006262:	4938      	ldr	r1, [pc, #224]	; (8006344 <escribirSD+0x104>)
 8006264:	4838      	ldr	r0, [pc, #224]	; (8006348 <escribirSD+0x108>)
 8006266:	f002 f8a3 	bl	80083b0 <sprintf>
	sprintf(HorarioSD,"Hora: %02d:%02d\n",DataTime.hours,DataTime.minutes);
 800626a:	4b35      	ldr	r3, [pc, #212]	; (8006340 <escribirSD+0x100>)
 800626c:	795b      	ldrb	r3, [r3, #5]
 800626e:	461a      	mov	r2, r3
 8006270:	4b33      	ldr	r3, [pc, #204]	; (8006340 <escribirSD+0x100>)
 8006272:	791b      	ldrb	r3, [r3, #4]
 8006274:	4935      	ldr	r1, [pc, #212]	; (800634c <escribirSD+0x10c>)
 8006276:	4836      	ldr	r0, [pc, #216]	; (8006350 <escribirSD+0x110>)
 8006278:	f002 f89a 	bl	80083b0 <sprintf>
	sprintf(TemperaturaSD,"Temperatura:%2.2f C\n",Temperature);
 800627c:	4b35      	ldr	r3, [pc, #212]	; (8006354 <escribirSD+0x114>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4618      	mov	r0, r3
 8006282:	f7fa f961 	bl	8000548 <__aeabi_f2d>
 8006286:	4603      	mov	r3, r0
 8006288:	460c      	mov	r4, r1
 800628a:	461a      	mov	r2, r3
 800628c:	4623      	mov	r3, r4
 800628e:	4932      	ldr	r1, [pc, #200]	; (8006358 <escribirSD+0x118>)
 8006290:	4832      	ldr	r0, [pc, #200]	; (800635c <escribirSD+0x11c>)
 8006292:	f002 f88d 	bl	80083b0 <sprintf>
	sprintf(HumedadAireSD,"HumedadA:%2.2f %%g/m3\n",Humidity);
 8006296:	4b32      	ldr	r3, [pc, #200]	; (8006360 <escribirSD+0x120>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f7fa f954 	bl	8000548 <__aeabi_f2d>
 80062a0:	4603      	mov	r3, r0
 80062a2:	460c      	mov	r4, r1
 80062a4:	461a      	mov	r2, r3
 80062a6:	4623      	mov	r3, r4
 80062a8:	492e      	ldr	r1, [pc, #184]	; (8006364 <escribirSD+0x124>)
 80062aa:	482f      	ldr	r0, [pc, #188]	; (8006368 <escribirSD+0x128>)
 80062ac:	f002 f880 	bl	80083b0 <sprintf>
	sprintf(HumedadTierraSD,"HumedadT:%02d %%\n",humedadTierra);
 80062b0:	4b2e      	ldr	r3, [pc, #184]	; (800636c <escribirSD+0x12c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	461a      	mov	r2, r3
 80062b6:	492e      	ldr	r1, [pc, #184]	; (8006370 <escribirSD+0x130>)
 80062b8:	482e      	ldr	r0, [pc, #184]	; (8006374 <escribirSD+0x134>)
 80062ba:	f002 f879 	bl	80083b0 <sprintf>

	// Comprueba si la SD esta insertada
	if(UB_Fatfs_CheckMedia(MMC_0)==FATFS_OK)
 80062be:	2000      	movs	r0, #0
 80062c0:	f000 f920 	bl	8006504 <UB_Fatfs_CheckMedia>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d136      	bne.n	8006338 <escribirSD+0xf8>
	{
		// Media mounten
		if(UB_Fatfs_Mount(MMC_0)==FATFS_OK)
 80062ca:	2000      	movs	r0, #0
 80062cc:	f000 f938 	bl	8006540 <UB_Fatfs_Mount>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d126      	bne.n	8006324 <escribirSD+0xe4>
		{
			//Crea nuevo archivo para escribir
			if(UB_Fatfs_OpenFile(&Datos,"0:/Datos.txt", F_WR_NEW)==FATFS_OK)
 80062d6:	2202      	movs	r2, #2
 80062d8:	4927      	ldr	r1, [pc, #156]	; (8006378 <escribirSD+0x138>)
 80062da:	4828      	ldr	r0, [pc, #160]	; (800637c <escribirSD+0x13c>)
 80062dc:	f000 f98c 	bl	80065f8 <UB_Fatfs_OpenFile>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d11a      	bne.n	800631c <escribirSD+0xdc>
			{
				// Escribe en el archivo
				UB_Fatfs_WriteString(&Datos,FechaSD);
 80062e6:	4918      	ldr	r1, [pc, #96]	; (8006348 <escribirSD+0x108>)
 80062e8:	4824      	ldr	r0, [pc, #144]	; (800637c <escribirSD+0x13c>)
 80062ea:	f000 f9f2 	bl	80066d2 <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,HorarioSD);
 80062ee:	4918      	ldr	r1, [pc, #96]	; (8006350 <escribirSD+0x110>)
 80062f0:	4822      	ldr	r0, [pc, #136]	; (800637c <escribirSD+0x13c>)
 80062f2:	f000 f9ee 	bl	80066d2 <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,TemperaturaSD);
 80062f6:	4919      	ldr	r1, [pc, #100]	; (800635c <escribirSD+0x11c>)
 80062f8:	4820      	ldr	r0, [pc, #128]	; (800637c <escribirSD+0x13c>)
 80062fa:	f000 f9ea 	bl	80066d2 <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,HumedadAireSD);
 80062fe:	491a      	ldr	r1, [pc, #104]	; (8006368 <escribirSD+0x128>)
 8006300:	481e      	ldr	r0, [pc, #120]	; (800637c <escribirSD+0x13c>)
 8006302:	f000 f9e6 	bl	80066d2 <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,HumedadTierraSD);
 8006306:	491b      	ldr	r1, [pc, #108]	; (8006374 <escribirSD+0x134>)
 8006308:	481c      	ldr	r0, [pc, #112]	; (800637c <escribirSD+0x13c>)
 800630a:	f000 f9e2 	bl	80066d2 <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,"\n");
 800630e:	491c      	ldr	r1, [pc, #112]	; (8006380 <escribirSD+0x140>)
 8006310:	481a      	ldr	r0, [pc, #104]	; (800637c <escribirSD+0x13c>)
 8006312:	f000 f9de 	bl	80066d2 <UB_Fatfs_WriteString>

				// Cierra el archivo
				UB_Fatfs_CloseFile(&Datos);
 8006316:	4819      	ldr	r0, [pc, #100]	; (800637c <escribirSD+0x13c>)
 8006318:	f000 f9c1 	bl	800669e <UB_Fatfs_CloseFile>
			}
			// Media unmounten
			UB_Fatfs_UnMount(MMC_0);
 800631c:	2000      	movs	r0, #0
 800631e:	f000 f949 	bl	80065b4 <UB_Fatfs_UnMount>
		{
			UB_LCD_4x20_String(0,0,"NO SE ENCUENTRA");
			UB_LCD_4x20_String(0,1,"TARJETA");
		}
	}
}
 8006322:	e009      	b.n	8006338 <escribirSD+0xf8>
			UB_LCD_4x20_String(0,0,"NO SE ENCUENTRA");
 8006324:	4a17      	ldr	r2, [pc, #92]	; (8006384 <escribirSD+0x144>)
 8006326:	2100      	movs	r1, #0
 8006328:	2000      	movs	r0, #0
 800632a:	f000 fa16 	bl	800675a <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,1,"TARJETA");
 800632e:	4a16      	ldr	r2, [pc, #88]	; (8006388 <escribirSD+0x148>)
 8006330:	2101      	movs	r1, #1
 8006332:	2000      	movs	r0, #0
 8006334:	f000 fa11 	bl	800675a <UB_LCD_4x20_String>
}
 8006338:	bf00      	nop
 800633a:	3704      	adds	r7, #4
 800633c:	46bd      	mov	sp, r7
 800633e:	bd90      	pop	{r4, r7, pc}
 8006340:	20000d0c 	.word	0x20000d0c
 8006344:	0800b444 	.word	0x0800b444
 8006348:	20000a68 	.word	0x20000a68
 800634c:	0800b45c 	.word	0x0800b45c
 8006350:	20000a40 	.word	0x20000a40
 8006354:	200007a0 	.word	0x200007a0
 8006358:	0800b470 	.word	0x0800b470
 800635c:	20000a7c 	.word	0x20000a7c
 8006360:	200007a4 	.word	0x200007a4
 8006364:	0800b488 	.word	0x0800b488
 8006368:	20000a90 	.word	0x20000a90
 800636c:	20000784 	.word	0x20000784
 8006370:	0800b4a0 	.word	0x0800b4a0
 8006374:	20000a54 	.word	0x20000a54
 8006378:	0800b4b4 	.word	0x0800b4b4
 800637c:	20000aa4 	.word	0x20000aa4
 8006380:	0800b4c4 	.word	0x0800b4c4
 8006384:	0800b4c8 	.word	0x0800b4c8
 8006388:	0800b4d8 	.word	0x0800b4d8

0800638c <TM_RTC_RequestHandler>:

void TM_RTC_RequestHandler()
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
	if(DataTime.hours==HoraAlarmaInicio && DataTime.minutes==MinutosAlarmaInicio)
 8006390:	4b13      	ldr	r3, [pc, #76]	; (80063e0 <TM_RTC_RequestHandler+0x54>)
 8006392:	795b      	ldrb	r3, [r3, #5]
 8006394:	461a      	mov	r2, r3
 8006396:	4b13      	ldr	r3, [pc, #76]	; (80063e4 <TM_RTC_RequestHandler+0x58>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d10b      	bne.n	80063b6 <TM_RTC_RequestHandler+0x2a>
 800639e:	4b10      	ldr	r3, [pc, #64]	; (80063e0 <TM_RTC_RequestHandler+0x54>)
 80063a0:	791b      	ldrb	r3, [r3, #4]
 80063a2:	461a      	mov	r2, r3
 80063a4:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <TM_RTC_RequestHandler+0x5c>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d104      	bne.n	80063b6 <TM_RTC_RequestHandler+0x2a>
	{
		GPIO_SetBits(GPIOE,GPIO_Pin_7);
 80063ac:	2180      	movs	r1, #128	; 0x80
 80063ae:	480f      	ldr	r0, [pc, #60]	; (80063ec <TM_RTC_RequestHandler+0x60>)
 80063b0:	f7fb f99c 	bl	80016ec <GPIO_SetBits>
	}
	else if(DataTime.hours==HoraAlarmaFinal && DataTime.minutes==MinutosAlarmaFinal)
	{
		GPIO_ResetBits(GPIOE,GPIO_Pin_7);
	}
}
 80063b4:	e011      	b.n	80063da <TM_RTC_RequestHandler+0x4e>
	else if(DataTime.hours==HoraAlarmaFinal && DataTime.minutes==MinutosAlarmaFinal)
 80063b6:	4b0a      	ldr	r3, [pc, #40]	; (80063e0 <TM_RTC_RequestHandler+0x54>)
 80063b8:	795b      	ldrb	r3, [r3, #5]
 80063ba:	461a      	mov	r2, r3
 80063bc:	4b0c      	ldr	r3, [pc, #48]	; (80063f0 <TM_RTC_RequestHandler+0x64>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d10a      	bne.n	80063da <TM_RTC_RequestHandler+0x4e>
 80063c4:	4b06      	ldr	r3, [pc, #24]	; (80063e0 <TM_RTC_RequestHandler+0x54>)
 80063c6:	791b      	ldrb	r3, [r3, #4]
 80063c8:	461a      	mov	r2, r3
 80063ca:	4b0a      	ldr	r3, [pc, #40]	; (80063f4 <TM_RTC_RequestHandler+0x68>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d103      	bne.n	80063da <TM_RTC_RequestHandler+0x4e>
		GPIO_ResetBits(GPIOE,GPIO_Pin_7);
 80063d2:	2180      	movs	r1, #128	; 0x80
 80063d4:	4805      	ldr	r0, [pc, #20]	; (80063ec <TM_RTC_RequestHandler+0x60>)
 80063d6:	f7fb f998 	bl	800170a <GPIO_ResetBits>
}
 80063da:	bf00      	nop
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	20000d0c 	.word	0x20000d0c
 80063e4:	20000788 	.word	0x20000788
 80063e8:	20000790 	.word	0x20000790
 80063ec:	40021000 	.word	0x40021000
 80063f0:	2000078c 	.word	0x2000078c
 80063f4:	20000794 	.word	0x20000794

080063f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80063f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006430 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80063fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80063fe:	e003      	b.n	8006408 <LoopCopyDataInit>

08006400 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006400:	4b0c      	ldr	r3, [pc, #48]	; (8006434 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006402:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006404:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006406:	3104      	adds	r1, #4

08006408 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006408:	480b      	ldr	r0, [pc, #44]	; (8006438 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800640a:	4b0c      	ldr	r3, [pc, #48]	; (800643c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800640c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800640e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006410:	d3f6      	bcc.n	8006400 <CopyDataInit>
  ldr  r2, =_sbss
 8006412:	4a0b      	ldr	r2, [pc, #44]	; (8006440 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006414:	e002      	b.n	800641c <LoopFillZerobss>

08006416 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006416:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006418:	f842 3b04 	str.w	r3, [r2], #4

0800641c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800641c:	4b09      	ldr	r3, [pc, #36]	; (8006444 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800641e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006420:	d3f9      	bcc.n	8006416 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006422:	f001 faed 	bl	8007a00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006426:	f001 ff9f 	bl	8008368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800642a:	f7fe fe3b 	bl	80050a4 <main>
  bx  lr    
 800642e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006430:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006434:	0800b7e8 	.word	0x0800b7e8
  ldr  r0, =_sdata
 8006438:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800643c:	20000740 	.word	0x20000740
  ldr  r2, =_sbss
 8006440:	20000740 	.word	0x20000740
  ldr  r3, = _ebss
 8006444:	20000d70 	.word	0x20000d70

08006448 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006448:	e7fe      	b.n	8006448 <ADC_IRQHandler>

0800644a <UB_ATADrive_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die ATA-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_ATADrive_Init(void)
{
 800644a:	b480      	push	{r7}
 800644c:	af00      	add	r7, sp, #0

}
 800644e:	bf00      	nop
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <ATA_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_initialize(void)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 800645e:	f04f 33ff 	mov.w	r3, #4294967295
 8006462:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8006464:	687b      	ldr	r3, [r7, #4]
}
 8006466:	4618      	mov	r0, r3
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <ATA_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_status(void)
{
 8006472:	b480      	push	{r7}
 8006474:	b083      	sub	sp, #12
 8006476:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8006478:	f04f 33ff 	mov.w	r3, #4294967295
 800647c:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 800647e:	687b      	ldr	r3, [r7, #4]
}
 8006480:	4618      	mov	r0, r3
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <ATA_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	4613      	mov	r3, r2
 8006498:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 80064a0:	697b      	ldr	r3, [r7, #20]
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	371c      	adds	r7, #28
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr

080064ae <ATA_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 80064ae:	b480      	push	{r7}
 80064b0:	b087      	sub	sp, #28
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	60f8      	str	r0, [r7, #12]
 80064b6:	60b9      	str	r1, [r7, #8]
 80064b8:	4613      	mov	r3, r2
 80064ba:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 80064bc:	f04f 33ff 	mov.w	r3, #4294967295
 80064c0:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 80064c2:	697b      	ldr	r3, [r7, #20]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	371c      	adds	r7, #28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <ATA_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_ioctl(BYTE cmd, void *buff)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	4603      	mov	r3, r0
 80064d8:	6039      	str	r1, [r7, #0]
 80064da:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 80064dc:	f04f 33ff 	mov.w	r3, #4294967295
 80064e0:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 80064e2:	68fb      	ldr	r3, [r7, #12]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3714      	adds	r7, #20
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <UB_Fatfs_Init>:
//--------------------------------------------------------------
// Init-Funktion
// (init aller Systeme)
//--------------------------------------------------------------
void UB_Fatfs_Init(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
  // inicializo SDCard-Funktionen
  UB_SDCard_Init();
 80064f4:	f000 fb56 	bl	8006ba4 <UB_SDCard_Init>
  // inicializo USB-Funktionen
  UB_USBDisk_Init();
 80064f8:	f001 f9fe 	bl	80078f8 <UB_USBDisk_Init>
  // init der Hardware fuer die ATA-Funktionen
  UB_ATADrive_Init();
 80064fc:	f7ff ffa5 	bl	800644a <UB_ATADrive_Init>
}
 8006500:	bf00      	nop
 8006502:	bd80      	pop	{r7, pc}

08006504 <UB_Fatfs_CheckMedia>:
// Return Wert :
//     FATFS_OK    => Medium eingelegt
//  FATFS_NO_MEDIA => kein Medium eingelegt
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CheckMedia(MEDIA_t dev)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	4603      	mov	r3, r0
 800650c:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_NO_MEDIA;
 800650e:	2301      	movs	r3, #1
 8006510:	73fb      	strb	r3, [r7, #15]
  uint8_t check=SD_NOT_PRESENT;
 8006512:	2300      	movs	r3, #0
 8006514:	73bb      	strb	r3, [r7, #14]

  // Verifica si hay sd insertada
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 8006516:	79fb      	ldrb	r3, [r7, #7]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d103      	bne.n	8006524 <UB_Fatfs_CheckMedia+0x20>
 800651c:	f000 fb5a 	bl	8006bd4 <UB_SDCard_CheckMedia>
 8006520:	4603      	mov	r3, r0
 8006522:	73bb      	strb	r3, [r7, #14]
  if(check==SD_PRESENT) {
 8006524:	7bbb      	ldrb	r3, [r7, #14]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d102      	bne.n	8006530 <UB_Fatfs_CheckMedia+0x2c>
    ret_wert=FATFS_OK;
 800652a:	2300      	movs	r3, #0
 800652c:	73fb      	strb	r3, [r7, #15]
 800652e:	e001      	b.n	8006534 <UB_Fatfs_CheckMedia+0x30>
  }
  else {
    ret_wert=FATFS_NO_MEDIA;
 8006530:	2301      	movs	r3, #1
 8006532:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 8006534:	7bfb      	ldrb	r3, [r7, #15]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
	...

08006540 <UB_Fatfs_Mount>:
//     FATFS_OK       => no hay error
//  FATFS_MOUNT_ERR   => error
//  FATFS_GETFREE_ERR => error
//--------------------------------------------------------------
FATFS_t UB_Fatfs_Mount(MEDIA_t dev)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b086      	sub	sp, #24
 8006544:	af00      	add	r7, sp, #0
 8006546:	4603      	mov	r3, r0
 8006548:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 800654a:	2302      	movs	r3, #2
 800654c:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 800654e:	2313      	movs	r3, #19
 8006550:	75bb      	strb	r3, [r7, #22]
  DWORD fre_clust;
  FATFS	*fs;

  if(dev==MMC_0) check=f_mount(&FileSystemObject, "", 0);
 8006552:	79fb      	ldrb	r3, [r7, #7]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d106      	bne.n	8006566 <UB_Fatfs_Mount+0x26>
 8006558:	2200      	movs	r2, #0
 800655a:	4913      	ldr	r1, [pc, #76]	; (80065a8 <UB_Fatfs_Mount+0x68>)
 800655c:	4813      	ldr	r0, [pc, #76]	; (80065ac <UB_Fatfs_Mount+0x6c>)
 800655e:	f7fd ff33 	bl	80043c8 <f_mount>
 8006562:	4603      	mov	r3, r0
 8006564:	75bb      	strb	r3, [r7, #22]
  if(check == FR_OK)
 8006566:	7dbb      	ldrb	r3, [r7, #22]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d115      	bne.n	8006598 <UB_Fatfs_Mount+0x58>
  {
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d109      	bne.n	8006586 <UB_Fatfs_Mount+0x46>
 8006572:	f107 020c 	add.w	r2, r7, #12
 8006576:	f107 0310 	add.w	r3, r7, #16
 800657a:	4619      	mov	r1, r3
 800657c:	480c      	ldr	r0, [pc, #48]	; (80065b0 <UB_Fatfs_Mount+0x70>)
 800657e:	f7fe fc0a 	bl	8004d96 <f_getfree>
 8006582:	4603      	mov	r3, r0
 8006584:	75bb      	strb	r3, [r7, #22]
    if(check == FR_OK)
 8006586:	7dbb      	ldrb	r3, [r7, #22]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d102      	bne.n	8006592 <UB_Fatfs_Mount+0x52>
    {
      ret_wert=FATFS_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	75fb      	strb	r3, [r7, #23]
 8006590:	e004      	b.n	800659c <UB_Fatfs_Mount+0x5c>
    }
    else
    {
      ret_wert=FATFS_GETFREE_ERR;
 8006592:	2303      	movs	r3, #3
 8006594:	75fb      	strb	r3, [r7, #23]
 8006596:	e001      	b.n	800659c <UB_Fatfs_Mount+0x5c>
    }
  }
  else
  {
    ret_wert=FATFS_MOUNT_ERR;
 8006598:	2302      	movs	r3, #2
 800659a:	75fb      	strb	r3, [r7, #23]
  }

  return(ret_wert);
 800659c:	7dfb      	ldrb	r3, [r7, #23]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	0800b4e0 	.word	0x0800b4e0
 80065ac:	200007b0 	.word	0x200007b0
 80065b0:	0800b4e4 	.word	0x0800b4e4

080065b4 <UB_Fatfs_UnMount>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_MOUNT_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_UnMount(MEDIA_t dev)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	4603      	mov	r3, r0
 80065bc:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 80065be:	2302      	movs	r3, #2
 80065c0:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 80065c2:	2313      	movs	r3, #19
 80065c4:	73bb      	strb	r3, [r7, #14]

  if(dev==MMC_0) check=f_mount(NULL,"",0);
 80065c6:	79fb      	ldrb	r3, [r7, #7]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d106      	bne.n	80065da <UB_Fatfs_UnMount+0x26>
 80065cc:	2200      	movs	r2, #0
 80065ce:	4909      	ldr	r1, [pc, #36]	; (80065f4 <UB_Fatfs_UnMount+0x40>)
 80065d0:	2000      	movs	r0, #0
 80065d2:	f7fd fef9 	bl	80043c8 <f_mount>
 80065d6:	4603      	mov	r3, r0
 80065d8:	73bb      	strb	r3, [r7, #14]
  if(check == FR_OK)
 80065da:	7bbb      	ldrb	r3, [r7, #14]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d102      	bne.n	80065e6 <UB_Fatfs_UnMount+0x32>
  {
    ret_wert=FATFS_OK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	73fb      	strb	r3, [r7, #15]
 80065e4:	e001      	b.n	80065ea <UB_Fatfs_UnMount+0x36>
  }
  else
  {
    ret_wert=FATFS_MOUNT_ERR;
 80065e6:	2302      	movs	r3, #2
 80065e8:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 80065ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	0800b4e0 	.word	0x0800b4e0

080065f8 <UB_Fatfs_OpenFile>:
//     FATFS_OK    => kein Fehler
//  FATFS_OPEN_ERR => Fehler
//  FATFS_SEEK_ERR => Fehler bei WR und WR_NEW
//--------------------------------------------------------------
FATFS_t UB_Fatfs_OpenFile(FIL* fp, const char* name, FMODE_t mode)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_OPEN_ERR;
 8006606:	2305      	movs	r3, #5
 8006608:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 800660a:	2313      	movs	r3, #19
 800660c:	75bb      	strb	r3, [r7, #22]

  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 800660e:	79fb      	ldrb	r3, [r7, #7]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d106      	bne.n	8006622 <UB_Fatfs_OpenFile+0x2a>
 8006614:	2201      	movs	r2, #1
 8006616:	68b9      	ldr	r1, [r7, #8]
 8006618:	68f8      	ldr	r0, [r7, #12]
 800661a:	f7fd ff19 	bl	8004450 <f_open>
 800661e:	4603      	mov	r3, r0
 8006620:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 8006622:	79fb      	ldrb	r3, [r7, #7]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d106      	bne.n	8006636 <UB_Fatfs_OpenFile+0x3e>
 8006628:	2202      	movs	r2, #2
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f7fd ff0f 	bl	8004450 <f_open>
 8006632:	4603      	mov	r3, r0
 8006634:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	2b02      	cmp	r3, #2
 800663a:	d106      	bne.n	800664a <UB_Fatfs_OpenFile+0x52>
 800663c:	2212      	movs	r2, #18
 800663e:	68b9      	ldr	r1, [r7, #8]
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f7fd ff05 	bl	8004450 <f_open>
 8006646:	4603      	mov	r3, r0
 8006648:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	2b03      	cmp	r3, #3
 800664e:	d106      	bne.n	800665e <UB_Fatfs_OpenFile+0x66>
 8006650:	220a      	movs	r2, #10
 8006652:	68b9      	ldr	r1, [r7, #8]
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f7fd fefb 	bl	8004450 <f_open>
 800665a:	4603      	mov	r3, r0
 800665c:	75bb      	strb	r3, [r7, #22]

  if(check==FR_OK)
 800665e:	7dbb      	ldrb	r3, [r7, #22]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d115      	bne.n	8006690 <UB_Fatfs_OpenFile+0x98>
  {
    ret_wert=FATFS_OK;
 8006664:	2300      	movs	r3, #0
 8006666:	75fb      	strb	r3, [r7, #23]
    if((mode==F_WR) || (mode==F_WR_NEW))
 8006668:	79fb      	ldrb	r3, [r7, #7]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d002      	beq.n	8006674 <UB_Fatfs_OpenFile+0x7c>
 800666e:	79fb      	ldrb	r3, [r7, #7]
 8006670:	2b02      	cmp	r3, #2
 8006672:	d10f      	bne.n	8006694 <UB_Fatfs_OpenFile+0x9c>
    {
      // Pointer ans Ende vom File stellen
      check = f_lseek(fp, f_size(fp));
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	4619      	mov	r1, r3
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f7fe fa58 	bl	8004b30 <f_lseek>
 8006680:	4603      	mov	r3, r0
 8006682:	75bb      	strb	r3, [r7, #22]
      if(check!=FR_OK)
 8006684:	7dbb      	ldrb	r3, [r7, #22]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d004      	beq.n	8006694 <UB_Fatfs_OpenFile+0x9c>
      {
        ret_wert=FATFS_SEEK_ERR;
 800668a:	2308      	movs	r3, #8
 800668c:	75fb      	strb	r3, [r7, #23]
 800668e:	e001      	b.n	8006694 <UB_Fatfs_OpenFile+0x9c>
      }
    }
  }
  else {
    ret_wert=FATFS_OPEN_ERR;
 8006690:	2305      	movs	r3, #5
 8006692:	75fb      	strb	r3, [r7, #23]
  }   

  return(ret_wert);
 8006694:	7dfb      	ldrb	r3, [r7, #23]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3718      	adds	r7, #24
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <UB_Fatfs_CloseFile>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_CLOSE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CloseFile(FIL* fp)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b084      	sub	sp, #16
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  FATFS_t ret_wert=FATFS_CLOSE_ERR;
 80066a6:	2306      	movs	r3, #6
 80066a8:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 80066aa:	2313      	movs	r3, #19
 80066ac:	73bb      	strb	r3, [r7, #14]

  check=f_close(fp);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f7fe fa22 	bl	8004af8 <f_close>
 80066b4:	4603      	mov	r3, r0
 80066b6:	73bb      	strb	r3, [r7, #14]

  if(check==FR_OK) {
 80066b8:	7bbb      	ldrb	r3, [r7, #14]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d102      	bne.n	80066c4 <UB_Fatfs_CloseFile+0x26>
    ret_wert=FATFS_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	73fb      	strb	r3, [r7, #15]
 80066c2:	e001      	b.n	80066c8 <UB_Fatfs_CloseFile+0x2a>
  }
  else {
    ret_wert=FATFS_CLOSE_ERR;
 80066c4:	2306      	movs	r3, #6
 80066c6:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3710      	adds	r7, #16
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}

080066d2 <UB_Fatfs_WriteString>:
// Return Wert :
//     FATFS_OK    => kein Fehler
//  FATFS_PUTS_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_WriteString(FIL* fp, const char* text)
{
 80066d2:	b580      	push	{r7, lr}
 80066d4:	b084      	sub	sp, #16
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	6039      	str	r1, [r7, #0]
  FATFS_t ret_wert=FATFS_PUTS_ERR;
 80066dc:	2307      	movs	r3, #7
 80066de:	73fb      	strb	r3, [r7, #15]
  int check=0;
 80066e0:	2300      	movs	r3, #0
 80066e2:	60bb      	str	r3, [r7, #8]

  check=f_puts(text, fp);
 80066e4:	6879      	ldr	r1, [r7, #4]
 80066e6:	6838      	ldr	r0, [r7, #0]
 80066e8:	f7fe fc56 	bl	8004f98 <f_puts>
 80066ec:	60b8      	str	r0, [r7, #8]

  if(check>=0) {
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	db02      	blt.n	80066fa <UB_Fatfs_WriteString+0x28>
    ret_wert=FATFS_OK;
 80066f4:	2300      	movs	r3, #0
 80066f6:	73fb      	strb	r3, [r7, #15]
 80066f8:	e001      	b.n	80066fe <UB_Fatfs_WriteString+0x2c>
    // Zeilenendekennung hinzufuegen
   // f_putc('\n', fp);
  }
  else {
    ret_wert=FATFS_PUTS_ERR;
 80066fa:	2307      	movs	r3, #7
 80066fc:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006700:	4618      	mov	r0, r3
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <UB_LCD_4x20_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Init(void)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_4x20_InitIO();
 800670c:	f000 f844 	bl	8006798 <P_LCD_4x20_InitIO>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_INIT_PAUSE);
 8006710:	480b      	ldr	r0, [pc, #44]	; (8006740 <UB_LCD_4x20_Init+0x38>)
 8006712:	f000 fa36 	bl	8006b82 <P_LCD_4x20_Delay>
  // Init Sequenz starten
  P_LCD_4x20_InitSequenz();
 8006716:	f000 f8e5 	bl	80068e4 <P_LCD_4x20_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_4x20_Cmd(TLCD_CMD_INIT_DISPLAY);
 800671a:	2028      	movs	r0, #40	; 0x28
 800671c:	f000 f916 	bl	800694c <P_LCD_4x20_Cmd>
  P_LCD_4x20_Cmd(TLCD_CMD_ENTRY_MODE);
 8006720:	2006      	movs	r0, #6
 8006722:	f000 f913 	bl	800694c <P_LCD_4x20_Cmd>
  // Display einschalten
  P_LCD_4x20_Cmd(TLCD_CMD_DISP_M1);
 8006726:	200c      	movs	r0, #12
 8006728:	f000 f910 	bl	800694c <P_LCD_4x20_Cmd>
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 800672c:	2001      	movs	r0, #1
 800672e:	f000 f90d 	bl	800694c <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006732:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006736:	f000 fa24 	bl	8006b82 <P_LCD_4x20_Delay>
}
 800673a:	bf00      	nop
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	000186a0 	.word	0x000186a0

08006744 <UB_LCD_4x20_Clear>:

//--------------------------------------------------------------
// Lscht das Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Clear(void)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	af00      	add	r7, sp, #0
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 8006748:	2001      	movs	r0, #1
 800674a:	f000 f8ff 	bl	800694c <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 800674e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006752:	f000 fa16 	bl	8006b82 <P_LCD_4x20_Delay>
}
 8006756:	bf00      	nop
 8006758:	bd80      	pop	{r7, pc}

0800675a <UB_LCD_4x20_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_4x20_String(uint8_t x, uint8_t y, char *ptr)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b082      	sub	sp, #8
 800675e:	af00      	add	r7, sp, #0
 8006760:	4603      	mov	r3, r0
 8006762:	603a      	str	r2, [r7, #0]
 8006764:	71fb      	strb	r3, [r7, #7]
 8006766:	460b      	mov	r3, r1
 8006768:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_4x20_Cursor(x,y);
 800676a:	79ba      	ldrb	r2, [r7, #6]
 800676c:	79fb      	ldrb	r3, [r7, #7]
 800676e:	4611      	mov	r1, r2
 8006770:	4618      	mov	r0, r3
 8006772:	f000 f9c9 	bl	8006b08 <P_LCD_4x20_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8006776:	e007      	b.n	8006788 <UB_LCD_4x20_String+0x2e>
    P_LCD_4x20_Data(*ptr);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	4618      	mov	r0, r3
 800677e:	f000 f954 	bl	8006a2a <P_LCD_4x20_Data>
    ptr++;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	3301      	adds	r3, #1
 8006786:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1f3      	bne.n	8006778 <UB_LCD_4x20_String+0x1e>
  }
}
 8006790:	bf00      	nop
 8006792:	3708      	adds	r7, #8
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <P_LCD_4x20_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_4x20_InitIO(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 800679e:	2300      	movs	r3, #0
 80067a0:	73fb      	strb	r3, [r7, #15]
 80067a2:	e043      	b.n	800682c <P_LCD_4x20_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_4X20[lcd_pin].TLCD_CLK, ENABLE);
 80067a4:	7bfa      	ldrb	r2, [r7, #15]
 80067a6:	4925      	ldr	r1, [pc, #148]	; (800683c <P_LCD_4x20_InitIO+0xa4>)
 80067a8:	4613      	mov	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	440b      	add	r3, r1
 80067b2:	330c      	adds	r3, #12
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2101      	movs	r1, #1
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7fb f897 	bl	80018ec <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_4X20[lcd_pin].TLCD_PIN;
 80067be:	7bfa      	ldrb	r2, [r7, #15]
 80067c0:	491e      	ldr	r1, [pc, #120]	; (800683c <P_LCD_4x20_InitIO+0xa4>)
 80067c2:	4613      	mov	r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	440b      	add	r3, r1
 80067cc:	3308      	adds	r3, #8
 80067ce:	881b      	ldrh	r3, [r3, #0]
 80067d0:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80067d2:	2301      	movs	r3, #1
 80067d4:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80067d6:	2300      	movs	r3, #0
 80067d8:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80067da:	2301      	movs	r3, #1
 80067dc:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80067de:	2302      	movs	r3, #2
 80067e0:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_4X20[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 80067e2:	7bfa      	ldrb	r2, [r7, #15]
 80067e4:	4915      	ldr	r1, [pc, #84]	; (800683c <P_LCD_4x20_InitIO+0xa4>)
 80067e6:	4613      	mov	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4413      	add	r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	440b      	add	r3, r1
 80067f0:	3304      	adds	r3, #4
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	1d3a      	adds	r2, r7, #4
 80067f6:	4611      	mov	r1, r2
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7fa feb5 	bl	8001568 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_4X20[lcd_pin].TLCD_INIT==Bit_RESET) {
 80067fe:	7bfa      	ldrb	r2, [r7, #15]
 8006800:	490e      	ldr	r1, [pc, #56]	; (800683c <P_LCD_4x20_InitIO+0xa4>)
 8006802:	4613      	mov	r3, r2
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	4413      	add	r3, r2
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	440b      	add	r3, r1
 800680c:	3310      	adds	r3, #16
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d104      	bne.n	800681e <P_LCD_4x20_InitIO+0x86>
      P_LCD_4x20_PinLo(lcd_pin);
 8006814:	7bfb      	ldrb	r3, [r7, #15]
 8006816:	4618      	mov	r0, r3
 8006818:	f000 f812 	bl	8006840 <P_LCD_4x20_PinLo>
 800681c:	e003      	b.n	8006826 <P_LCD_4x20_InitIO+0x8e>
    }
    else {
      P_LCD_4x20_PinHi(lcd_pin);
 800681e:	7bfb      	ldrb	r3, [r7, #15]
 8006820:	4618      	mov	r0, r3
 8006822:	f000 f82d 	bl	8006880 <P_LCD_4x20_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8006826:	7bfb      	ldrb	r3, [r7, #15]
 8006828:	3301      	adds	r3, #1
 800682a:	73fb      	strb	r3, [r7, #15]
 800682c:	7bfb      	ldrb	r3, [r7, #15]
 800682e:	2b05      	cmp	r3, #5
 8006830:	d9b8      	bls.n	80067a4 <P_LCD_4x20_InitIO+0xc>
    }
  }  
}
 8006832:	bf00      	nop
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	20000008 	.word	0x20000008

08006840 <P_LCD_4x20_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinLo(TLCD_NAME_t lcd_pin)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	4603      	mov	r3, r0
 8006848:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRH = LCD_4X20[lcd_pin].TLCD_PIN;
 800684a:	79fa      	ldrb	r2, [r7, #7]
 800684c:	490b      	ldr	r1, [pc, #44]	; (800687c <P_LCD_4x20_PinLo+0x3c>)
 800684e:	4613      	mov	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4413      	add	r3, r2
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	440b      	add	r3, r1
 8006858:	3304      	adds	r3, #4
 800685a:	6819      	ldr	r1, [r3, #0]
 800685c:	79fa      	ldrb	r2, [r7, #7]
 800685e:	4807      	ldr	r0, [pc, #28]	; (800687c <P_LCD_4x20_PinLo+0x3c>)
 8006860:	4613      	mov	r3, r2
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4413      	add	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4403      	add	r3, r0
 800686a:	3308      	adds	r3, #8
 800686c:	881b      	ldrh	r3, [r3, #0]
 800686e:	834b      	strh	r3, [r1, #26]
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr
 800687c:	20000008 	.word	0x20000008

08006880 <P_LCD_4x20_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinHi(TLCD_NAME_t lcd_pin)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRL = LCD_4X20[lcd_pin].TLCD_PIN;
 800688a:	79fa      	ldrb	r2, [r7, #7]
 800688c:	490b      	ldr	r1, [pc, #44]	; (80068bc <P_LCD_4x20_PinHi+0x3c>)
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	3304      	adds	r3, #4
 800689a:	6819      	ldr	r1, [r3, #0]
 800689c:	79fa      	ldrb	r2, [r7, #7]
 800689e:	4807      	ldr	r0, [pc, #28]	; (80068bc <P_LCD_4x20_PinHi+0x3c>)
 80068a0:	4613      	mov	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	4413      	add	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4403      	add	r3, r0
 80068aa:	3308      	adds	r3, #8
 80068ac:	881b      	ldrh	r3, [r3, #0]
 80068ae:	830b      	strh	r3, [r1, #24]
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	20000008 	.word	0x20000008

080068c0 <P_LCD_4x20_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_4x20_Clk(void)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_4x20_PinHi(TLCD_E);
 80068c4:	2001      	movs	r0, #1
 80068c6:	f7ff ffdb 	bl	8006880 <P_LCD_4x20_PinHi>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 80068ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80068ce:	f000 f958 	bl	8006b82 <P_LCD_4x20_Delay>
  // Pin-E auf Lo
  P_LCD_4x20_PinLo(TLCD_E);
 80068d2:	2001      	movs	r0, #1
 80068d4:	f7ff ffb4 	bl	8006840 <P_LCD_4x20_PinLo>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 80068d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80068dc:	f000 f951 	bl	8006b82 <P_LCD_4x20_Delay>
}
 80068e0:	bf00      	nop
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <P_LCD_4x20_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_4x20_InitSequenz(void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_4x20_PinHi(TLCD_D4);
 80068e8:	2002      	movs	r0, #2
 80068ea:	f7ff ffc9 	bl	8006880 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinHi(TLCD_D5);
 80068ee:	2003      	movs	r0, #3
 80068f0:	f7ff ffc6 	bl	8006880 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 80068f4:	2004      	movs	r0, #4
 80068f6:	f7ff ffa3 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 80068fa:	2005      	movs	r0, #5
 80068fc:	f7ff ffa0 	bl	8006840 <P_LCD_4x20_PinLo>
  // Erster Init Impuls
  P_LCD_4x20_Clk();
 8006900:	f7ff ffde 	bl	80068c0 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006904:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006908:	f000 f93b 	bl	8006b82 <P_LCD_4x20_Delay>
  // Zweiter Init Impuls
  P_LCD_4x20_Clk();
 800690c:	f7ff ffd8 	bl	80068c0 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006910:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006914:	f000 f935 	bl	8006b82 <P_LCD_4x20_Delay>
  // Dritter Init Impuls
  P_LCD_4x20_Clk();
 8006918:	f7ff ffd2 	bl	80068c0 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 800691c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006920:	f000 f92f 	bl	8006b82 <P_LCD_4x20_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_4x20_PinLo(TLCD_D4);
 8006924:	2002      	movs	r0, #2
 8006926:	f7ff ff8b 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinHi(TLCD_D5);
 800692a:	2003      	movs	r0, #3
 800692c:	f7ff ffa8 	bl	8006880 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 8006930:	2004      	movs	r0, #4
 8006932:	f7ff ff85 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 8006936:	2005      	movs	r0, #5
 8006938:	f7ff ff82 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 800693c:	f7ff ffc0 	bl	80068c0 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006940:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006944:	f000 f91d 	bl	8006b82 <P_LCD_4x20_Delay>
}
 8006948:	bf00      	nop
 800694a:	bd80      	pop	{r7, pc}

0800694c <P_LCD_4x20_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Cmd(uint8_t wert)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	4603      	mov	r3, r0
 8006954:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_4x20_PinLo(TLCD_RS);
 8006956:	2000      	movs	r0, #0
 8006958:	f7ff ff72 	bl	8006840 <P_LCD_4x20_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 800695c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006960:	2b00      	cmp	r3, #0
 8006962:	da03      	bge.n	800696c <P_LCD_4x20_Cmd+0x20>
 8006964:	2005      	movs	r0, #5
 8006966:	f7ff ff8b 	bl	8006880 <P_LCD_4x20_PinHi>
 800696a:	e002      	b.n	8006972 <P_LCD_4x20_Cmd+0x26>
 800696c:	2005      	movs	r0, #5
 800696e:	f7ff ff67 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8006972:	79fb      	ldrb	r3, [r7, #7]
 8006974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <P_LCD_4x20_Cmd+0x38>
 800697c:	2004      	movs	r0, #4
 800697e:	f7ff ff7f 	bl	8006880 <P_LCD_4x20_PinHi>
 8006982:	e002      	b.n	800698a <P_LCD_4x20_Cmd+0x3e>
 8006984:	2004      	movs	r0, #4
 8006986:	f7ff ff5b 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 800698a:	79fb      	ldrb	r3, [r7, #7]
 800698c:	f003 0320 	and.w	r3, r3, #32
 8006990:	2b00      	cmp	r3, #0
 8006992:	d003      	beq.n	800699c <P_LCD_4x20_Cmd+0x50>
 8006994:	2003      	movs	r0, #3
 8006996:	f7ff ff73 	bl	8006880 <P_LCD_4x20_PinHi>
 800699a:	e002      	b.n	80069a2 <P_LCD_4x20_Cmd+0x56>
 800699c:	2003      	movs	r0, #3
 800699e:	f7ff ff4f 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 80069a2:	79fb      	ldrb	r3, [r7, #7]
 80069a4:	f003 0310 	and.w	r3, r3, #16
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <P_LCD_4x20_Cmd+0x68>
 80069ac:	2002      	movs	r0, #2
 80069ae:	f7ff ff67 	bl	8006880 <P_LCD_4x20_PinHi>
 80069b2:	e002      	b.n	80069ba <P_LCD_4x20_Cmd+0x6e>
 80069b4:	2002      	movs	r0, #2
 80069b6:	f7ff ff43 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 80069ba:	f7ff ff81 	bl	80068c0 <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 80069be:	79fb      	ldrb	r3, [r7, #7]
 80069c0:	f003 0308 	and.w	r3, r3, #8
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d003      	beq.n	80069d0 <P_LCD_4x20_Cmd+0x84>
 80069c8:	2005      	movs	r0, #5
 80069ca:	f7ff ff59 	bl	8006880 <P_LCD_4x20_PinHi>
 80069ce:	e002      	b.n	80069d6 <P_LCD_4x20_Cmd+0x8a>
 80069d0:	2005      	movs	r0, #5
 80069d2:	f7ff ff35 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	f003 0304 	and.w	r3, r3, #4
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d003      	beq.n	80069e8 <P_LCD_4x20_Cmd+0x9c>
 80069e0:	2004      	movs	r0, #4
 80069e2:	f7ff ff4d 	bl	8006880 <P_LCD_4x20_PinHi>
 80069e6:	e002      	b.n	80069ee <P_LCD_4x20_Cmd+0xa2>
 80069e8:	2004      	movs	r0, #4
 80069ea:	f7ff ff29 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 80069ee:	79fb      	ldrb	r3, [r7, #7]
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d003      	beq.n	8006a00 <P_LCD_4x20_Cmd+0xb4>
 80069f8:	2003      	movs	r0, #3
 80069fa:	f7ff ff41 	bl	8006880 <P_LCD_4x20_PinHi>
 80069fe:	e002      	b.n	8006a06 <P_LCD_4x20_Cmd+0xba>
 8006a00:	2003      	movs	r0, #3
 8006a02:	f7ff ff1d 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8006a06:	79fb      	ldrb	r3, [r7, #7]
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d003      	beq.n	8006a18 <P_LCD_4x20_Cmd+0xcc>
 8006a10:	2002      	movs	r0, #2
 8006a12:	f7ff ff35 	bl	8006880 <P_LCD_4x20_PinHi>
 8006a16:	e002      	b.n	8006a1e <P_LCD_4x20_Cmd+0xd2>
 8006a18:	2002      	movs	r0, #2
 8006a1a:	f7ff ff11 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8006a1e:	f7ff ff4f 	bl	80068c0 <P_LCD_4x20_Clk>
}
 8006a22:	bf00      	nop
 8006a24:	3708      	adds	r7, #8
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <P_LCD_4x20_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Data(uint8_t wert)
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b082      	sub	sp, #8
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	4603      	mov	r3, r0
 8006a32:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_4x20_PinHi(TLCD_RS);
 8006a34:	2000      	movs	r0, #0
 8006a36:	f7ff ff23 	bl	8006880 <P_LCD_4x20_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8006a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	da03      	bge.n	8006a4a <P_LCD_4x20_Data+0x20>
 8006a42:	2005      	movs	r0, #5
 8006a44:	f7ff ff1c 	bl	8006880 <P_LCD_4x20_PinHi>
 8006a48:	e002      	b.n	8006a50 <P_LCD_4x20_Data+0x26>
 8006a4a:	2005      	movs	r0, #5
 8006a4c:	f7ff fef8 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8006a50:	79fb      	ldrb	r3, [r7, #7]
 8006a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <P_LCD_4x20_Data+0x38>
 8006a5a:	2004      	movs	r0, #4
 8006a5c:	f7ff ff10 	bl	8006880 <P_LCD_4x20_PinHi>
 8006a60:	e002      	b.n	8006a68 <P_LCD_4x20_Data+0x3e>
 8006a62:	2004      	movs	r0, #4
 8006a64:	f7ff feec 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8006a68:	79fb      	ldrb	r3, [r7, #7]
 8006a6a:	f003 0320 	and.w	r3, r3, #32
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d003      	beq.n	8006a7a <P_LCD_4x20_Data+0x50>
 8006a72:	2003      	movs	r0, #3
 8006a74:	f7ff ff04 	bl	8006880 <P_LCD_4x20_PinHi>
 8006a78:	e002      	b.n	8006a80 <P_LCD_4x20_Data+0x56>
 8006a7a:	2003      	movs	r0, #3
 8006a7c:	f7ff fee0 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8006a80:	79fb      	ldrb	r3, [r7, #7]
 8006a82:	f003 0310 	and.w	r3, r3, #16
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <P_LCD_4x20_Data+0x68>
 8006a8a:	2002      	movs	r0, #2
 8006a8c:	f7ff fef8 	bl	8006880 <P_LCD_4x20_PinHi>
 8006a90:	e002      	b.n	8006a98 <P_LCD_4x20_Data+0x6e>
 8006a92:	2002      	movs	r0, #2
 8006a94:	f7ff fed4 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8006a98:	f7ff ff12 	bl	80068c0 <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8006a9c:	79fb      	ldrb	r3, [r7, #7]
 8006a9e:	f003 0308 	and.w	r3, r3, #8
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <P_LCD_4x20_Data+0x84>
 8006aa6:	2005      	movs	r0, #5
 8006aa8:	f7ff feea 	bl	8006880 <P_LCD_4x20_PinHi>
 8006aac:	e002      	b.n	8006ab4 <P_LCD_4x20_Data+0x8a>
 8006aae:	2005      	movs	r0, #5
 8006ab0:	f7ff fec6 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8006ab4:	79fb      	ldrb	r3, [r7, #7]
 8006ab6:	f003 0304 	and.w	r3, r3, #4
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <P_LCD_4x20_Data+0x9c>
 8006abe:	2004      	movs	r0, #4
 8006ac0:	f7ff fede 	bl	8006880 <P_LCD_4x20_PinHi>
 8006ac4:	e002      	b.n	8006acc <P_LCD_4x20_Data+0xa2>
 8006ac6:	2004      	movs	r0, #4
 8006ac8:	f7ff feba 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8006acc:	79fb      	ldrb	r3, [r7, #7]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d003      	beq.n	8006ade <P_LCD_4x20_Data+0xb4>
 8006ad6:	2003      	movs	r0, #3
 8006ad8:	f7ff fed2 	bl	8006880 <P_LCD_4x20_PinHi>
 8006adc:	e002      	b.n	8006ae4 <P_LCD_4x20_Data+0xba>
 8006ade:	2003      	movs	r0, #3
 8006ae0:	f7ff feae 	bl	8006840 <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8006ae4:	79fb      	ldrb	r3, [r7, #7]
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <P_LCD_4x20_Data+0xcc>
 8006aee:	2002      	movs	r0, #2
 8006af0:	f7ff fec6 	bl	8006880 <P_LCD_4x20_PinHi>
 8006af4:	e002      	b.n	8006afc <P_LCD_4x20_Data+0xd2>
 8006af6:	2002      	movs	r0, #2
 8006af8:	f7ff fea2 	bl	8006840 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8006afc:	f7ff fee0 	bl	80068c0 <P_LCD_4x20_Clk>
}
 8006b00:	bf00      	nop
 8006b02:	3708      	adds	r7, #8
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <P_LCD_4x20_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen

void P_LCD_4x20_Cursor(uint8_t x, uint8_t y)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	4603      	mov	r3, r0
 8006b10:	460a      	mov	r2, r1
 8006b12:	71fb      	strb	r3, [r7, #7]
 8006b14:	4613      	mov	r3, r2
 8006b16:	71bb      	strb	r3, [r7, #6]

if(x>=TLCD_MAXX) x=0;
 8006b18:	79fb      	ldrb	r3, [r7, #7]
 8006b1a:	2b13      	cmp	r3, #19
 8006b1c:	d901      	bls.n	8006b22 <P_LCD_4x20_Cursor+0x1a>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	71fb      	strb	r3, [r7, #7]
if(y>=TLCD_MAXY) y=0;
 8006b22:	79bb      	ldrb	r3, [r7, #6]
 8006b24:	2b03      	cmp	r3, #3
 8006b26:	d901      	bls.n	8006b2c <P_LCD_4x20_Cursor+0x24>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	71bb      	strb	r3, [r7, #6]

if(y==0) P_LCD_4x20_Cmd( (1<<7) + x);
 8006b2c:	79bb      	ldrb	r3, [r7, #6]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d106      	bne.n	8006b40 <P_LCD_4x20_Cursor+0x38>
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	3b80      	subs	r3, #128	; 0x80
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7ff ff07 	bl	800694c <P_LCD_4x20_Cmd>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
}
 8006b3e:	e01c      	b.n	8006b7a <P_LCD_4x20_Cursor+0x72>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
 8006b40:	79bb      	ldrb	r3, [r7, #6]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d106      	bne.n	8006b54 <P_LCD_4x20_Cursor+0x4c>
 8006b46:	79fb      	ldrb	r3, [r7, #7]
 8006b48:	3b40      	subs	r3, #64	; 0x40
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7ff fefd 	bl	800694c <P_LCD_4x20_Cmd>
}
 8006b52:	e012      	b.n	8006b7a <P_LCD_4x20_Cursor+0x72>
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
 8006b54:	79bb      	ldrb	r3, [r7, #6]
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d106      	bne.n	8006b68 <P_LCD_4x20_Cursor+0x60>
 8006b5a:	79fb      	ldrb	r3, [r7, #7]
 8006b5c:	3b6c      	subs	r3, #108	; 0x6c
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff fef3 	bl	800694c <P_LCD_4x20_Cmd>
}
 8006b66:	e008      	b.n	8006b7a <P_LCD_4x20_Cursor+0x72>
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
 8006b68:	79bb      	ldrb	r3, [r7, #6]
 8006b6a:	2b03      	cmp	r3, #3
 8006b6c:	d105      	bne.n	8006b7a <P_LCD_4x20_Cursor+0x72>
 8006b6e:	79fb      	ldrb	r3, [r7, #7]
 8006b70:	3b2c      	subs	r3, #44	; 0x2c
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7ff fee9 	bl	800694c <P_LCD_4x20_Cmd>
}
 8006b7a:	bf00      	nop
 8006b7c:	3708      	adds	r7, #8
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <P_LCD_4x20_Delay>:
//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_4x20_Delay(volatile uint32_t nCount)
{
 8006b82:	b480      	push	{r7}
 8006b84:	b083      	sub	sp, #12
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8006b8a:	bf00      	nop
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	1e5a      	subs	r2, r3, #1
 8006b90:	607a      	str	r2, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1fa      	bne.n	8006b8c <P_LCD_4x20_Delay+0xa>
  {
  }
}
 8006b96:	bf00      	nop
 8006b98:	370c      	adds	r7, #12
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
	...

08006ba4 <UB_SDCard_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die SDCard-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_SDCard_Init(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
  // first : timer, nvic, chipselect
  init_tim();
 8006ba8:	f000 fb68 	bl	800727c <init_tim>
  init_nvic();  
 8006bac:	f000 fb8a 	bl	80072c4 <init_nvic>
  init_gpio();
 8006bb0:	f000 fb46 	bl	8007240 <init_gpio>
  CS_HIGH();			
 8006bb4:	f000 fbbc 	bl	8007330 <CS_HIGH>
  // second : spi
  init_spi();
 8006bb8:	f000 fb9e 	bl	80072f8 <init_spi>
  for(Timer1 = 10; Timer1; ); // 10ms
 8006bbc:	4b04      	ldr	r3, [pc, #16]	; (8006bd0 <UB_SDCard_Init+0x2c>)
 8006bbe:	220a      	movs	r2, #10
 8006bc0:	601a      	str	r2, [r3, #0]
 8006bc2:	bf00      	nop
 8006bc4:	4b02      	ldr	r3, [pc, #8]	; (8006bd0 <UB_SDCard_Init+0x2c>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1fb      	bne.n	8006bc4 <UB_SDCard_Init+0x20>
}
 8006bcc:	bf00      	nop
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	200009e0 	.word	0x200009e0

08006bd4 <UB_SDCard_CheckMedia>:
// Return Wert :
//   > 0  = wenn Medium eingelegt ist
//     0  = wenn kein Medium eingelegt ist
//--------------------------------------------------------------
uint8_t UB_SDCard_CheckMedia(void) 
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
  uint8_t ret_wert=0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	71fb      	strb	r3, [r7, #7]
  
  ret_wert=SD_Detect();
 8006bde:	f000 fbf7 	bl	80073d0 <SD_Detect>
 8006be2:	4603      	mov	r3, r0
 8006be4:	71fb      	strb	r3, [r7, #7]

  return(ret_wert);
 8006be6:	79fb      	ldrb	r3, [r7, #7]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3708      	adds	r7, #8
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <MMC_disk_initialize>:

//--------------------------------------------------------------
// init der Disk
//-------------------------------------------------------------- 
DSTATUS MMC_disk_initialize(void)
{
 8006bf0:	b590      	push	{r4, r7, lr}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
  BYTE n, cmd, ty, ocr[4];
  
  for (Timer1 = 10; Timer1; ) ; // 10ms
 8006bf6:	4b67      	ldr	r3, [pc, #412]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006bf8:	220a      	movs	r2, #10
 8006bfa:	601a      	str	r2, [r3, #0]
 8006bfc:	bf00      	nop
 8006bfe:	4b65      	ldr	r3, [pc, #404]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1fb      	bne.n	8006bfe <MMC_disk_initialize+0xe>

  if (Stat & STA_NODISK) return Stat;
 8006c06:	4b64      	ldr	r3, [pc, #400]	; (8006d98 <MMC_disk_initialize+0x1a8>)
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	f003 0302 	and.w	r3, r3, #2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d003      	beq.n	8006c1c <MMC_disk_initialize+0x2c>
 8006c14:	4b60      	ldr	r3, [pc, #384]	; (8006d98 <MMC_disk_initialize+0x1a8>)
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	e0b7      	b.n	8006d8c <MMC_disk_initialize+0x19c>

  FCLK_SLOW();
 8006c1c:	f000 fba4 	bl	8007368 <FCLK_SLOW>
  for (n = 10; n; n--) xchg_spi(0xFF);	// Send 80 dummy clocks 
 8006c20:	230a      	movs	r3, #10
 8006c22:	71fb      	strb	r3, [r7, #7]
 8006c24:	e005      	b.n	8006c32 <MMC_disk_initialize+0x42>
 8006c26:	20ff      	movs	r0, #255	; 0xff
 8006c28:	f000 fbde 	bl	80073e8 <xchg_spi>
 8006c2c:	79fb      	ldrb	r3, [r7, #7]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	71fb      	strb	r3, [r7, #7]
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1f6      	bne.n	8006c26 <MMC_disk_initialize+0x36>

  ty = 0;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	717b      	strb	r3, [r7, #5]
  if (send_cmd(CMD0, 0) == 1)
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	2000      	movs	r0, #0
 8006c40:	f000 fcb2 	bl	80075a8 <send_cmd>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	f040 8087 	bne.w	8006d5a <MMC_disk_initialize+0x16a>
  { //Put the card SPI/Idle state
    Timer1 = 1000; // Initialization timeout = 1 sec  
 8006c4c:	4b51      	ldr	r3, [pc, #324]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006c4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c52:	601a      	str	r2, [r3, #0]
    if (send_cmd(CMD8, 0x1AA) == 1)
 8006c54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c58:	2008      	movs	r0, #8
 8006c5a:	f000 fca5 	bl	80075a8 <send_cmd>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d14f      	bne.n	8006d04 <MMC_disk_initialize+0x114>
    {	// SDv2?
      for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF); // Get 32 bit return value of R7 resp 
 8006c64:	2300      	movs	r3, #0
 8006c66:	71fb      	strb	r3, [r7, #7]
 8006c68:	e00d      	b.n	8006c86 <MMC_disk_initialize+0x96>
 8006c6a:	79fc      	ldrb	r4, [r7, #7]
 8006c6c:	20ff      	movs	r0, #255	; 0xff
 8006c6e:	f000 fbbb 	bl	80073e8 <xchg_spi>
 8006c72:	4603      	mov	r3, r0
 8006c74:	461a      	mov	r2, r3
 8006c76:	f107 0308 	add.w	r3, r7, #8
 8006c7a:	4423      	add	r3, r4
 8006c7c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006c80:	79fb      	ldrb	r3, [r7, #7]
 8006c82:	3301      	adds	r3, #1
 8006c84:	71fb      	strb	r3, [r7, #7]
 8006c86:	79fb      	ldrb	r3, [r7, #7]
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d9ee      	bls.n	8006c6a <MMC_disk_initialize+0x7a>
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8006c8c:	78bb      	ldrb	r3, [r7, #2]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d163      	bne.n	8006d5a <MMC_disk_initialize+0x16a>
 8006c92:	78fb      	ldrb	r3, [r7, #3]
 8006c94:	2baa      	cmp	r3, #170	; 0xaa
 8006c96:	d160      	bne.n	8006d5a <MMC_disk_initialize+0x16a>
      { // Is the card supports vcc of 2.7-3.6V?
        while (Timer1 && send_cmd(ACMD41, 1UL << 30)) ; // Wait for end of initialization with ACMD41(HCS) 
 8006c98:	bf00      	nop
 8006c9a:	4b3e      	ldr	r3, [pc, #248]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d007      	beq.n	8006cb2 <MMC_disk_initialize+0xc2>
 8006ca2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006ca6:	20a9      	movs	r0, #169	; 0xa9
 8006ca8:	f000 fc7e 	bl	80075a8 <send_cmd>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1f3      	bne.n	8006c9a <MMC_disk_initialize+0xaa>
        if (Timer1 && send_cmd(CMD58, 0) == 0) { // Check CCS bit in the OCR 
 8006cb2:	4b38      	ldr	r3, [pc, #224]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d04f      	beq.n	8006d5a <MMC_disk_initialize+0x16a>
 8006cba:	2100      	movs	r1, #0
 8006cbc:	203a      	movs	r0, #58	; 0x3a
 8006cbe:	f000 fc73 	bl	80075a8 <send_cmd>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d148      	bne.n	8006d5a <MMC_disk_initialize+0x16a>
          for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006cc8:	2300      	movs	r3, #0
 8006cca:	71fb      	strb	r3, [r7, #7]
 8006ccc:	e00d      	b.n	8006cea <MMC_disk_initialize+0xfa>
 8006cce:	79fc      	ldrb	r4, [r7, #7]
 8006cd0:	20ff      	movs	r0, #255	; 0xff
 8006cd2:	f000 fb89 	bl	80073e8 <xchg_spi>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	461a      	mov	r2, r3
 8006cda:	f107 0308 	add.w	r3, r7, #8
 8006cde:	4423      	add	r3, r4
 8006ce0:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006ce4:	79fb      	ldrb	r3, [r7, #7]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	71fb      	strb	r3, [r7, #7]
 8006cea:	79fb      	ldrb	r3, [r7, #7]
 8006cec:	2b03      	cmp	r3, #3
 8006cee:	d9ee      	bls.n	8006cce <MMC_disk_initialize+0xde>
          ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // Card id SDv2 
 8006cf0:	783b      	ldrb	r3, [r7, #0]
 8006cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d001      	beq.n	8006cfe <MMC_disk_initialize+0x10e>
 8006cfa:	230c      	movs	r3, #12
 8006cfc:	e000      	b.n	8006d00 <MMC_disk_initialize+0x110>
 8006cfe:	2304      	movs	r3, #4
 8006d00:	717b      	strb	r3, [r7, #5]
 8006d02:	e02a      	b.n	8006d5a <MMC_disk_initialize+0x16a>
        }
      }
    }
    else { // Not SDv2 card 
      if (send_cmd(ACMD41, 0) <= 1) { // SDv1 or MMC? 
 8006d04:	2100      	movs	r1, #0
 8006d06:	20a9      	movs	r0, #169	; 0xa9
 8006d08:	f000 fc4e 	bl	80075a8 <send_cmd>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d804      	bhi.n	8006d1c <MMC_disk_initialize+0x12c>
        ty = CT_SD1; cmd = ACMD41; //SDv1 (ACMD41(0)) 
 8006d12:	2302      	movs	r3, #2
 8006d14:	717b      	strb	r3, [r7, #5]
 8006d16:	23a9      	movs	r3, #169	; 0xa9
 8006d18:	71bb      	strb	r3, [r7, #6]
 8006d1a:	e003      	b.n	8006d24 <MMC_disk_initialize+0x134>
      } else {
        ty = CT_MMC; cmd = CMD1; // MMCv3 (CMD1(0)) 
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	717b      	strb	r3, [r7, #5]
 8006d20:	2301      	movs	r3, #1
 8006d22:	71bb      	strb	r3, [r7, #6]
      }
      while (Timer1 && send_cmd(cmd, 0)) ; // Wait for end of initialization 
 8006d24:	bf00      	nop
 8006d26:	4b1b      	ldr	r3, [pc, #108]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d007      	beq.n	8006d3e <MMC_disk_initialize+0x14e>
 8006d2e:	79bb      	ldrb	r3, [r7, #6]
 8006d30:	2100      	movs	r1, #0
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 fc38 	bl	80075a8 <send_cmd>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1f3      	bne.n	8006d26 <MMC_disk_initialize+0x136>
      if (!Timer1 || send_cmd(CMD16, 512) != 0) ty = 0; // Set block length: 512         
 8006d3e:	4b15      	ldr	r3, [pc, #84]	; (8006d94 <MMC_disk_initialize+0x1a4>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d007      	beq.n	8006d56 <MMC_disk_initialize+0x166>
 8006d46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006d4a:	2010      	movs	r0, #16
 8006d4c:	f000 fc2c 	bl	80075a8 <send_cmd>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d001      	beq.n	8006d5a <MMC_disk_initialize+0x16a>
 8006d56:	2300      	movs	r3, #0
 8006d58:	717b      	strb	r3, [r7, #5]
    }
  }
  CardType = ty; // Card type 
 8006d5a:	4a10      	ldr	r2, [pc, #64]	; (8006d9c <MMC_disk_initialize+0x1ac>)
 8006d5c:	797b      	ldrb	r3, [r7, #5]
 8006d5e:	7013      	strb	r3, [r2, #0]
  deselect();
 8006d60:	f000 fba8 	bl	80074b4 <deselect>

  if (ty) { // OK 
 8006d64:	797b      	ldrb	r3, [r7, #5]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00a      	beq.n	8006d80 <MMC_disk_initialize+0x190>
    FCLK_FAST(); // Set fast clock 
 8006d6a:	f000 fb19 	bl	80073a0 <FCLK_FAST>
    Stat &= ~STA_NOINIT; // Clear STA_NOINIT flag 
 8006d6e:	4b0a      	ldr	r3, [pc, #40]	; (8006d98 <MMC_disk_initialize+0x1a8>)
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	f023 0301 	bic.w	r3, r3, #1
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	4b07      	ldr	r3, [pc, #28]	; (8006d98 <MMC_disk_initialize+0x1a8>)
 8006d7c:	701a      	strb	r2, [r3, #0]
 8006d7e:	e002      	b.n	8006d86 <MMC_disk_initialize+0x196>
  } else { // Failed 
    Stat = STA_NOINIT;
 8006d80:	4b05      	ldr	r3, [pc, #20]	; (8006d98 <MMC_disk_initialize+0x1a8>)
 8006d82:	2201      	movs	r2, #1
 8006d84:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8006d86:	4b04      	ldr	r3, [pc, #16]	; (8006d98 <MMC_disk_initialize+0x1a8>)
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	b2db      	uxtb	r3, r3
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd90      	pop	{r4, r7, pc}
 8006d94:	200009e0 	.word	0x200009e0
 8006d98:	20000080 	.word	0x20000080
 8006d9c:	200009e8 	.word	0x200009e8

08006da0 <MMC_disk_status>:

//--------------------------------------------------------------
// Disk Status abfragen
//-------------------------------------------------------------- 
DSTATUS MMC_disk_status(void)
{
 8006da0:	b480      	push	{r7}
 8006da2:	af00      	add	r7, sp, #0
  return Stat;
 8006da4:	4b03      	ldr	r3, [pc, #12]	; (8006db4 <MMC_disk_status+0x14>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	b2db      	uxtb	r3, r3
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	20000080 	.word	0x20000080

08006db8 <MMC_disk_read>:
// buff : Pointer to the data buffer to store read data
// sector : Start sector number (LBA)
// count : Number of sectors to read (1..128)
//--------------------------------------------------------------
DRESULT MMC_disk_read(BYTE *buff,DWORD sector,UINT count)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
  if (!count) return RES_PARERR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d101      	bne.n	8006dce <MMC_disk_read+0x16>
 8006dca:	2304      	movs	r3, #4
 8006dcc:	e04d      	b.n	8006e6a <MMC_disk_read+0xb2>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006dce:	4b29      	ldr	r3, [pc, #164]	; (8006e74 <MMC_disk_read+0xbc>)
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d001      	beq.n	8006de0 <MMC_disk_read+0x28>
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e044      	b.n	8006e6a <MMC_disk_read+0xb2>

  if (!(CardType & CT_BLOCK)) sector *= 512; // LBA ot BA conversion (byte addressing cards) 
 8006de0:	4b25      	ldr	r3, [pc, #148]	; (8006e78 <MMC_disk_read+0xc0>)
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d102      	bne.n	8006df2 <MMC_disk_read+0x3a>
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	025b      	lsls	r3, r3, #9
 8006df0:	60bb      	str	r3, [r7, #8]

  if (count == 1) { // Single sector read 
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d111      	bne.n	8006e1c <MMC_disk_read+0x64>
    // READ_SINGLE_BLOCK
    if ((send_cmd(CMD17, sector) == 0) && rcvr_datablock(buff, 512)) count = 0;
 8006df8:	68b9      	ldr	r1, [r7, #8]
 8006dfa:	2011      	movs	r0, #17
 8006dfc:	f000 fbd4 	bl	80075a8 <send_cmd>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d129      	bne.n	8006e5a <MMC_disk_read+0xa2>
 8006e06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f000 fb70 	bl	80074f0 <rcvr_datablock>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d021      	beq.n	8006e5a <MMC_disk_read+0xa2>
 8006e16:	2300      	movs	r3, #0
 8006e18:	607b      	str	r3, [r7, #4]
 8006e1a:	e01e      	b.n	8006e5a <MMC_disk_read+0xa2>
  }
  else { // Multiple sector read 
    if (send_cmd(CMD18, sector) == 0) { // READ_MULTIPLE_BLOCK 
 8006e1c:	68b9      	ldr	r1, [r7, #8]
 8006e1e:	2012      	movs	r0, #18
 8006e20:	f000 fbc2 	bl	80075a8 <send_cmd>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d117      	bne.n	8006e5a <MMC_disk_read+0xa2>
      do {
        if (!rcvr_datablock(buff, 512)) break;
 8006e2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 fb5e 	bl	80074f0 <rcvr_datablock>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00a      	beq.n	8006e50 <MMC_disk_read+0x98>
        buff += 512;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006e40:	60fb      	str	r3, [r7, #12]
      } while (--count);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	3b01      	subs	r3, #1
 8006e46:	607b      	str	r3, [r7, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1ed      	bne.n	8006e2a <MMC_disk_read+0x72>
 8006e4e:	e000      	b.n	8006e52 <MMC_disk_read+0x9a>
        if (!rcvr_datablock(buff, 512)) break;
 8006e50:	bf00      	nop
      send_cmd(CMD12, 0); // STOP_TRANSMISSION 
 8006e52:	2100      	movs	r1, #0
 8006e54:	200c      	movs	r0, #12
 8006e56:	f000 fba7 	bl	80075a8 <send_cmd>
    }
  }
  deselect();
 8006e5a:	f000 fb2b 	bl	80074b4 <deselect>

  return count ? RES_ERROR : RES_OK;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	bf14      	ite	ne
 8006e64:	2301      	movne	r3, #1
 8006e66:	2300      	moveq	r3, #0
 8006e68:	b2db      	uxtb	r3, r3
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	20000080 	.word	0x20000080
 8006e78:	200009e8 	.word	0x200009e8

08006e7c <MMC_disk_write>:
// sector : Start sector number (LBA)
// count : Number of sectors to write (1..128)
//--------------------------------------------------------------
#if _USE_WRITE
DRESULT MMC_disk_write(const BYTE *buff,DWORD sector,	UINT count)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  if (!count) return RES_PARERR;	
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d101      	bne.n	8006e92 <MMC_disk_write+0x16>
 8006e8e:	2304      	movs	r3, #4
 8006e90:	e063      	b.n	8006f5a <MMC_disk_write+0xde>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006e92:	4b34      	ldr	r3, [pc, #208]	; (8006f64 <MMC_disk_write+0xe8>)
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d001      	beq.n	8006ea4 <MMC_disk_write+0x28>
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e05a      	b.n	8006f5a <MMC_disk_write+0xde>
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8006ea4:	4b2f      	ldr	r3, [pc, #188]	; (8006f64 <MMC_disk_write+0xe8>)
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	f003 0304 	and.w	r3, r3, #4
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d001      	beq.n	8006eb6 <MMC_disk_write+0x3a>
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	e051      	b.n	8006f5a <MMC_disk_write+0xde>

  if (!(CardType & CT_BLOCK)) sector *= 512; // LBA ==> BA conversion (byte addressing cards) 
 8006eb6:	4b2c      	ldr	r3, [pc, #176]	; (8006f68 <MMC_disk_write+0xec>)
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	f003 0308 	and.w	r3, r3, #8
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d102      	bne.n	8006ec8 <MMC_disk_write+0x4c>
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	025b      	lsls	r3, r3, #9
 8006ec6:	60bb      	str	r3, [r7, #8]

  if (count == 1) { // Single sector write 
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d110      	bne.n	8006ef0 <MMC_disk_write+0x74>
    // WRITE_BLOCK
    if ((send_cmd(CMD24, sector) == 0) && xmit_datablock(buff, 0xFE)) count = 0;
 8006ece:	68b9      	ldr	r1, [r7, #8]
 8006ed0:	2018      	movs	r0, #24
 8006ed2:	f000 fb69 	bl	80075a8 <send_cmd>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d136      	bne.n	8006f4a <MMC_disk_write+0xce>
 8006edc:	21fe      	movs	r1, #254	; 0xfe
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 fb30 	bl	8007544 <xmit_datablock>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d02f      	beq.n	8006f4a <MMC_disk_write+0xce>
 8006eea:	2300      	movs	r3, #0
 8006eec:	607b      	str	r3, [r7, #4]
 8006eee:	e02c      	b.n	8006f4a <MMC_disk_write+0xce>
  }
  else { // Multiple sector write 
    if (CardType & CT_SDC) send_cmd(ACMD23, count); // Predefine number of sectors 
 8006ef0:	4b1d      	ldr	r3, [pc, #116]	; (8006f68 <MMC_disk_write+0xec>)
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	f003 0306 	and.w	r3, r3, #6
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <MMC_disk_write+0x88>
 8006efc:	6879      	ldr	r1, [r7, #4]
 8006efe:	2097      	movs	r0, #151	; 0x97
 8006f00:	f000 fb52 	bl	80075a8 <send_cmd>
    if (send_cmd(CMD25, sector) == 0) { // WRITE_MULTIPLE_BLOCK
 8006f04:	68b9      	ldr	r1, [r7, #8]
 8006f06:	2019      	movs	r0, #25
 8006f08:	f000 fb4e 	bl	80075a8 <send_cmd>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d11b      	bne.n	8006f4a <MMC_disk_write+0xce>
      do {
        if (!xmit_datablock(buff, 0xFC)) break;
 8006f12:	21fc      	movs	r1, #252	; 0xfc
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 fb15 	bl	8007544 <xmit_datablock>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00a      	beq.n	8006f36 <MMC_disk_write+0xba>
        buff += 512;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006f26:	60fb      	str	r3, [r7, #12]
      } while (--count);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	607b      	str	r3, [r7, #4]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d1ee      	bne.n	8006f12 <MMC_disk_write+0x96>
 8006f34:	e000      	b.n	8006f38 <MMC_disk_write+0xbc>
        if (!xmit_datablock(buff, 0xFC)) break;
 8006f36:	bf00      	nop
      //STOP_TRAN token
      if (!xmit_datablock(0, 0xFD)) count = 1;
 8006f38:	21fd      	movs	r1, #253	; 0xfd
 8006f3a:	2000      	movs	r0, #0
 8006f3c:	f000 fb02 	bl	8007544 <xmit_datablock>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <MMC_disk_write+0xce>
 8006f46:	2301      	movs	r3, #1
 8006f48:	607b      	str	r3, [r7, #4]
    }
  }
  deselect();
 8006f4a:	f000 fab3 	bl	80074b4 <deselect>

  return count ? RES_ERROR : RES_OK;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	bf14      	ite	ne
 8006f54:	2301      	movne	r3, #1
 8006f56:	2300      	moveq	r3, #0
 8006f58:	b2db      	uxtb	r3, r3
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	20000080 	.word	0x20000080
 8006f68:	200009e8 	.word	0x200009e8

08006f6c <MMC_disk_ioctl>:
// cmd : Control command code
// buff : Pointer to the conrtol data
//--------------------------------------------------------------
#if _USE_IOCTL
DRESULT MMC_disk_ioctl(BYTE cmd,void *buff)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b08c      	sub	sp, #48	; 0x30
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	4603      	mov	r3, r0
 8006f74:	6039      	str	r1, [r7, #0]
 8006f76:	71fb      	strb	r3, [r7, #7]
  DRESULT res;
  BYTE n, csd[16];
  DWORD *dp, st, ed, csize;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006f78:	4baf      	ldr	r3, [pc, #700]	; (8007238 <MMC_disk_ioctl+0x2cc>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d001      	beq.n	8006f8a <MMC_disk_ioctl+0x1e>
 8006f86:	2303      	movs	r3, #3
 8006f88:	e151      	b.n	800722e <MMC_disk_ioctl+0x2c2>

  res = RES_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  switch (cmd) {
 8006f90:	79fb      	ldrb	r3, [r7, #7]
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	f200 8136 	bhi.w	8007204 <MMC_disk_ioctl+0x298>
 8006f98:	a201      	add	r2, pc, #4	; (adr r2, 8006fa0 <MMC_disk_ioctl+0x34>)
 8006f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9e:	bf00      	nop
 8006fa0:	08006fb5 	.word	0x08006fb5
 8006fa4:	08006fc9 	.word	0x08006fc9
 8006fa8:	08007205 	.word	0x08007205
 8006fac:	08007075 	.word	0x08007075
 8006fb0:	0800716b 	.word	0x0800716b
    case CTRL_SYNC : // Wait for end of internal write process of the drive 
      if (select()) res = RES_OK;
 8006fb4:	f000 fa87 	bl	80074c6 <select>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f000 8126 	beq.w	800720c <MMC_disk_ioctl+0x2a0>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006fc6:	e121      	b.n	800720c <MMC_disk_ioctl+0x2a0>

    case GET_SECTOR_COUNT : // Get drive capacity in unit of sector (DWORD) 
      if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006fc8:	2100      	movs	r1, #0
 8006fca:	2009      	movs	r0, #9
 8006fcc:	f000 faec 	bl	80075a8 <send_cmd>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f040 811c 	bne.w	8007210 <MMC_disk_ioctl+0x2a4>
 8006fd8:	f107 030c 	add.w	r3, r7, #12
 8006fdc:	2110      	movs	r1, #16
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f000 fa86 	bl	80074f0 <rcvr_datablock>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f000 8112 	beq.w	8007210 <MMC_disk_ioctl+0x2a4>
        if ((csd[0] >> 6) == 1) { // SDC ver 2.00 
 8006fec:	7b3b      	ldrb	r3, [r7, #12]
 8006fee:	099b      	lsrs	r3, r3, #6
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d111      	bne.n	800701a <MMC_disk_ioctl+0xae>
          csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006ff6:	7d7b      	ldrb	r3, [r7, #21]
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	7d3b      	ldrb	r3, [r7, #20]
 8006ffc:	021b      	lsls	r3, r3, #8
 8006ffe:	4413      	add	r3, r2
 8007000:	461a      	mov	r2, r3
 8007002:	7cfb      	ldrb	r3, [r7, #19]
 8007004:	041b      	lsls	r3, r3, #16
 8007006:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800700a:	4413      	add	r3, r2
 800700c:	3301      	adds	r3, #1
 800700e:	623b      	str	r3, [r7, #32]
          *(DWORD*)buff = csize << 10;
 8007010:	6a3b      	ldr	r3, [r7, #32]
 8007012:	029a      	lsls	r2, r3, #10
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	e028      	b.n	800706c <MMC_disk_ioctl+0x100>
        } else { // SDC ver 1.XX or MMC ver 3 
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800701a:	7c7b      	ldrb	r3, [r7, #17]
 800701c:	f003 030f 	and.w	r3, r3, #15
 8007020:	b2da      	uxtb	r2, r3
 8007022:	7dbb      	ldrb	r3, [r7, #22]
 8007024:	09db      	lsrs	r3, r3, #7
 8007026:	b2db      	uxtb	r3, r3
 8007028:	4413      	add	r3, r2
 800702a:	b2da      	uxtb	r2, r3
 800702c:	7d7b      	ldrb	r3, [r7, #21]
 800702e:	005b      	lsls	r3, r3, #1
 8007030:	b2db      	uxtb	r3, r3
 8007032:	f003 0306 	and.w	r3, r3, #6
 8007036:	b2db      	uxtb	r3, r3
 8007038:	4413      	add	r3, r2
 800703a:	b2db      	uxtb	r3, r3
 800703c:	3302      	adds	r3, #2
 800703e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
          csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007042:	7d3b      	ldrb	r3, [r7, #20]
 8007044:	099b      	lsrs	r3, r3, #6
 8007046:	b2db      	uxtb	r3, r3
 8007048:	461a      	mov	r2, r3
 800704a:	7cfb      	ldrb	r3, [r7, #19]
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	441a      	add	r2, r3
 8007050:	7cbb      	ldrb	r3, [r7, #18]
 8007052:	029b      	lsls	r3, r3, #10
 8007054:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007058:	4413      	add	r3, r2
 800705a:	3301      	adds	r3, #1
 800705c:	623b      	str	r3, [r7, #32]
          *(DWORD*)buff = csize << (n - 9);
 800705e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007062:	3b09      	subs	r3, #9
 8007064:	6a3a      	ldr	r2, [r7, #32]
 8007066:	409a      	lsls	r2, r3
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 800706c:	2300      	movs	r3, #0
 800706e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    break;
 8007072:	e0cd      	b.n	8007210 <MMC_disk_ioctl+0x2a4>

    case GET_BLOCK_SIZE : // Get erase block size in unit of sector (DWORD) 
      if (CardType & CT_SD2) { // SDC ver 2.00 
 8007074:	4b71      	ldr	r3, [pc, #452]	; (800723c <MMC_disk_ioctl+0x2d0>)
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	f003 0304 	and.w	r3, r3, #4
 800707c:	2b00      	cmp	r3, #0
 800707e:	d031      	beq.n	80070e4 <MMC_disk_ioctl+0x178>
        if (send_cmd(ACMD13, 0) == 0) { // Read SD status
 8007080:	2100      	movs	r1, #0
 8007082:	208d      	movs	r0, #141	; 0x8d
 8007084:	f000 fa90 	bl	80075a8 <send_cmd>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	f040 80c2 	bne.w	8007214 <MMC_disk_ioctl+0x2a8>
          xchg_spi(0xFF);
 8007090:	20ff      	movs	r0, #255	; 0xff
 8007092:	f000 f9a9 	bl	80073e8 <xchg_spi>
          if (rcvr_datablock(csd, 16)) { // Read partial block 
 8007096:	f107 030c 	add.w	r3, r7, #12
 800709a:	2110      	movs	r1, #16
 800709c:	4618      	mov	r0, r3
 800709e:	f000 fa27 	bl	80074f0 <rcvr_datablock>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 80b5 	beq.w	8007214 <MMC_disk_ioctl+0x2a8>
            for (n = 64 - 16; n; n--) xchg_spi(0xFF);	// Purge trailing data 
 80070aa:	2330      	movs	r3, #48	; 0x30
 80070ac:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80070b0:	e007      	b.n	80070c2 <MMC_disk_ioctl+0x156>
 80070b2:	20ff      	movs	r0, #255	; 0xff
 80070b4:	f000 f998 	bl	80073e8 <xchg_spi>
 80070b8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80070bc:	3b01      	subs	r3, #1
 80070be:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80070c2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1f3      	bne.n	80070b2 <MMC_disk_ioctl+0x146>
            *(DWORD*)buff = 16UL << (csd[10] >> 4);
 80070ca:	7dbb      	ldrb	r3, [r7, #22]
 80070cc:	091b      	lsrs	r3, r3, #4
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	461a      	mov	r2, r3
 80070d2:	2310      	movs	r3, #16
 80070d4:	fa03 f202 	lsl.w	r2, r3, r2
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	601a      	str	r2, [r3, #0]
            res = RES_OK;
 80070dc:	2300      	movs	r3, #0
 80070de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
          }
          res = RES_OK;
        }
      }
    break;
 80070e2:	e097      	b.n	8007214 <MMC_disk_ioctl+0x2a8>
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) { // Read CSD 
 80070e4:	2100      	movs	r1, #0
 80070e6:	2009      	movs	r0, #9
 80070e8:	f000 fa5e 	bl	80075a8 <send_cmd>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f040 8090 	bne.w	8007214 <MMC_disk_ioctl+0x2a8>
 80070f4:	f107 030c 	add.w	r3, r7, #12
 80070f8:	2110      	movs	r1, #16
 80070fa:	4618      	mov	r0, r3
 80070fc:	f000 f9f8 	bl	80074f0 <rcvr_datablock>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 8086 	beq.w	8007214 <MMC_disk_ioctl+0x2a8>
          if (CardType & CT_SD1) { // SDC ver 1.XX 
 8007108:	4b4c      	ldr	r3, [pc, #304]	; (800723c <MMC_disk_ioctl+0x2d0>)
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	f003 0302 	and.w	r3, r3, #2
 8007110:	2b00      	cmp	r3, #0
 8007112:	d012      	beq.n	800713a <MMC_disk_ioctl+0x1ce>
            *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007114:	7dbb      	ldrb	r3, [r7, #22]
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800711c:	7dfa      	ldrb	r2, [r7, #23]
 800711e:	09d2      	lsrs	r2, r2, #7
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	4413      	add	r3, r2
 8007124:	1c5a      	adds	r2, r3, #1
 8007126:	7e7b      	ldrb	r3, [r7, #25]
 8007128:	099b      	lsrs	r3, r3, #6
 800712a:	b2db      	uxtb	r3, r3
 800712c:	3b01      	subs	r3, #1
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	461a      	mov	r2, r3
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	e013      	b.n	8007162 <MMC_disk_ioctl+0x1f6>
            *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800713a:	7dbb      	ldrb	r3, [r7, #22]
 800713c:	109b      	asrs	r3, r3, #2
 800713e:	b29b      	uxth	r3, r3
 8007140:	f003 031f 	and.w	r3, r3, #31
 8007144:	3301      	adds	r3, #1
 8007146:	7dfa      	ldrb	r2, [r7, #23]
 8007148:	00d2      	lsls	r2, r2, #3
 800714a:	f002 0218 	and.w	r2, r2, #24
 800714e:	7df9      	ldrb	r1, [r7, #23]
 8007150:	0949      	lsrs	r1, r1, #5
 8007152:	b2c9      	uxtb	r1, r1
 8007154:	440a      	add	r2, r1
 8007156:	3201      	adds	r2, #1
 8007158:	fb02 f303 	mul.w	r3, r2, r3
 800715c:	461a      	mov	r2, r3
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	601a      	str	r2, [r3, #0]
          res = RES_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007168:	e054      	b.n	8007214 <MMC_disk_ioctl+0x2a8>

    case CTRL_TRIM : // Erase a block of sectors (used when _USE_ERASE == 1) 
      if (!(CardType & CT_SDC)) break; // Check if the card is SDC 
 800716a:	4b34      	ldr	r3, [pc, #208]	; (800723c <MMC_disk_ioctl+0x2d0>)
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	f003 0306 	and.w	r3, r3, #6
 8007172:	2b00      	cmp	r3, #0
 8007174:	d050      	beq.n	8007218 <MMC_disk_ioctl+0x2ac>
      if (MMC_disk_ioctl(MMC_GET_CSD, csd)!=0) break; // Get CSD 
 8007176:	f107 030c 	add.w	r3, r7, #12
 800717a:	4619      	mov	r1, r3
 800717c:	2033      	movs	r0, #51	; 0x33
 800717e:	f7ff fef5 	bl	8006f6c <MMC_disk_ioctl>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d149      	bne.n	800721c <MMC_disk_ioctl+0x2b0>
      if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; // Check if sector erase can be applied to the card 
 8007188:	7b3b      	ldrb	r3, [r7, #12]
 800718a:	099b      	lsrs	r3, r3, #6
 800718c:	b2db      	uxtb	r3, r3
 800718e:	2b00      	cmp	r3, #0
 8007190:	d104      	bne.n	800719c <MMC_disk_ioctl+0x230>
 8007192:	7dbb      	ldrb	r3, [r7, #22]
 8007194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007198:	2b00      	cmp	r3, #0
 800719a:	d041      	beq.n	8007220 <MMC_disk_ioctl+0x2b4>
      dp = buff; st = dp[0]; ed = dp[1]; // Load sector block 
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	61fb      	str	r3, [r7, #28]
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	627b      	str	r3, [r7, #36]	; 0x24
      if (!(CardType & CT_BLOCK)) {
 80071ac:	4b23      	ldr	r3, [pc, #140]	; (800723c <MMC_disk_ioctl+0x2d0>)
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	f003 0308 	and.w	r3, r3, #8
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d105      	bne.n	80071c4 <MMC_disk_ioctl+0x258>
        st *= 512; ed *= 512;
 80071b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ba:	025b      	lsls	r3, r3, #9
 80071bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80071be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c0:	025b      	lsls	r3, r3, #9
 80071c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      // Erase sector block 
      if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000))	     
 80071c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071c6:	2020      	movs	r0, #32
 80071c8:	f000 f9ee 	bl	80075a8 <send_cmd>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d128      	bne.n	8007224 <MMC_disk_ioctl+0x2b8>
 80071d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80071d4:	2021      	movs	r0, #33	; 0x21
 80071d6:	f000 f9e7 	bl	80075a8 <send_cmd>
 80071da:	4603      	mov	r3, r0
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d121      	bne.n	8007224 <MMC_disk_ioctl+0x2b8>
 80071e0:	2100      	movs	r1, #0
 80071e2:	2026      	movs	r0, #38	; 0x26
 80071e4:	f000 f9e0 	bl	80075a8 <send_cmd>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d11a      	bne.n	8007224 <MMC_disk_ioctl+0x2b8>
 80071ee:	f247 5030 	movw	r0, #30000	; 0x7530
 80071f2:	f000 f93f 	bl	8007474 <wait_ready>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d013      	beq.n	8007224 <MMC_disk_ioctl+0x2b8>
        res = RES_OK; // FatFs does not check result of this command 
 80071fc:	2300      	movs	r3, #0
 80071fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007202:	e00f      	b.n	8007224 <MMC_disk_ioctl+0x2b8>

    default:
      res = RES_PARERR;
 8007204:	2304      	movs	r3, #4
 8007206:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800720a:	e00c      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
    break;
 800720c:	bf00      	nop
 800720e:	e00a      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
    break;
 8007210:	bf00      	nop
 8007212:	e008      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
    break;
 8007214:	bf00      	nop
 8007216:	e006      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
      if (!(CardType & CT_SDC)) break; // Check if the card is SDC 
 8007218:	bf00      	nop
 800721a:	e004      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
      if (MMC_disk_ioctl(MMC_GET_CSD, csd)!=0) break; // Get CSD 
 800721c:	bf00      	nop
 800721e:	e002      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
      if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; // Check if sector erase can be applied to the card 
 8007220:	bf00      	nop
 8007222:	e000      	b.n	8007226 <MMC_disk_ioctl+0x2ba>
    break;
 8007224:	bf00      	nop
  }

  deselect();
 8007226:	f000 f945 	bl	80074b4 <deselect>

  return res;
 800722a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800722e:	4618      	mov	r0, r3
 8007230:	3730      	adds	r7, #48	; 0x30
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	20000080 	.word	0x20000080
 800723c:	200009e8 	.word	0x200009e8

08007240 <init_gpio>:

//--------------------------------------------------------------
// init aller GPIOs
//--------------------------------------------------------------
void init_gpio(void)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
  
  // Clock enable 
  #if USE_DETECT_PIN==1
    RCC_AHB1PeriphClockCmd(SD_DETECT_GPIO_CLK  | SD_SLAVESEL_GPIO_CLK, ENABLE);
  #else
    RCC_AHB1PeriphClockCmd(SD_SLAVESEL_GPIO_CLK, ENABLE);
 8007246:	2101      	movs	r1, #1
 8007248:	2002      	movs	r0, #2
 800724a:	f7fa fb4f 	bl	80018ec <RCC_AHB1PeriphClockCmd>
  #endif
  
  // Config ChipSelect Digital-Salida
  GPIO_InitStructure.GPIO_Pin = SD_SLAVESEL_PIN;
 800724e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007252:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8007254:	2301      	movs	r3, #1
 8007256:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8007258:	2300      	movs	r3, #0
 800725a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800725c:	2301      	movs	r3, #1
 800725e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007260:	2302      	movs	r3, #2
 8007262:	717b      	strb	r3, [r7, #5]
  GPIO_Init(SD_SLAVESEL_GPIO_PORT, &GPIO_InitStructure);  
 8007264:	463b      	mov	r3, r7
 8007266:	4619      	mov	r1, r3
 8007268:	4803      	ldr	r0, [pc, #12]	; (8007278 <init_gpio+0x38>)
 800726a:	f7fa f97d 	bl	8001568 <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);   
  #endif  
}
 800726e:	bf00      	nop
 8007270:	3708      	adds	r7, #8
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	40020400 	.word	0x40020400

0800727c <init_tim>:

//--------------------------------------------------------------
// timer init auf 1kHz
//--------------------------------------------------------------
void init_tim(void)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // Clock enable
  RCC_APB1PeriphClockCmd(SD_1MS_TIM_CLK, ENABLE);
 8007282:	2101      	movs	r1, #1
 8007284:	2010      	movs	r0, #16
 8007286:	f7fa fb51 	bl	800192c <RCC_APB1PeriphClockCmd>

  // Timer init
  TIM_TimeBaseStructure.TIM_Period =  SD_1MS_TIM_PERIODE;
 800728a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800728e:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = SD_1MS_TIM_PRESCALE;
 8007290:	2353      	movs	r3, #83	; 0x53
 8007292:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8007294:	2300      	movs	r3, #0
 8007296:	81bb      	strh	r3, [r7, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8007298:	2300      	movs	r3, #0
 800729a:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInit(SD_1MS_TIM, &TIM_TimeBaseStructure);
 800729c:	1d3b      	adds	r3, r7, #4
 800729e:	4619      	mov	r1, r3
 80072a0:	4807      	ldr	r0, [pc, #28]	; (80072c0 <init_tim+0x44>)
 80072a2:	f7fb f8b1 	bl	8002408 <TIM_TimeBaseInit>

  // Timer enable
  TIM_ARRPreloadConfig(SD_1MS_TIM, ENABLE);
 80072a6:	2101      	movs	r1, #1
 80072a8:	4805      	ldr	r0, [pc, #20]	; (80072c0 <init_tim+0x44>)
 80072aa:	f7fb f919 	bl	80024e0 <TIM_ARRPreloadConfig>
  TIM_Cmd(SD_1MS_TIM, ENABLE);
 80072ae:	2101      	movs	r1, #1
 80072b0:	4803      	ldr	r0, [pc, #12]	; (80072c0 <init_tim+0x44>)
 80072b2:	f7fb f935 	bl	8002520 <TIM_Cmd>
}
 80072b6:	bf00      	nop
 80072b8:	3710      	adds	r7, #16
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	40001000 	.word	0x40001000

080072c4 <init_nvic>:

//--------------------------------------------------------------
// nvic init
//--------------------------------------------------------------
void init_nvic(void)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  //---------------------------------------------
  // init vom Timer Interrupt
  //---------------------------------------------
  TIM_ITConfig(SD_1MS_TIM,TIM_IT_Update,ENABLE);
 80072ca:	2201      	movs	r2, #1
 80072cc:	2101      	movs	r1, #1
 80072ce:	4809      	ldr	r0, [pc, #36]	; (80072f4 <init_nvic+0x30>)
 80072d0:	f7fb f946 	bl	8002560 <TIM_ITConfig>

  // NVIC konfig
  NVIC_InitStructure.NVIC_IRQChannel = SD_1MS_TIM_IRQ;
 80072d4:	2336      	movs	r3, #54	; 0x36
 80072d6:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80072d8:	2300      	movs	r3, #0
 80072da:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80072dc:	2300      	movs	r3, #0
 80072de:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80072e0:	2301      	movs	r3, #1
 80072e2:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 80072e4:	1d3b      	adds	r3, r7, #4
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7f9 fe46 	bl	8000f78 <NVIC_Init>
}
 80072ec:	bf00      	nop
 80072ee:	3708      	adds	r7, #8
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	40001000 	.word	0x40001000

080072f8 <init_spi>:
//--------------------------------------------------------------
// spi init
// (set internal PullUp for MISO)
//--------------------------------------------------------------
void init_spi(void)
{ 
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
  // init spi
  UB_SPI2_Init(SD_SPI_MODE);
 80072fe:	2000      	movs	r0, #0
 8007300:	f000 fa0c 	bl	800771c <UB_SPI2_Init>
  
  #if USE_INTERNAL_MISO_PULLUP==1
  GPIO_InitTypeDef  GPIO_InitStructure;  
  
  // activate internal pullUp for MISO
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8007304:	2302      	movs	r3, #2
 8007306:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007308:	2302      	movs	r3, #2
 800730a:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800730c:	2300      	movs	r3, #0
 800730e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;  
 8007310:	2301      	movs	r3, #1
 8007312:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = SD_SPI_MISO_PIN;
 8007314:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007318:	603b      	str	r3, [r7, #0]
  GPIO_Init(SD_SPI_MISO_PORT, &GPIO_InitStructure);
 800731a:	463b      	mov	r3, r7
 800731c:	4619      	mov	r1, r3
 800731e:	4803      	ldr	r0, [pc, #12]	; (800732c <init_spi+0x34>)
 8007320:	f7fa f922 	bl	8001568 <GPIO_Init>
  #endif
}
 8007324:	bf00      	nop
 8007326:	3708      	adds	r7, #8
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	40020400 	.word	0x40020400

08007330 <CS_HIGH>:

//--------------------------------------------------------------
// CS-Pin=Hi
//--------------------------------------------------------------
void CS_HIGH(void)
{
 8007330:	b480      	push	{r7}
 8007332:	af00      	add	r7, sp, #0
  // pin auf HI
  SD_SLAVESEL_GPIO_PORT->BSRRL = SD_SLAVESEL_PIN;  
 8007334:	4b04      	ldr	r3, [pc, #16]	; (8007348 <CS_HIGH+0x18>)
 8007336:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800733a:	831a      	strh	r2, [r3, #24]
}
 800733c:	bf00      	nop
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	40020400 	.word	0x40020400

0800734c <CS_LOW>:

//--------------------------------------------------------------
// CS-Pin=Lo
//--------------------------------------------------------------
void CS_LOW(void)
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
  // pin auf LO
  SD_SLAVESEL_GPIO_PORT->BSRRH = SD_SLAVESEL_PIN;  
 8007350:	4b04      	ldr	r3, [pc, #16]	; (8007364 <CS_LOW+0x18>)
 8007352:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007356:	835a      	strh	r2, [r3, #26]
}
 8007358:	bf00      	nop
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop
 8007364:	40020400 	.word	0x40020400

08007368 <FCLK_SLOW>:

//--------------------------------------------------------------
// SPI-Frq=Slow
//--------------------------------------------------------------
void FCLK_SLOW(void)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
  uint16_t tmpreg = 0;
 800736e:	2300      	movs	r3, #0
 8007370:	80fb      	strh	r3, [r7, #6]

  tmpreg = SD_SPI_PORT->CR1; 
 8007372:	4b0a      	ldr	r3, [pc, #40]	; (800739c <FCLK_SLOW+0x34>)
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	80fb      	strh	r3, [r7, #6]
  tmpreg&=~0x38;
 8007378:	88fb      	ldrh	r3, [r7, #6]
 800737a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800737e:	80fb      	strh	r3, [r7, #6]
  tmpreg|=SD_SPI_CLK_SLOW;
 8007380:	88fb      	ldrh	r3, [r7, #6]
 8007382:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8007386:	80fb      	strh	r3, [r7, #6]
  SD_SPI_PORT->CR1 = tmpreg;
 8007388:	4a04      	ldr	r2, [pc, #16]	; (800739c <FCLK_SLOW+0x34>)
 800738a:	88fb      	ldrh	r3, [r7, #6]
 800738c:	8013      	strh	r3, [r2, #0]
}
 800738e:	bf00      	nop
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop
 800739c:	40003800 	.word	0x40003800

080073a0 <FCLK_FAST>:

//--------------------------------------------------------------
// SPI-Frq=Fast
//--------------------------------------------------------------
void FCLK_FAST(void)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
  uint16_t tmpreg = 0;
 80073a6:	2300      	movs	r3, #0
 80073a8:	80fb      	strh	r3, [r7, #6]

  tmpreg = SD_SPI_PORT->CR1; 
 80073aa:	4b08      	ldr	r3, [pc, #32]	; (80073cc <FCLK_FAST+0x2c>)
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	80fb      	strh	r3, [r7, #6]
  tmpreg&=~0x38;
 80073b0:	88fb      	ldrh	r3, [r7, #6]
 80073b2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80073b6:	80fb      	strh	r3, [r7, #6]
  tmpreg|=SD_SPI_CLK_FAST;
  SD_SPI_PORT->CR1 = tmpreg;  
 80073b8:	4a04      	ldr	r2, [pc, #16]	; (80073cc <FCLK_FAST+0x2c>)
 80073ba:	88fb      	ldrh	r3, [r7, #6]
 80073bc:	8013      	strh	r3, [r2, #0]
}
 80073be:	bf00      	nop
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	40003800 	.word	0x40003800

080073d0 <SD_Detect>:
// check ob Karte vorhanden
// ret_wert : 0=ohne Karte
//            1=mit Karte
//--------------------------------------------------------------
uint8_t SD_Detect(void)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
  uint8_t ret_wert=1;
 80073d6:	2301      	movs	r3, #1
 80073d8:	71fb      	strb	r3, [r7, #7]
      // keine Karte eingelegt
      ret_wert=0;  
    }
  #endif
  
  return(ret_wert);
 80073da:	79fb      	ldrb	r3, [r7, #7]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <xchg_spi>:
//--------------------------------------------------------------
// Exchange a byte
// dat : Data to send
//--------------------------------------------------------------
static BYTE xchg_spi(BYTE dat)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	4603      	mov	r3, r0
 80073f0:	71fb      	strb	r3, [r7, #7]
  BYTE ret_wert=0;
 80073f2:	2300      	movs	r3, #0
 80073f4:	73fb      	strb	r3, [r7, #15]
  
  ret_wert=UB_SPI2_SendByte(dat);
 80073f6:	79fb      	ldrb	r3, [r7, #7]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 fa53 	bl	80078a4 <UB_SPI2_SendByte>
 80073fe:	4603      	mov	r3, r0
 8007400:	73fb      	strb	r3, [r7, #15]
  
  return(ret_wert);
 8007402:	7bfb      	ldrb	r3, [r7, #15]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <rcvr_spi_multi>:
// Receive multiple byte
// buff : Pointer to data buffer
// btr : Number of bytes to receive (even number)
//--------------------------------------------------------------
static void rcvr_spi_multi(BYTE *buff, UINT btr)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  BYTE b;
        
  do {
    b=UB_SPI2_SendByte(0xFF);
 8007416:	20ff      	movs	r0, #255	; 0xff
 8007418:	f000 fa44 	bl	80078a4 <UB_SPI2_SendByte>
 800741c:	4603      	mov	r3, r0
 800741e:	73fb      	strb	r3, [r7, #15]
    *buff=b;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	7bfa      	ldrb	r2, [r7, #15]
 8007424:	701a      	strb	r2, [r3, #0]
    buff++;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	3301      	adds	r3, #1
 800742a:	607b      	str	r3, [r7, #4]
    btr--;
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	3b01      	subs	r3, #1
 8007430:	603b      	str	r3, [r7, #0]
  } while (btr != 0);
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1ee      	bne.n	8007416 <rcvr_spi_multi+0xa>
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <xmit_spi_multi>:
// Send multiple byte
// buf : Pointer to the data
// btx : Number of bytes to send (even number)
//--------------------------------------------------------------
static void xmit_spi_multi(const BYTE *buff, UINT btx)
{	
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
  BYTE b;
      
  do {
    b=*buff;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	73fb      	strb	r3, [r7, #15]
    UB_SPI2_SendByte(b);          
 8007450:	7bfb      	ldrb	r3, [r7, #15]
 8007452:	4618      	mov	r0, r3
 8007454:	f000 fa26 	bl	80078a4 <UB_SPI2_SendByte>
    buff++;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	3301      	adds	r3, #1
 800745c:	607b      	str	r3, [r7, #4]
    btx--;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	3b01      	subs	r3, #1
 8007462:	603b      	str	r3, [r7, #0]
  } while (btx != 0);
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1ef      	bne.n	800744a <xmit_spi_multi+0xa>
}
 800746a:	bf00      	nop
 800746c:	3710      	adds	r7, #16
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
	...

08007474 <wait_ready>:
// Wait for card ready    
// wt :  Timeout [ms]
// ret_wert : 1:Ready, 0:Timeout
//--------------------------------------------------------------
static int wait_ready(UINT wt)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  BYTE d;

  Timer2 = wt;
 800747c:	4a0c      	ldr	r2, [pc, #48]	; (80074b0 <wait_ready+0x3c>)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6013      	str	r3, [r2, #0]
  do {
    d = xchg_spi(0xFF);
 8007482:	20ff      	movs	r0, #255	; 0xff
 8007484:	f7ff ffb0 	bl	80073e8 <xchg_spi>
 8007488:	4603      	mov	r3, r0
 800748a:	73fb      	strb	r3, [r7, #15]
    // This loop takes a time. Insert rot_rdq() here for multitask envilonment.
  } while (d != 0xFF && Timer2); // Wait for card goes ready or timeout
 800748c:	7bfb      	ldrb	r3, [r7, #15]
 800748e:	2bff      	cmp	r3, #255	; 0xff
 8007490:	d003      	beq.n	800749a <wait_ready+0x26>
 8007492:	4b07      	ldr	r3, [pc, #28]	; (80074b0 <wait_ready+0x3c>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1f3      	bne.n	8007482 <wait_ready+0xe>

  return (d == 0xFF) ? 1 : 0;
 800749a:	7bfb      	ldrb	r3, [r7, #15]
 800749c:	2bff      	cmp	r3, #255	; 0xff
 800749e:	bf0c      	ite	eq
 80074a0:	2301      	moveq	r3, #1
 80074a2:	2300      	movne	r3, #0
 80074a4:	b2db      	uxtb	r3, r3
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	200009e4 	.word	0x200009e4

080074b4 <deselect>:

//--------------------------------------------------------------
// Deselect card and release SPI           
//--------------------------------------------------------------
static void deselect(void)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	af00      	add	r7, sp, #0
  CS_HIGH(); // CS = H
 80074b8:	f7ff ff3a 	bl	8007330 <CS_HIGH>
  xchg_spi(0xFF); // Dummy clock (force DO hi-z for multiple slave SPI)
 80074bc:	20ff      	movs	r0, #255	; 0xff
 80074be:	f7ff ff93 	bl	80073e8 <xchg_spi>
}
 80074c2:	bf00      	nop
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <select>:
//--------------------------------------------------------------
// Select card and wait for ready  
// ret_wert :  1:OK, 0:Timeout 
//--------------------------------------------------------------
static int select(void)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	af00      	add	r7, sp, #0
  CS_LOW();
 80074ca:	f7ff ff3f 	bl	800734c <CS_LOW>
  xchg_spi(0xFF); // Dummy clock (force DO enabled)
 80074ce:	20ff      	movs	r0, #255	; 0xff
 80074d0:	f7ff ff8a 	bl	80073e8 <xchg_spi>

  if (wait_ready(500)) return 1; // OK
 80074d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074d8:	f7ff ffcc 	bl	8007474 <wait_ready>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d001      	beq.n	80074e6 <select+0x20>
 80074e2:	2301      	movs	r3, #1
 80074e4:	e002      	b.n	80074ec <select+0x26>
  deselect();
 80074e6:	f7ff ffe5 	bl	80074b4 <deselect>
  return 0; // Timeout
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <rcvr_datablock>:
// buf : Data buffer
// btr : Data block length (byte)
// ret_wert : 1:OK, 0:Error 
//--------------------------------------------------------------
static int rcvr_datablock (BYTE *buff, UINT btr)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  BYTE token;

  Timer1 = 200;
 80074fa:	4b11      	ldr	r3, [pc, #68]	; (8007540 <rcvr_datablock+0x50>)
 80074fc:	22c8      	movs	r2, #200	; 0xc8
 80074fe:	601a      	str	r2, [r3, #0]
  do { // Wait for DataStart token in timeout of 200ms
    token = xchg_spi(0xFF);
 8007500:	20ff      	movs	r0, #255	; 0xff
 8007502:	f7ff ff71 	bl	80073e8 <xchg_spi>
 8007506:	4603      	mov	r3, r0
 8007508:	73fb      	strb	r3, [r7, #15]
    // This loop will take a time. Insert rot_rdq() here for multitask envilonment.
  } while ((token == 0xFF) && Timer1);
 800750a:	7bfb      	ldrb	r3, [r7, #15]
 800750c:	2bff      	cmp	r3, #255	; 0xff
 800750e:	d103      	bne.n	8007518 <rcvr_datablock+0x28>
 8007510:	4b0b      	ldr	r3, [pc, #44]	; (8007540 <rcvr_datablock+0x50>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1f3      	bne.n	8007500 <rcvr_datablock+0x10>
  if(token != 0xFE) return 0; // Function fails if invalid DataStart token or timeout
 8007518:	7bfb      	ldrb	r3, [r7, #15]
 800751a:	2bfe      	cmp	r3, #254	; 0xfe
 800751c:	d001      	beq.n	8007522 <rcvr_datablock+0x32>
 800751e:	2300      	movs	r3, #0
 8007520:	e00a      	b.n	8007538 <rcvr_datablock+0x48>

  rcvr_spi_multi(buff, btr); // Store trailing data to the buffer
 8007522:	6839      	ldr	r1, [r7, #0]
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f7ff ff71 	bl	800740c <rcvr_spi_multi>
  xchg_spi(0xFF); xchg_spi(0xFF); // Discard CRC
 800752a:	20ff      	movs	r0, #255	; 0xff
 800752c:	f7ff ff5c 	bl	80073e8 <xchg_spi>
 8007530:	20ff      	movs	r0, #255	; 0xff
 8007532:	f7ff ff59 	bl	80073e8 <xchg_spi>

  return 1; // Function succeeded
 8007536:	2301      	movs	r3, #1
}
 8007538:	4618      	mov	r0, r3
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	200009e0 	.word	0x200009e0

08007544 <xmit_datablock>:
// token : Token
// ret_wert : 1:OK, 0:Failed
//--------------------------------------------------------------
#if _USE_WRITE
static int xmit_datablock(const BYTE *buff,BYTE token)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	460b      	mov	r3, r1
 800754e:	70fb      	strb	r3, [r7, #3]
  BYTE resp;

  if (!wait_ready(500)) return 0; // Wait for card ready
 8007550:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007554:	f7ff ff8e 	bl	8007474 <wait_ready>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d101      	bne.n	8007562 <xmit_datablock+0x1e>
 800755e:	2300      	movs	r3, #0
 8007560:	e01e      	b.n	80075a0 <xmit_datablock+0x5c>
  xchg_spi(token); // Send token
 8007562:	78fb      	ldrb	r3, [r7, #3]
 8007564:	4618      	mov	r0, r3
 8007566:	f7ff ff3f 	bl	80073e8 <xchg_spi>
  if (token != 0xFD) { // Send data if token is other than StopTran
 800756a:	78fb      	ldrb	r3, [r7, #3]
 800756c:	2bfd      	cmp	r3, #253	; 0xfd
 800756e:	d016      	beq.n	800759e <xmit_datablock+0x5a>
    xmit_spi_multi(buff, 512); // Data
 8007570:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff ff63 	bl	8007440 <xmit_spi_multi>
    xchg_spi(0xFF); xchg_spi(0xFF); // Dummy CRC
 800757a:	20ff      	movs	r0, #255	; 0xff
 800757c:	f7ff ff34 	bl	80073e8 <xchg_spi>
 8007580:	20ff      	movs	r0, #255	; 0xff
 8007582:	f7ff ff31 	bl	80073e8 <xchg_spi>

    resp = xchg_spi(0xFF); // Receive data resp
 8007586:	20ff      	movs	r0, #255	; 0xff
 8007588:	f7ff ff2e 	bl	80073e8 <xchg_spi>
 800758c:	4603      	mov	r3, r0
 800758e:	73fb      	strb	r3, [r7, #15]
    // Function fails if the data packet was not accepted
    if ((resp & 0x1F) != 0x05) return 0;
 8007590:	7bfb      	ldrb	r3, [r7, #15]
 8007592:	f003 031f 	and.w	r3, r3, #31
 8007596:	2b05      	cmp	r3, #5
 8007598:	d001      	beq.n	800759e <xmit_datablock+0x5a>
 800759a:	2300      	movs	r3, #0
 800759c:	e000      	b.n	80075a0 <xmit_datablock+0x5c>
  }
  return 1;
 800759e:	2301      	movs	r3, #1
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3710      	adds	r7, #16
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <send_cmd>:
// cmd : Command index
// arg : Argument
// ret_wert : R1 resp (bit7==1:Failed to send)
//--------------------------------------------------------------
static BYTE send_cmd (BYTE cmd, DWORD arg)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	4603      	mov	r3, r0
 80075b0:	6039      	str	r1, [r7, #0]
 80075b2:	71fb      	strb	r3, [r7, #7]
  BYTE n, res;

  if (cmd & 0x80) { // Send a CMD55 prior to ACMD<n>
 80075b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	da0e      	bge.n	80075da <send_cmd+0x32>
    cmd &= 0x7F;
 80075bc:	79fb      	ldrb	r3, [r7, #7]
 80075be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075c2:	71fb      	strb	r3, [r7, #7]
    res = send_cmd(CMD55, 0);
 80075c4:	2100      	movs	r1, #0
 80075c6:	2037      	movs	r0, #55	; 0x37
 80075c8:	f7ff ffee 	bl	80075a8 <send_cmd>
 80075cc:	4603      	mov	r3, r0
 80075ce:	73bb      	strb	r3, [r7, #14]
    if (res > 1) return res;
 80075d0:	7bbb      	ldrb	r3, [r7, #14]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d901      	bls.n	80075da <send_cmd+0x32>
 80075d6:	7bbb      	ldrb	r3, [r7, #14]
 80075d8:	e051      	b.n	800767e <send_cmd+0xd6>
  }

  // Select the card and wait for ready except to stop multiple block read
  if (cmd != CMD12) {
 80075da:	79fb      	ldrb	r3, [r7, #7]
 80075dc:	2b0c      	cmp	r3, #12
 80075de:	d008      	beq.n	80075f2 <send_cmd+0x4a>
    deselect();
 80075e0:	f7ff ff68 	bl	80074b4 <deselect>
    if (!select()) return 0xFF;
 80075e4:	f7ff ff6f 	bl	80074c6 <select>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <send_cmd+0x4a>
 80075ee:	23ff      	movs	r3, #255	; 0xff
 80075f0:	e045      	b.n	800767e <send_cmd+0xd6>
  }

  // Send command packet
  xchg_spi(0x40 | cmd); // Start + command index
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	4618      	mov	r0, r3
 80075fc:	f7ff fef4 	bl	80073e8 <xchg_spi>
  xchg_spi((BYTE)(arg >> 24)); // Argument[31..24]
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	0e1b      	lsrs	r3, r3, #24
 8007604:	b2db      	uxtb	r3, r3
 8007606:	4618      	mov	r0, r3
 8007608:	f7ff feee 	bl	80073e8 <xchg_spi>
  xchg_spi((BYTE)(arg >> 16)); // Argument[23..16]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	0c1b      	lsrs	r3, r3, #16
 8007610:	b2db      	uxtb	r3, r3
 8007612:	4618      	mov	r0, r3
 8007614:	f7ff fee8 	bl	80073e8 <xchg_spi>
  xchg_spi((BYTE)(arg >> 8)); // Argument[15..8]
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	0a1b      	lsrs	r3, r3, #8
 800761c:	b2db      	uxtb	r3, r3
 800761e:	4618      	mov	r0, r3
 8007620:	f7ff fee2 	bl	80073e8 <xchg_spi>
  xchg_spi((BYTE)arg); // Argument[7..0]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	b2db      	uxtb	r3, r3
 8007628:	4618      	mov	r0, r3
 800762a:	f7ff fedd 	bl	80073e8 <xchg_spi>
  n = 0x01; // Dummy CRC + Stop
 800762e:	2301      	movs	r3, #1
 8007630:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0) n = 0x95; // Valid CRC for CMD0(0)
 8007632:	79fb      	ldrb	r3, [r7, #7]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d101      	bne.n	800763c <send_cmd+0x94>
 8007638:	2395      	movs	r3, #149	; 0x95
 800763a:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD8) n = 0x87; // Valid CRC for CMD8(0x1AA)
 800763c:	79fb      	ldrb	r3, [r7, #7]
 800763e:	2b08      	cmp	r3, #8
 8007640:	d101      	bne.n	8007646 <send_cmd+0x9e>
 8007642:	2387      	movs	r3, #135	; 0x87
 8007644:	73fb      	strb	r3, [r7, #15]
  xchg_spi(n);
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	4618      	mov	r0, r3
 800764a:	f7ff fecd 	bl	80073e8 <xchg_spi>

  // Receive command resp
  if (cmd == CMD12) xchg_spi(0xFF); // Diacard following one byte when CMD12
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	2b0c      	cmp	r3, #12
 8007652:	d102      	bne.n	800765a <send_cmd+0xb2>
 8007654:	20ff      	movs	r0, #255	; 0xff
 8007656:	f7ff fec7 	bl	80073e8 <xchg_spi>
  n = 10; // Wait for response (10 bytes max)
 800765a:	230a      	movs	r3, #10
 800765c:	73fb      	strb	r3, [r7, #15]
  do {
    res = xchg_spi(0xFF);
 800765e:	20ff      	movs	r0, #255	; 0xff
 8007660:	f7ff fec2 	bl	80073e8 <xchg_spi>
 8007664:	4603      	mov	r3, r0
 8007666:	73bb      	strb	r3, [r7, #14]
  }while ((res & 0x80) && --n);
 8007668:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800766c:	2b00      	cmp	r3, #0
 800766e:	da05      	bge.n	800767c <send_cmd+0xd4>
 8007670:	7bfb      	ldrb	r3, [r7, #15]
 8007672:	3b01      	subs	r3, #1
 8007674:	73fb      	strb	r3, [r7, #15]
 8007676:	7bfb      	ldrb	r3, [r7, #15]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1f0      	bne.n	800765e <send_cmd+0xb6>

  return res; // Return received response
 800767c:	7bbb      	ldrb	r3, [r7, #14]
}
 800767e:	4618      	mov	r0, r3
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
	...

08007688 <disk_timerproc>:
// Device timer function     
// This function must be called from timer interrupt routine in period
// of 1 ms to generate card control timing.
//--------------------------------------------------------------
void disk_timerproc (void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
  WORD n;
  BYTE s;

  n = Timer1;
 800768e:	4b1a      	ldr	r3, [pc, #104]	; (80076f8 <disk_timerproc+0x70>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	80bb      	strh	r3, [r7, #4]
  if (n) Timer1 = --n;
 8007694:	88bb      	ldrh	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d005      	beq.n	80076a6 <disk_timerproc+0x1e>
 800769a:	88bb      	ldrh	r3, [r7, #4]
 800769c:	3b01      	subs	r3, #1
 800769e:	80bb      	strh	r3, [r7, #4]
 80076a0:	88bb      	ldrh	r3, [r7, #4]
 80076a2:	4a15      	ldr	r2, [pc, #84]	; (80076f8 <disk_timerproc+0x70>)
 80076a4:	6013      	str	r3, [r2, #0]
  n = Timer2;
 80076a6:	4b15      	ldr	r3, [pc, #84]	; (80076fc <disk_timerproc+0x74>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	80bb      	strh	r3, [r7, #4]
  if (n) Timer2 = --n;
 80076ac:	88bb      	ldrh	r3, [r7, #4]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d005      	beq.n	80076be <disk_timerproc+0x36>
 80076b2:	88bb      	ldrh	r3, [r7, #4]
 80076b4:	3b01      	subs	r3, #1
 80076b6:	80bb      	strh	r3, [r7, #4]
 80076b8:	88bb      	ldrh	r3, [r7, #4]
 80076ba:	4a10      	ldr	r2, [pc, #64]	; (80076fc <disk_timerproc+0x74>)
 80076bc:	6013      	str	r3, [r2, #0]

  s = Stat;
 80076be:	4b10      	ldr	r3, [pc, #64]	; (8007700 <disk_timerproc+0x78>)
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	71fb      	strb	r3, [r7, #7]
  if (USE_WRITE_PROTECTION)
    s |= STA_PROTECT;
  else
    s &= ~STA_PROTECT;
 80076c4:	79fb      	ldrb	r3, [r7, #7]
 80076c6:	f023 0304 	bic.w	r3, r3, #4
 80076ca:	71fb      	strb	r3, [r7, #7]
  if (SD_Detect()!=0)
 80076cc:	f7ff fe80 	bl	80073d0 <SD_Detect>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d004      	beq.n	80076e0 <disk_timerproc+0x58>
    s &= ~STA_NODISK;
 80076d6:	79fb      	ldrb	r3, [r7, #7]
 80076d8:	f023 0302 	bic.w	r3, r3, #2
 80076dc:	71fb      	strb	r3, [r7, #7]
 80076de:	e003      	b.n	80076e8 <disk_timerproc+0x60>
  else
    s |= (STA_NODISK | STA_NOINIT);
 80076e0:	79fb      	ldrb	r3, [r7, #7]
 80076e2:	f043 0303 	orr.w	r3, r3, #3
 80076e6:	71fb      	strb	r3, [r7, #7]
  Stat = s;
 80076e8:	4a05      	ldr	r2, [pc, #20]	; (8007700 <disk_timerproc+0x78>)
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	7013      	strb	r3, [r2, #0]
}
 80076ee:	bf00      	nop
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	200009e0 	.word	0x200009e0
 80076fc:	200009e4 	.word	0x200009e4
 8007700:	20000080 	.word	0x20000080

08007704 <TIM6_DAC_IRQHandler>:

//--------------------------------------------------------------
// ISR vom Timer
//--------------------------------------------------------------
void SD_1MS_TIM_ISR_HANDLER(void)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	af00      	add	r7, sp, #0
  // es gibt hier nur eine Interrupt Quelle
  TIM_ClearITPendingBit(SD_1MS_TIM, TIM_IT_Update);
 8007708:	2101      	movs	r1, #1
 800770a:	4803      	ldr	r0, [pc, #12]	; (8007718 <TIM6_DAC_IRQHandler+0x14>)
 800770c:	f7fa ff76 	bl	80025fc <TIM_ClearITPendingBit>

  // funktion aufrufen
  disk_timerproc();
 8007710:	f7ff ffba 	bl	8007688 <disk_timerproc>
}
 8007714:	bf00      	nop
 8007716:	bd80      	pop	{r7, pc}
 8007718:	40001000 	.word	0x40001000

0800771c <UB_SPI2_Init>:
// Return_wert :
//  -> ERROR   , wenn SPI schon mit anderem Mode initialisiert
//  -> SUCCESS , wenn SPI init ok war
//--------------------------------------------------------------
ErrorStatus UB_SPI2_Init(SPI2_Mode_t mode)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b08a      	sub	sp, #40	; 0x28
 8007720:	af00      	add	r7, sp, #0
 8007722:	4603      	mov	r3, r0
 8007724:	71fb      	strb	r3, [r7, #7]
  ErrorStatus ret_wert=ERROR;
 8007726:	2300      	movs	r3, #0
 8007728:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  static SPI2_Mode_t init_mode;
  GPIO_InitTypeDef  GPIO_InitStructure;
  SPI_InitTypeDef  SPI_InitStructure;

  // initialisierung darf nur einmal gemacht werden
  if(init_ok!=0) {
 800772c:	4b59      	ldr	r3, [pc, #356]	; (8007894 <UB_SPI2_Init+0x178>)
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d00a      	beq.n	800774a <UB_SPI2_Init+0x2e>
    if(init_mode==mode) ret_wert=SUCCESS;
 8007734:	4b58      	ldr	r3, [pc, #352]	; (8007898 <UB_SPI2_Init+0x17c>)
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	79fa      	ldrb	r2, [r7, #7]
 800773a:	429a      	cmp	r2, r3
 800773c:	d102      	bne.n	8007744 <UB_SPI2_Init+0x28>
 800773e:	2301      	movs	r3, #1
 8007740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    return(ret_wert);
 8007744:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007748:	e0a0      	b.n	800788c <UB_SPI2_Init+0x170>
  }

  // SPI-Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);  
 800774a:	2101      	movs	r1, #1
 800774c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007750:	f7fa f8ec 	bl	800192c <RCC_APB1PeriphClockCmd>

  // Clock Enable der Pins
  RCC_AHB1PeriphClockCmd(SPI2DEV.SCK.CLK, ENABLE);
 8007754:	4b51      	ldr	r3, [pc, #324]	; (800789c <UB_SPI2_Init+0x180>)
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	2101      	movs	r1, #1
 800775a:	4618      	mov	r0, r3
 800775c:	f7fa f8c6 	bl	80018ec <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(SPI2DEV.MOSI.CLK, ENABLE);
 8007760:	4b4e      	ldr	r3, [pc, #312]	; (800789c <UB_SPI2_Init+0x180>)
 8007762:	699b      	ldr	r3, [r3, #24]
 8007764:	2101      	movs	r1, #1
 8007766:	4618      	mov	r0, r3
 8007768:	f7fa f8c0 	bl	80018ec <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(SPI2DEV.MISO.CLK, ENABLE);
 800776c:	4b4b      	ldr	r3, [pc, #300]	; (800789c <UB_SPI2_Init+0x180>)
 800776e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007770:	2101      	movs	r1, #1
 8007772:	4618      	mov	r0, r3
 8007774:	f7fa f8ba 	bl	80018ec <RCC_AHB1PeriphClockCmd>

  // SPI Alternative-Funktions mit den IO-Pins verbinden
  GPIO_PinAFConfig(SPI2DEV.SCK.PORT, SPI2DEV.SCK.SOURCE, GPIO_AF_SPI2);
 8007778:	4b48      	ldr	r3, [pc, #288]	; (800789c <UB_SPI2_Init+0x180>)
 800777a:	6818      	ldr	r0, [r3, #0]
 800777c:	4b47      	ldr	r3, [pc, #284]	; (800789c <UB_SPI2_Init+0x180>)
 800777e:	7b1b      	ldrb	r3, [r3, #12]
 8007780:	b29b      	uxth	r3, r3
 8007782:	2205      	movs	r2, #5
 8007784:	4619      	mov	r1, r3
 8007786:	f7f9 ffe7 	bl	8001758 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(SPI2DEV.MOSI.PORT, SPI2DEV.MOSI.SOURCE, GPIO_AF_SPI2);
 800778a:	4b44      	ldr	r3, [pc, #272]	; (800789c <UB_SPI2_Init+0x180>)
 800778c:	6918      	ldr	r0, [r3, #16]
 800778e:	4b43      	ldr	r3, [pc, #268]	; (800789c <UB_SPI2_Init+0x180>)
 8007790:	7f1b      	ldrb	r3, [r3, #28]
 8007792:	b29b      	uxth	r3, r3
 8007794:	2205      	movs	r2, #5
 8007796:	4619      	mov	r1, r3
 8007798:	f7f9 ffde 	bl	8001758 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(SPI2DEV.MISO.PORT, SPI2DEV.MISO.SOURCE, GPIO_AF_SPI2);
 800779c:	4b3f      	ldr	r3, [pc, #252]	; (800789c <UB_SPI2_Init+0x180>)
 800779e:	6a18      	ldr	r0, [r3, #32]
 80077a0:	4b3e      	ldr	r3, [pc, #248]	; (800789c <UB_SPI2_Init+0x180>)
 80077a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	2205      	movs	r2, #5
 80077aa:	4619      	mov	r1, r3
 80077ac:	f7f9 ffd4 	bl	8001758 <GPIO_PinAFConfig>

  // SPI als Alternative-Funktion mit PullDown
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80077b0:	2302      	movs	r3, #2
 80077b2:	f887 3020 	strb.w	r3, [r7, #32]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80077b6:	2302      	movs	r3, #2
 80077b8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80077bc:	2300      	movs	r3, #0
 80077be:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_DOWN;
 80077c2:	2302      	movs	r3, #2
 80077c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  // SCK-Pin
  GPIO_InitStructure.GPIO_Pin = SPI2DEV.SCK.PIN;
 80077c8:	4b34      	ldr	r3, [pc, #208]	; (800789c <UB_SPI2_Init+0x180>)
 80077ca:	889b      	ldrh	r3, [r3, #4]
 80077cc:	61fb      	str	r3, [r7, #28]
  GPIO_Init(SPI2DEV.SCK.PORT, &GPIO_InitStructure);
 80077ce:	4b33      	ldr	r3, [pc, #204]	; (800789c <UB_SPI2_Init+0x180>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f107 021c 	add.w	r2, r7, #28
 80077d6:	4611      	mov	r1, r2
 80077d8:	4618      	mov	r0, r3
 80077da:	f7f9 fec5 	bl	8001568 <GPIO_Init>
  // MOSI-Pin
  GPIO_InitStructure.GPIO_Pin = SPI2DEV.MOSI.PIN;
 80077de:	4b2f      	ldr	r3, [pc, #188]	; (800789c <UB_SPI2_Init+0x180>)
 80077e0:	8a9b      	ldrh	r3, [r3, #20]
 80077e2:	61fb      	str	r3, [r7, #28]
  GPIO_Init(SPI2DEV.MOSI.PORT, &GPIO_InitStructure);
 80077e4:	4b2d      	ldr	r3, [pc, #180]	; (800789c <UB_SPI2_Init+0x180>)
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	f107 021c 	add.w	r2, r7, #28
 80077ec:	4611      	mov	r1, r2
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7f9 feba 	bl	8001568 <GPIO_Init>
  // MISO-Pin
  GPIO_InitStructure.GPIO_Pin = SPI2DEV.MISO.PIN;
 80077f4:	4b29      	ldr	r3, [pc, #164]	; (800789c <UB_SPI2_Init+0x180>)
 80077f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80077f8:	61fb      	str	r3, [r7, #28]
  GPIO_Init(SPI2DEV.MISO.PORT, &GPIO_InitStructure);
 80077fa:	4b28      	ldr	r3, [pc, #160]	; (800789c <UB_SPI2_Init+0x180>)
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	f107 021c 	add.w	r2, r7, #28
 8007802:	4611      	mov	r1, r2
 8007804:	4618      	mov	r0, r3
 8007806:	f7f9 feaf 	bl	8001568 <GPIO_Init>

  // SPI-Konfiguration
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800780a:	2300      	movs	r3, #0
 800780c:	813b      	strh	r3, [r7, #8]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800780e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8007812:	817b      	strh	r3, [r7, #10]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8007814:	2300      	movs	r3, #0
 8007816:	81bb      	strh	r3, [r7, #12]
  if(mode==SPI_MODE_0) {
 8007818:	79fb      	ldrb	r3, [r7, #7]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d104      	bne.n	8007828 <UB_SPI2_Init+0x10c>
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 800781e:	2300      	movs	r3, #0
 8007820:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8007822:	2300      	movs	r3, #0
 8007824:	823b      	strh	r3, [r7, #16]
 8007826:	e013      	b.n	8007850 <UB_SPI2_Init+0x134>
  }else if(mode==SPI_MODE_1) {
 8007828:	79fb      	ldrb	r3, [r7, #7]
 800782a:	2b01      	cmp	r3, #1
 800782c:	d104      	bne.n	8007838 <UB_SPI2_Init+0x11c>
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 800782e:	2300      	movs	r3, #0
 8007830:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8007832:	2301      	movs	r3, #1
 8007834:	823b      	strh	r3, [r7, #16]
 8007836:	e00b      	b.n	8007850 <UB_SPI2_Init+0x134>
  }else if(mode==SPI_MODE_2) {
 8007838:	79fb      	ldrb	r3, [r7, #7]
 800783a:	2b02      	cmp	r3, #2
 800783c:	d104      	bne.n	8007848 <UB_SPI2_Init+0x12c>
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 800783e:	2302      	movs	r3, #2
 8007840:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8007842:	2300      	movs	r3, #0
 8007844:	823b      	strh	r3, [r7, #16]
 8007846:	e003      	b.n	8007850 <UB_SPI2_Init+0x134>
  }else {
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8007848:	2302      	movs	r3, #2
 800784a:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 800784c:	2301      	movs	r3, #1
 800784e:	823b      	strh	r3, [r7, #16]
  }
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8007850:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007854:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI2_VORTEILER;
 8007856:	2328      	movs	r3, #40	; 0x28
 8007858:	82bb      	strh	r3, [r7, #20]

  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800785a:	2300      	movs	r3, #0
 800785c:	82fb      	strh	r3, [r7, #22]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 800785e:	2307      	movs	r3, #7
 8007860:	833b      	strh	r3, [r7, #24]
  SPI_Init(SPI2, &SPI_InitStructure); 
 8007862:	f107 0308 	add.w	r3, r7, #8
 8007866:	4619      	mov	r1, r3
 8007868:	480d      	ldr	r0, [pc, #52]	; (80078a0 <UB_SPI2_Init+0x184>)
 800786a:	f7fa fcee 	bl	800224a <SPI_Init>

  // SPI enable
  SPI_Cmd(SPI2, ENABLE); 
 800786e:	2101      	movs	r1, #1
 8007870:	480b      	ldr	r0, [pc, #44]	; (80078a0 <UB_SPI2_Init+0x184>)
 8007872:	f7fa fd2e 	bl	80022d2 <SPI_Cmd>

  // init Mode speichern
  init_ok=1;
 8007876:	4b07      	ldr	r3, [pc, #28]	; (8007894 <UB_SPI2_Init+0x178>)
 8007878:	2201      	movs	r2, #1
 800787a:	701a      	strb	r2, [r3, #0]
  init_mode=mode;
 800787c:	4a06      	ldr	r2, [pc, #24]	; (8007898 <UB_SPI2_Init+0x17c>)
 800787e:	79fb      	ldrb	r3, [r7, #7]
 8007880:	7013      	strb	r3, [r2, #0]
  ret_wert=SUCCESS;
 8007882:	2301      	movs	r3, #1
 8007884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  return(ret_wert);
 8007888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800788c:	4618      	mov	r0, r3
 800788e:	3728      	adds	r7, #40	; 0x28
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	200009e9 	.word	0x200009e9
 8007898:	200009ea 	.word	0x200009ea
 800789c:	20000084 	.word	0x20000084
 80078a0:	40003800 	.word	0x40003800

080078a4 <UB_SPI2_SendByte>:
//--------------------------------------------------------------
// sendet und empfngt ein Byte per SPI2
// ChipSelect-Signal muss von rufender Funktion gemacht werden
//--------------------------------------------------------------
uint8_t UB_SPI2_SendByte(uint8_t wert)
{ 
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	4603      	mov	r3, r0
 80078ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret_wert=0;
 80078ae:	2300      	movs	r3, #0
 80078b0:	73fb      	strb	r3, [r7, #15]

  // warte bis senden fertig
  while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80078b2:	bf00      	nop
 80078b4:	2102      	movs	r1, #2
 80078b6:	480f      	ldr	r0, [pc, #60]	; (80078f4 <UB_SPI2_SendByte+0x50>)
 80078b8:	f7fa fd47 	bl	800234a <SPI_I2S_GetFlagStatus>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d0f8      	beq.n	80078b4 <UB_SPI2_SendByte+0x10>

  // byte senden
  SPI_I2S_SendData(SPI2, wert);
 80078c2:	79fb      	ldrb	r3, [r7, #7]
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	4619      	mov	r1, r3
 80078c8:	480a      	ldr	r0, [pc, #40]	; (80078f4 <UB_SPI2_SendByte+0x50>)
 80078ca:	f7fa fd2f 	bl	800232c <SPI_I2S_SendData>

  // warte bis empfang fertig
  while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET); 
 80078ce:	bf00      	nop
 80078d0:	2101      	movs	r1, #1
 80078d2:	4808      	ldr	r0, [pc, #32]	; (80078f4 <UB_SPI2_SendByte+0x50>)
 80078d4:	f7fa fd39 	bl	800234a <SPI_I2S_GetFlagStatus>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d0f8      	beq.n	80078d0 <UB_SPI2_SendByte+0x2c>

  // Daten einlesen
  ret_wert=SPI_I2S_ReceiveData(SPI2);
 80078de:	4805      	ldr	r0, [pc, #20]	; (80078f4 <UB_SPI2_SendByte+0x50>)
 80078e0:	f7fa fd17 	bl	8002312 <SPI_I2S_ReceiveData>
 80078e4:	4603      	mov	r3, r0
 80078e6:	73fb      	strb	r3, [r7, #15]

  return(ret_wert);
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	40003800 	.word	0x40003800

080078f8 <UB_USBDisk_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die USB-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_USBDisk_Init(void)
{
 80078f8:	b480      	push	{r7}
 80078fa:	af00      	add	r7, sp, #0

}
 80078fc:	bf00      	nop
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <USB_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_initialize(void)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 800790c:	f04f 33ff 	mov.w	r3, #4294967295
 8007910:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8007912:	687b      	ldr	r3, [r7, #4]
}
 8007914:	4618      	mov	r0, r3
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <USB_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_status(void)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8007926:	f04f 33ff 	mov.w	r3, #4294967295
 800792a:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 800792c:	687b      	ldr	r3, [r7, #4]
}
 800792e:	4618      	mov	r0, r3
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <USB_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 800793a:	b480      	push	{r7}
 800793c:	b087      	sub	sp, #28
 800793e:	af00      	add	r7, sp, #0
 8007940:	60f8      	str	r0, [r7, #12]
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	4613      	mov	r3, r2
 8007946:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8007948:	f04f 33ff 	mov.w	r3, #4294967295
 800794c:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 800794e:	697b      	ldr	r3, [r7, #20]
}
 8007950:	4618      	mov	r0, r3
 8007952:	371c      	adds	r7, #28
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <USB_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 800795c:	b480      	push	{r7}
 800795e:	b087      	sub	sp, #28
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	4613      	mov	r3, r2
 8007968:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 800796a:	f04f 33ff 	mov.w	r3, #4294967295
 800796e:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8007970:	697b      	ldr	r3, [r7, #20]
}
 8007972:	4618      	mov	r0, r3
 8007974:	371c      	adds	r7, #28
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr

0800797e <USB_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_ioctl(BYTE cmd, void *buff)
{
 800797e:	b480      	push	{r7}
 8007980:	b085      	sub	sp, #20
 8007982:	af00      	add	r7, sp, #0
 8007984:	4603      	mov	r3, r0
 8007986:	6039      	str	r1, [r7, #0]
 8007988:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 800798a:	f04f 33ff 	mov.w	r3, #4294967295
 800798e:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8007990:	68fb      	ldr	r3, [r7, #12]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3714      	adds	r7, #20
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr

0800799e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800799e:	b480      	push	{r7}
 80079a0:	af00      	add	r7, sp, #0
}
 80079a2:	bf00      	nop
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80079ac:	b480      	push	{r7}
 80079ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80079b0:	e7fe      	b.n	80079b0 <HardFault_Handler+0x4>

080079b2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80079b2:	b480      	push	{r7}
 80079b4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80079b6:	e7fe      	b.n	80079b6 <MemManage_Handler+0x4>

080079b8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80079b8:	b480      	push	{r7}
 80079ba:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80079bc:	e7fe      	b.n	80079bc <BusFault_Handler+0x4>

080079be <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80079be:	b480      	push	{r7}
 80079c0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80079c2:	e7fe      	b.n	80079c2 <UsageFault_Handler+0x4>

080079c4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
}
 80079c8:	bf00      	nop
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr

080079d2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80079d2:	b480      	push	{r7}
 80079d4:	af00      	add	r7, sp, #0
}
 80079d6:	bf00      	nop
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80079e0:	b480      	push	{r7}
 80079e2:	af00      	add	r7, sp, #0
}
 80079e4:	bf00      	nop
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr

080079ee <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80079ee:	b580      	push	{r7, lr}
 80079f0:	af00      	add	r7, sp, #0
  TimingDelay_Decrement();
 80079f2:	f7fd fd41 	bl	8005478 <TimingDelay_Decrement>
  sensar();
 80079f6:	f7fd fc71 	bl	80052dc <sensar>
}
 80079fa:	bf00      	nop
 80079fc:	bd80      	pop	{r7, pc}
	...

08007a00 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007a04:	4a16      	ldr	r2, [pc, #88]	; (8007a60 <SystemInit+0x60>)
 8007a06:	4b16      	ldr	r3, [pc, #88]	; (8007a60 <SystemInit+0x60>)
 8007a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007a14:	4a13      	ldr	r2, [pc, #76]	; (8007a64 <SystemInit+0x64>)
 8007a16:	4b13      	ldr	r3, [pc, #76]	; (8007a64 <SystemInit+0x64>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f043 0301 	orr.w	r3, r3, #1
 8007a1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007a20:	4b10      	ldr	r3, [pc, #64]	; (8007a64 <SystemInit+0x64>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007a26:	4a0f      	ldr	r2, [pc, #60]	; (8007a64 <SystemInit+0x64>)
 8007a28:	4b0e      	ldr	r3, [pc, #56]	; (8007a64 <SystemInit+0x64>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a34:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007a36:	4b0b      	ldr	r3, [pc, #44]	; (8007a64 <SystemInit+0x64>)
 8007a38:	4a0b      	ldr	r2, [pc, #44]	; (8007a68 <SystemInit+0x68>)
 8007a3a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007a3c:	4a09      	ldr	r2, [pc, #36]	; (8007a64 <SystemInit+0x64>)
 8007a3e:	4b09      	ldr	r3, [pc, #36]	; (8007a64 <SystemInit+0x64>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007a48:	4b06      	ldr	r3, [pc, #24]	; (8007a64 <SystemInit+0x64>)
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8007a4e:	f000 f80d 	bl	8007a6c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007a52:	4b03      	ldr	r3, [pc, #12]	; (8007a60 <SystemInit+0x60>)
 8007a54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007a58:	609a      	str	r2, [r3, #8]
#endif
}
 8007a5a:	bf00      	nop
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	e000ed00 	.word	0xe000ed00
 8007a64:	40023800 	.word	0x40023800
 8007a68:	24003010 	.word	0x24003010

08007a6c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8007a72:	2300      	movs	r3, #0
 8007a74:	607b      	str	r3, [r7, #4]
 8007a76:	2300      	movs	r3, #0
 8007a78:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8007a7a:	4a36      	ldr	r2, [pc, #216]	; (8007b54 <SetSysClock+0xe8>)
 8007a7c:	4b35      	ldr	r3, [pc, #212]	; (8007b54 <SetSysClock+0xe8>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a84:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8007a86:	4b33      	ldr	r3, [pc, #204]	; (8007b54 <SetSysClock+0xe8>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a8e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	3301      	adds	r3, #1
 8007a94:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d103      	bne.n	8007aa4 <SetSysClock+0x38>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8007aa2:	d1f0      	bne.n	8007a86 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8007aa4:	4b2b      	ldr	r3, [pc, #172]	; (8007b54 <SetSysClock+0xe8>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	e001      	b.n	8007aba <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d142      	bne.n	8007b46 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8007ac0:	4a24      	ldr	r2, [pc, #144]	; (8007b54 <SetSysClock+0xe8>)
 8007ac2:	4b24      	ldr	r3, [pc, #144]	; (8007b54 <SetSysClock+0xe8>)
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007aca:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8007acc:	4a22      	ldr	r2, [pc, #136]	; (8007b58 <SetSysClock+0xec>)
 8007ace:	4b22      	ldr	r3, [pc, #136]	; (8007b58 <SetSysClock+0xec>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ad6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8007ad8:	4a1e      	ldr	r2, [pc, #120]	; (8007b54 <SetSysClock+0xe8>)
 8007ada:	4b1e      	ldr	r3, [pc, #120]	; (8007b54 <SetSysClock+0xe8>)
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8007ae0:	4a1c      	ldr	r2, [pc, #112]	; (8007b54 <SetSysClock+0xe8>)
 8007ae2:	4b1c      	ldr	r3, [pc, #112]	; (8007b54 <SetSysClock+0xe8>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007aea:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8007aec:	4a19      	ldr	r2, [pc, #100]	; (8007b54 <SetSysClock+0xe8>)
 8007aee:	4b19      	ldr	r3, [pc, #100]	; (8007b54 <SetSysClock+0xe8>)
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8007af6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8007af8:	4b16      	ldr	r3, [pc, #88]	; (8007b54 <SetSysClock+0xe8>)
 8007afa:	4a18      	ldr	r2, [pc, #96]	; (8007b5c <SetSysClock+0xf0>)
 8007afc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8007afe:	4a15      	ldr	r2, [pc, #84]	; (8007b54 <SetSysClock+0xe8>)
 8007b00:	4b14      	ldr	r3, [pc, #80]	; (8007b54 <SetSysClock+0xe8>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b08:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8007b0a:	bf00      	nop
 8007b0c:	4b11      	ldr	r3, [pc, #68]	; (8007b54 <SetSysClock+0xe8>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d0f9      	beq.n	8007b0c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8007b18:	4b11      	ldr	r3, [pc, #68]	; (8007b60 <SetSysClock+0xf4>)
 8007b1a:	f240 6205 	movw	r2, #1541	; 0x605
 8007b1e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8007b20:	4a0c      	ldr	r2, [pc, #48]	; (8007b54 <SetSysClock+0xe8>)
 8007b22:	4b0c      	ldr	r3, [pc, #48]	; (8007b54 <SetSysClock+0xe8>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f023 0303 	bic.w	r3, r3, #3
 8007b2a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8007b2c:	4a09      	ldr	r2, [pc, #36]	; (8007b54 <SetSysClock+0xe8>)
 8007b2e:	4b09      	ldr	r3, [pc, #36]	; (8007b54 <SetSysClock+0xe8>)
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f043 0302 	orr.w	r3, r3, #2
 8007b36:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8007b38:	bf00      	nop
 8007b3a:	4b06      	ldr	r3, [pc, #24]	; (8007b54 <SetSysClock+0xe8>)
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f003 030c 	and.w	r3, r3, #12
 8007b42:	2b08      	cmp	r3, #8
 8007b44:	d1f9      	bne.n	8007b3a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8007b46:	bf00      	nop
 8007b48:	370c      	adds	r7, #12
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	40023800 	.word	0x40023800
 8007b58:	40007000 	.word	0x40007000
 8007b5c:	07405408 	.word	0x07405408
 8007b60:	40023c00 	.word	0x40023c00

08007b64 <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
	{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
	{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b088      	sub	sp, #32
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;
	
	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 8007b72:	2101      	movs	r1, #1
 8007b74:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8007b78:	f7f9 fed8 	bl	800192c <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8007b7c:	2001      	movs	r0, #1
 8007b7e:	f7f9 fe35 	bl	80017ec <PWR_BackupAccessCmd>
	
	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 8007b82:	2013      	movs	r0, #19
 8007b84:	f7fa fa80 	bl	8002088 <RTC_ReadBackupRegister>
 8007b88:	61b8      	str	r0, [r7, #24]
	
	if (status == RTC_STATUS_TIME_OK) {
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	f244 3221 	movw	r2, #17185	; 0x4321
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d120      	bne.n	8007bd6 <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 8007b94:	4b39      	ldr	r3, [pc, #228]	; (8007c7c <TM_RTC_Init+0x118>)
 8007b96:	f244 3221 	movw	r2, #17185	; 0x4321
 8007b9a:	601a      	str	r2, [r3, #0]
		
		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8007b9c:	79fb      	ldrb	r3, [r7, #7]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d102      	bne.n	8007ba8 <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	f000 fa00 	bl	8007fa8 <TM_RTC_Config>
		}
		
		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8007ba8:	2000      	movs	r0, #0
 8007baa:	f7f9 ff75 	bl	8001a98 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8007bae:	f7f9 ffd7 	bl	8001b60 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8007bb2:	2001      	movs	r0, #1
 8007bb4:	f7f9 ff70 	bl	8001a98 <RTC_WriteProtectionCmd>
		
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8007bb8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007bbc:	f7fa faee 	bl	800219c <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8007bc0:	4b2f      	ldr	r3, [pc, #188]	; (8007c80 <TM_RTC_Init+0x11c>)
 8007bc2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8007bc6:	615a      	str	r2, [r3, #20]
		
		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8007bc8:	f107 0308 	add.w	r3, r7, #8
 8007bcc:	2100      	movs	r1, #0
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f000 f99a 	bl	8007f08 <TM_RTC_GetDateTime>
 8007bd4:	e046      	b.n	8007c64 <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	f241 2234 	movw	r2, #4660	; 0x1234
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d120      	bne.n	8007c22 <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8007be0:	4b26      	ldr	r3, [pc, #152]	; (8007c7c <TM_RTC_Init+0x118>)
 8007be2:	f241 2234 	movw	r2, #4660	; 0x1234
 8007be6:	601a      	str	r2, [r3, #0]
		
		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8007be8:	79fb      	ldrb	r3, [r7, #7]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d102      	bne.n	8007bf4 <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8007bee:	2000      	movs	r0, #0
 8007bf0:	f000 f9da 	bl	8007fa8 <TM_RTC_Config>
		}
		
		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8007bf4:	2000      	movs	r0, #0
 8007bf6:	f7f9 ff4f 	bl	8001a98 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8007bfa:	f7f9 ffb1 	bl	8001b60 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8007bfe:	2001      	movs	r0, #1
 8007c00:	f7f9 ff4a 	bl	8001a98 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8007c04:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007c08:	f7fa fac8 	bl	800219c <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8007c0c:	4b1c      	ldr	r3, [pc, #112]	; (8007c80 <TM_RTC_Init+0x11c>)
 8007c0e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8007c12:	615a      	str	r2, [r3, #20]
		
		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8007c14:	f107 0308 	add.w	r3, r7, #8
 8007c18:	2100      	movs	r1, #0
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f000 f974 	bl	8007f08 <TM_RTC_GetDateTime>
 8007c20:	e020      	b.n	8007c64 <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 8007c22:	4b16      	ldr	r3, [pc, #88]	; (8007c7c <TM_RTC_Init+0x118>)
 8007c24:	2200      	movs	r2, #0
 8007c26:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 8007c2c:	79fb      	ldrb	r3, [r7, #7]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 f9ba 	bl	8007fa8 <TM_RTC_Config>
		
		/* Set date and time */
		datatime.date = 1;
 8007c34:	2301      	movs	r3, #1
 8007c36:	73fb      	strb	r3, [r7, #15]
		datatime.day = 1;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	73bb      	strb	r3, [r7, #14]
		datatime.month = 1;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	743b      	strb	r3, [r7, #16]
		datatime.year = 0;
 8007c40:	2300      	movs	r3, #0
 8007c42:	747b      	strb	r3, [r7, #17]
		datatime.hours = 0;
 8007c44:	2300      	movs	r3, #0
 8007c46:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 0;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	723b      	strb	r3, [r7, #8]
		
		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 8007c50:	f107 0308 	add.w	r3, r7, #8
 8007c54:	2100      	movs	r1, #0
 8007c56:	4618      	mov	r0, r3
 8007c58:	f000 f814 	bl	8007c84 <TM_RTC_SetDateTime>
		
		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8007c5c:	4b07      	ldr	r3, [pc, #28]	; (8007c7c <TM_RTC_Init+0x118>)
 8007c5e:	f241 2234 	movw	r2, #4660	; 0x1234
 8007c62:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 8007c64:	7ffb      	ldrb	r3, [r7, #31]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <TM_RTC_Init+0x10a>
		return 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	e001      	b.n	8007c72 <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8007c6e:	4b03      	ldr	r3, [pc, #12]	; (8007c7c <TM_RTC_Init+0x118>)
 8007c70:	681b      	ldr	r3, [r3, #0]
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3720      	adds	r7, #32
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	bf00      	nop
 8007c7c:	200009ec 	.word	0x200009ec
 8007c80:	40013c00 	.word	0x40013c00

08007c84 <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8007c84:	b590      	push	{r4, r7, lr}
 8007c86:	b087      	sub	sp, #28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;
	
	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8007c90:	78fb      	ldrb	r3, [r7, #3]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d177      	bne.n	8007d86 <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	79db      	ldrb	r3, [r3, #7]
 8007c9a:	091b      	lsrs	r3, r3, #4
 8007c9c:	b2db      	uxtb	r3, r3
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	0092      	lsls	r2, r2, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	005b      	lsls	r3, r3, #1
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	79db      	ldrb	r3, [r3, #7]
 8007cac:	f003 030f 	and.w	r3, r3, #15
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	4413      	add	r3, r2
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	7a1b      	ldrb	r3, [r3, #8]
 8007cbc:	091b      	lsrs	r3, r3, #4
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	0092      	lsls	r2, r2, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	7a1b      	ldrb	r3, [r3, #8]
 8007cce:	f003 030f 	and.w	r3, r3, #15
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	4413      	add	r3, r2
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	7a5b      	ldrb	r3, [r3, #9]
 8007cde:	091b      	lsrs	r3, r3, #4
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	0092      	lsls	r2, r2, #2
 8007ce6:	4413      	add	r3, r2
 8007ce8:	005b      	lsls	r3, r3, #1
 8007cea:	b2da      	uxtb	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	7a5b      	ldrb	r3, [r3, #9]
 8007cf0:	f003 030f 	and.w	r3, r3, #15
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	4413      	add	r3, r2
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	795b      	ldrb	r3, [r3, #5]
 8007d00:	091b      	lsrs	r3, r3, #4
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	461a      	mov	r2, r3
 8007d06:	0092      	lsls	r2, r2, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	005b      	lsls	r3, r3, #1
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	795b      	ldrb	r3, [r3, #5]
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	4413      	add	r3, r2
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	791b      	ldrb	r3, [r3, #4]
 8007d22:	091b      	lsrs	r3, r3, #4
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	461a      	mov	r2, r3
 8007d28:	0092      	lsls	r2, r2, #2
 8007d2a:	4413      	add	r3, r2
 8007d2c:	005b      	lsls	r3, r3, #1
 8007d2e:	b2da      	uxtb	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	791b      	ldrb	r3, [r3, #4]
 8007d34:	f003 030f 	and.w	r3, r3, #15
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	4413      	add	r3, r2
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	781b      	ldrb	r3, [r3, #0]
 8007d44:	091b      	lsrs	r3, r3, #4
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	461a      	mov	r2, r3
 8007d4a:	0092      	lsls	r2, r2, #2
 8007d4c:	4413      	add	r3, r2
 8007d4e:	005b      	lsls	r3, r3, #1
 8007d50:	b2da      	uxtb	r2, r3
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	f003 030f 	and.w	r3, r3, #15
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	799b      	ldrb	r3, [r3, #6]
 8007d66:	091b      	lsrs	r3, r3, #4
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	0092      	lsls	r2, r2, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	005b      	lsls	r3, r3, #1
 8007d72:	b2da      	uxtb	r2, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	799b      	ldrb	r3, [r3, #6]
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	4413      	add	r3, r2
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	73bb      	strb	r3, [r7, #14]
 8007d84:	e014      	b.n	8007db0 <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	79db      	ldrb	r3, [r3, #7]
 8007d8a:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	7a1b      	ldrb	r3, [r3, #8]
 8007d90:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	7a5b      	ldrb	r3, [r3, #9]
 8007d96:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	795b      	ldrb	r3, [r3, #5]
 8007d9c:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	791b      	ldrb	r3, [r3, #4]
 8007da2:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	799b      	ldrb	r3, [r3, #6]
 8007dae:	73bb      	strb	r3, [r7, #14]
	}
	
	/* Check year and month */
	if (
		tmp.year > 99 || 
 8007db0:	7c7b      	ldrb	r3, [r7, #17]
	if (
 8007db2:	2b63      	cmp	r3, #99	; 0x63
 8007db4:	d84b      	bhi.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.month == 0 || 
 8007db6:	7c3b      	ldrb	r3, [r7, #16]
		tmp.year > 99 || 
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d048      	beq.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.month > 12 ||
 8007dbc:	7c3b      	ldrb	r3, [r7, #16]
		tmp.month == 0 || 
 8007dbe:	2b0c      	cmp	r3, #12
 8007dc0:	d845      	bhi.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.date == 0 ||
 8007dc2:	7bfb      	ldrb	r3, [r7, #15]
		tmp.month > 12 ||
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d042      	beq.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8007dc8:	7bf9      	ldrb	r1, [r7, #15]
 8007dca:	7c7b      	ldrb	r3, [r7, #17]
 8007dcc:	f003 0303 	and.w	r3, r3, #3
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10e      	bne.n	8007df2 <TM_RTC_SetDateTime+0x16e>
 8007dd4:	7c7b      	ldrb	r3, [r7, #17]
 8007dd6:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8007dda:	4b45      	ldr	r3, [pc, #276]	; (8007ef0 <TM_RTC_SetDateTime+0x26c>)
 8007ddc:	fb83 0302 	smull	r0, r3, r3, r2
 8007de0:	1158      	asrs	r0, r3, #5
 8007de2:	17d3      	asrs	r3, r2, #31
 8007de4:	1ac3      	subs	r3, r0, r3
 8007de6:	2064      	movs	r0, #100	; 0x64
 8007de8:	fb00 f303 	mul.w	r3, r0, r3
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d10f      	bne.n	8007e12 <TM_RTC_SetDateTime+0x18e>
 8007df2:	7c7b      	ldrb	r3, [r7, #17]
 8007df4:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8007df8:	4b3d      	ldr	r3, [pc, #244]	; (8007ef0 <TM_RTC_SetDateTime+0x26c>)
 8007dfa:	fb83 0302 	smull	r0, r3, r3, r2
 8007dfe:	11d8      	asrs	r0, r3, #7
 8007e00:	17d3      	asrs	r3, r2, #31
 8007e02:	1ac3      	subs	r3, r0, r3
 8007e04:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007e08:	fb00 f303 	mul.w	r3, r0, r3
 8007e0c:	1ad3      	subs	r3, r2, r3
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <TM_RTC_SetDateTime+0x192>
 8007e12:	2201      	movs	r2, #1
 8007e14:	e000      	b.n	8007e18 <TM_RTC_SetDateTime+0x194>
 8007e16:	2200      	movs	r2, #0
 8007e18:	7c3b      	ldrb	r3, [r7, #16]
 8007e1a:	1e58      	subs	r0, r3, #1
 8007e1c:	4c35      	ldr	r4, [pc, #212]	; (8007ef4 <TM_RTC_SetDateTime+0x270>)
 8007e1e:	4613      	mov	r3, r2
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	4413      	add	r3, r2
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	4423      	add	r3, r4
 8007e28:	4403      	add	r3, r0
 8007e2a:	781b      	ldrb	r3, [r3, #0]
		tmp.date == 0 ||
 8007e2c:	4299      	cmp	r1, r3
 8007e2e:	d80e      	bhi.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.hours > 23 ||
 8007e30:	7b7b      	ldrb	r3, [r7, #13]
		tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8007e32:	2b17      	cmp	r3, #23
 8007e34:	d80b      	bhi.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.minutes > 59 ||
 8007e36:	7b3b      	ldrb	r3, [r7, #12]
		tmp.hours > 23 ||
 8007e38:	2b3b      	cmp	r3, #59	; 0x3b
 8007e3a:	d808      	bhi.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.seconds > 59 ||
 8007e3c:	7a3b      	ldrb	r3, [r7, #8]
		tmp.minutes > 59 ||
 8007e3e:	2b3b      	cmp	r3, #59	; 0x3b
 8007e40:	d805      	bhi.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.day == 0 ||
 8007e42:	7bbb      	ldrb	r3, [r7, #14]
		tmp.seconds > 59 ||
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d002      	beq.n	8007e4e <TM_RTC_SetDateTime+0x1ca>
		tmp.day > 7
 8007e48:	7bbb      	ldrb	r3, [r7, #14]
		tmp.day == 0 ||
 8007e4a:	2b07      	cmp	r3, #7
 8007e4c:	d901      	bls.n	8007e52 <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e04a      	b.n	8007ee8 <TM_RTC_SetDateTime+0x264>
	}
	
	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	795a      	ldrb	r2, [r3, #5]
 8007e56:	4b28      	ldr	r3, [pc, #160]	; (8007ef8 <TM_RTC_SetDateTime+0x274>)
 8007e58:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	791a      	ldrb	r2, [r3, #4]
 8007e5e:	4b26      	ldr	r3, [pc, #152]	; (8007ef8 <TM_RTC_SetDateTime+0x274>)
 8007e60:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	781a      	ldrb	r2, [r3, #0]
 8007e66:	4b24      	ldr	r3, [pc, #144]	; (8007ef8 <TM_RTC_SetDateTime+0x274>)
 8007e68:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	79da      	ldrb	r2, [r3, #7]
 8007e6e:	4b23      	ldr	r3, [pc, #140]	; (8007efc <TM_RTC_SetDateTime+0x278>)
 8007e70:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	7a1a      	ldrb	r2, [r3, #8]
 8007e76:	4b21      	ldr	r3, [pc, #132]	; (8007efc <TM_RTC_SetDateTime+0x278>)
 8007e78:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	7a5a      	ldrb	r2, [r3, #9]
 8007e7e:	4b1f      	ldr	r3, [pc, #124]	; (8007efc <TM_RTC_SetDateTime+0x278>)
 8007e80:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	799a      	ldrb	r2, [r3, #6]
 8007e86:	4b1d      	ldr	r3, [pc, #116]	; (8007efc <TM_RTC_SetDateTime+0x278>)
 8007e88:	701a      	strb	r2, [r3, #0]
	
	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 8007e8a:	4b1d      	ldr	r3, [pc, #116]	; (8007f00 <TM_RTC_SetDateTime+0x27c>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 8007e90:	4b1b      	ldr	r3, [pc, #108]	; (8007f00 <TM_RTC_SetDateTime+0x27c>)
 8007e92:	221f      	movs	r2, #31
 8007e94:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 8007e96:	4b1a      	ldr	r3, [pc, #104]	; (8007f00 <TM_RTC_SetDateTime+0x27c>)
 8007e98:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8007e9c:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 8007e9e:	4818      	ldr	r0, [pc, #96]	; (8007f00 <TM_RTC_SetDateTime+0x27c>)
 8007ea0:	f7f9 fdbe 	bl	8001a20 <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 8007ea4:	78fb      	ldrb	r3, [r7, #3]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d104      	bne.n	8007eb4 <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8007eaa:	4913      	ldr	r1, [pc, #76]	; (8007ef8 <TM_RTC_SetDateTime+0x274>)
 8007eac:	2001      	movs	r0, #1
 8007eae:	f7f9 fe93 	bl	8001bd8 <RTC_SetTime>
 8007eb2:	e003      	b.n	8007ebc <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8007eb4:	4910      	ldr	r1, [pc, #64]	; (8007ef8 <TM_RTC_SetDateTime+0x274>)
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	f7f9 fe8e 	bl	8001bd8 <RTC_SetTime>
	}
	
	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8007ebc:	78fb      	ldrb	r3, [r7, #3]
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d104      	bne.n	8007ecc <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 8007ec2:	490e      	ldr	r1, [pc, #56]	; (8007efc <TM_RTC_SetDateTime+0x278>)
 8007ec4:	2001      	movs	r0, #1
 8007ec6:	f7f9 ff63 	bl	8001d90 <RTC_SetDate>
 8007eca:	e003      	b.n	8007ed4 <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8007ecc:	490b      	ldr	r1, [pc, #44]	; (8007efc <TM_RTC_SetDateTime+0x278>)
 8007ece:	2000      	movs	r0, #0
 8007ed0:	f7f9 ff5e 	bl	8001d90 <RTC_SetDate>
	}	
	
	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 8007ed4:	4b0b      	ldr	r3, [pc, #44]	; (8007f04 <TM_RTC_SetDateTime+0x280>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d004      	beq.n	8007ee6 <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8007edc:	f244 3121 	movw	r1, #17185	; 0x4321
 8007ee0:	2013      	movs	r0, #19
 8007ee2:	f7fa f8b7 	bl	8002054 <RTC_WriteBackupRegister>
	}
	
	/* Return OK */
	return TM_RTC_Result_Ok;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	371c      	adds	r7, #28
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd90      	pop	{r4, r7, pc}
 8007ef0:	51eb851f 	.word	0x51eb851f
 8007ef4:	200000b8 	.word	0x200000b8
 8007ef8:	20000d40 	.word	0x20000d40
 8007efc:	20000d50 	.word	0x20000d50
 8007f00:	20000d44 	.word	0x20000d44
 8007f04:	200009ec 	.word	0x200009ec

08007f08 <TM_RTC_GetDateTime>:
	
	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 8007f14:	78fb      	ldrb	r3, [r7, #3]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d104      	bne.n	8007f24 <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8007f1a:	4920      	ldr	r1, [pc, #128]	; (8007f9c <TM_RTC_GetDateTime+0x94>)
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	f7f9 fee5 	bl	8001cec <RTC_GetTime>
 8007f22:	e003      	b.n	8007f2c <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8007f24:	491d      	ldr	r1, [pc, #116]	; (8007f9c <TM_RTC_GetDateTime+0x94>)
 8007f26:	2001      	movs	r0, #1
 8007f28:	f7f9 fee0 	bl	8001cec <RTC_GetTime>
	}
	
	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 8007f2c:	4b1b      	ldr	r3, [pc, #108]	; (8007f9c <TM_RTC_GetDateTime+0x94>)
 8007f2e:	781a      	ldrb	r2, [r3, #0]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 8007f34:	4b19      	ldr	r3, [pc, #100]	; (8007f9c <TM_RTC_GetDateTime+0x94>)
 8007f36:	785a      	ldrb	r2, [r3, #1]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 8007f3c:	4b17      	ldr	r3, [pc, #92]	; (8007f9c <TM_RTC_GetDateTime+0x94>)
 8007f3e:	789a      	ldrb	r2, [r3, #2]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	701a      	strb	r2, [r3, #0]
	
	/* Get subseconds */
	data->subseconds = RTC->SSR;
 8007f44:	4b16      	ldr	r3, [pc, #88]	; (8007fa0 <TM_RTC_GetDateTime+0x98>)
 8007f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	805a      	strh	r2, [r3, #2]
	
	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 8007f4e:	78fb      	ldrb	r3, [r7, #3]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d104      	bne.n	8007f5e <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 8007f54:	4913      	ldr	r1, [pc, #76]	; (8007fa4 <TM_RTC_GetDateTime+0x9c>)
 8007f56:	2000      	movs	r0, #0
 8007f58:	f7f9 ffaa 	bl	8001eb0 <RTC_GetDate>
 8007f5c:	e003      	b.n	8007f66 <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 8007f5e:	4911      	ldr	r1, [pc, #68]	; (8007fa4 <TM_RTC_GetDateTime+0x9c>)
 8007f60:	2001      	movs	r0, #1
 8007f62:	f7f9 ffa5 	bl	8001eb0 <RTC_GetDate>
	}
	
	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 8007f66:	4b0f      	ldr	r3, [pc, #60]	; (8007fa4 <TM_RTC_GetDateTime+0x9c>)
 8007f68:	78da      	ldrb	r2, [r3, #3]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 8007f6e:	4b0d      	ldr	r3, [pc, #52]	; (8007fa4 <TM_RTC_GetDateTime+0x9c>)
 8007f70:	785a      	ldrb	r2, [r3, #1]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 8007f76:	4b0b      	ldr	r3, [pc, #44]	; (8007fa4 <TM_RTC_GetDateTime+0x9c>)
 8007f78:	789a      	ldrb	r2, [r3, #2]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 8007f7e:	4b09      	ldr	r3, [pc, #36]	; (8007fa4 <TM_RTC_GetDateTime+0x9c>)
 8007f80:	781a      	ldrb	r2, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	719a      	strb	r2, [r3, #6]
	
	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 f8ec 	bl	8008164 <TM_RTC_GetUnixTimeStamp>
 8007f8c:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	60da      	str	r2, [r3, #12]
}
 8007f94:	bf00      	nop
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	20000d40 	.word	0x20000d40
 8007fa0:	40002800 	.word	0x40002800
 8007fa4:	20000d50 	.word	0x20000d50

08007fa8 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	4603      	mov	r3, r0
 8007fb0:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10e      	bne.n	8007fd6 <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 8007fb8:	2001      	movs	r0, #1
 8007fba:	f7f9 fc49 	bl	8001850 <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 8007fbe:	bf00      	nop
 8007fc0:	2061      	movs	r0, #97	; 0x61
 8007fc2:	f7f9 fcf3 	bl	80019ac <RCC_GetFlagStatus>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d0f9      	beq.n	8007fc0 <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 8007fcc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007fd0:	f7f9 fc4e 	bl	8001870 <RCC_RTCCLKConfig>
 8007fd4:	e010      	b.n	8007ff8 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 8007fd6:	79fb      	ldrb	r3, [r7, #7]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d10d      	bne.n	8007ff8 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 8007fdc:	2001      	movs	r0, #1
 8007fde:	f7f9 fc15 	bl	800180c <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 8007fe2:	bf00      	nop
 8007fe4:	2041      	movs	r0, #65	; 0x41
 8007fe6:	f7f9 fce1 	bl	80019ac <RCC_GetFlagStatus>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d0f9      	beq.n	8007fe4 <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8007ff0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007ff4:	f7f9 fc3c 	bl	8001870 <RCC_RTCCLKConfig>
	}
	
	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 8007ff8:	2001      	movs	r0, #1
 8007ffa:	f7f9 fc67 	bl	80018cc <RCC_RTCCLKCmd>
		
	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 8007ffe:	2000      	movs	r0, #0
 8008000:	f7f9 fd4a 	bl	8001a98 <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 8008004:	f7f9 fdac 	bl	8001b60 <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 8008008:	2001      	movs	r0, #1
 800800a:	f7f9 fd45 	bl	8001a98 <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 800800e:	f241 2134 	movw	r1, #4660	; 0x1234
 8008012:	2013      	movs	r0, #19
 8008014:	f7fa f81e 	bl	8002054 <RTC_WriteBackupRegister>
}
 8008018:	bf00      	nop
 800801a:	3708      	adds	r7, #8
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	4603      	mov	r3, r0
 8008028:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;
	
	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 800802a:	4b49      	ldr	r3, [pc, #292]	; (8008150 <TM_RTC_Interrupts+0x130>)
 800802c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008030:	615a      	str	r2, [r3, #20]
	
	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 8008032:	2000      	movs	r0, #0
 8008034:	f7f9 ffc4 	bl	8001fc0 <RTC_WakeUpCmd>
	
	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 8008038:	2100      	movs	r1, #0
 800803a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800803e:	f7fa f83b 	bl	80020b8 <RTC_ITConfig>
	
	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 8008042:	4b44      	ldr	r3, [pc, #272]	; (8008154 <TM_RTC_Interrupts+0x134>)
 8008044:	2203      	movs	r2, #3
 8008046:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 8008048:	4b42      	ldr	r3, [pc, #264]	; (8008154 <TM_RTC_Interrupts+0x134>)
 800804a:	2204      	movs	r2, #4
 800804c:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 800804e:	4b41      	ldr	r3, [pc, #260]	; (8008154 <TM_RTC_Interrupts+0x134>)
 8008050:	2200      	movs	r2, #0
 8008052:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 8008054:	4b3f      	ldr	r3, [pc, #252]	; (8008154 <TM_RTC_Interrupts+0x134>)
 8008056:	2200      	movs	r2, #0
 8008058:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 800805a:	483e      	ldr	r0, [pc, #248]	; (8008154 <TM_RTC_Interrupts+0x134>)
 800805c:	f7f8 ff8c 	bl	8000f78 <NVIC_Init>
	
	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 8008060:	4b3d      	ldr	r3, [pc, #244]	; (8008158 <TM_RTC_Interrupts+0x138>)
 8008062:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008066:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8008068:	4b3b      	ldr	r3, [pc, #236]	; (8008158 <TM_RTC_Interrupts+0x138>)
 800806a:	2200      	movs	r2, #0
 800806c:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 800806e:	4b3a      	ldr	r3, [pc, #232]	; (8008158 <TM_RTC_Interrupts+0x138>)
 8008070:	2208      	movs	r2, #8
 8008072:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 8008074:	4b38      	ldr	r3, [pc, #224]	; (8008158 <TM_RTC_Interrupts+0x138>)
 8008076:	2200      	movs	r2, #0
 8008078:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 800807a:	4837      	ldr	r0, [pc, #220]	; (8008158 <TM_RTC_Interrupts+0x138>)
 800807c:	f7f9 f9ce 	bl	800141c <EXTI_Init>
	
	if (int_value != TM_RTC_Int_Disable) {
 8008080:	79fb      	ldrb	r3, [r7, #7]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d05f      	beq.n	8008146 <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8008086:	4b33      	ldr	r3, [pc, #204]	; (8008154 <TM_RTC_Interrupts+0x134>)
 8008088:	2201      	movs	r2, #1
 800808a:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 800808c:	4831      	ldr	r0, [pc, #196]	; (8008154 <TM_RTC_Interrupts+0x134>)
 800808e:	f7f8 ff73 	bl	8000f78 <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8008092:	4b31      	ldr	r3, [pc, #196]	; (8008158 <TM_RTC_Interrupts+0x138>)
 8008094:	2201      	movs	r2, #1
 8008096:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8008098:	482f      	ldr	r0, [pc, #188]	; (8008158 <TM_RTC_Interrupts+0x138>)
 800809a:	f7f9 f9bf 	bl	800141c <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 800809e:	2000      	movs	r0, #0
 80080a0:	f7f9 ff8e 	bl	8001fc0 <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 80080a4:	79fb      	ldrb	r3, [r7, #7]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d102      	bne.n	80080b0 <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 80080aa:	4b2c      	ldr	r3, [pc, #176]	; (800815c <TM_RTC_Interrupts+0x13c>)
 80080ac:	60fb      	str	r3, [r7, #12]
 80080ae:	e03c      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 80080b0:	79fb      	ldrb	r3, [r7, #7]
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d102      	bne.n	80080bc <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 80080b6:	4b2a      	ldr	r3, [pc, #168]	; (8008160 <TM_RTC_Interrupts+0x140>)
 80080b8:	60fb      	str	r3, [r7, #12]
 80080ba:	e036      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 80080bc:	79fb      	ldrb	r3, [r7, #7]
 80080be:	2b03      	cmp	r3, #3
 80080c0:	d103      	bne.n	80080ca <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 80080c2:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80080c6:	60fb      	str	r3, [r7, #12]
 80080c8:	e02f      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 80080ca:	79fb      	ldrb	r3, [r7, #7]
 80080cc:	2b04      	cmp	r3, #4
 80080ce:	d103      	bne.n	80080d8 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 80080d0:	f649 73ff 	movw	r3, #40959	; 0x9fff
 80080d4:	60fb      	str	r3, [r7, #12]
 80080d6:	e028      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 80080d8:	79fb      	ldrb	r3, [r7, #7]
 80080da:	2b05      	cmp	r3, #5
 80080dc:	d103      	bne.n	80080e6 <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 80080de:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80080e2:	60fb      	str	r3, [r7, #12]
 80080e4:	e021      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 80080e6:	79fb      	ldrb	r3, [r7, #7]
 80080e8:	2b06      	cmp	r3, #6
 80080ea:	d103      	bne.n	80080f4 <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 80080ec:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80080f0:	60fb      	str	r3, [r7, #12]
 80080f2:	e01a      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 80080f4:	79fb      	ldrb	r3, [r7, #7]
 80080f6:	2b07      	cmp	r3, #7
 80080f8:	d103      	bne.n	8008102 <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 80080fa:	f640 73ff 	movw	r3, #4095	; 0xfff
 80080fe:	60fb      	str	r3, [r7, #12]
 8008100:	e013      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 8008102:	79fb      	ldrb	r3, [r7, #7]
 8008104:	2b08      	cmp	r3, #8
 8008106:	d103      	bne.n	8008110 <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 8008108:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800810c:	60fb      	str	r3, [r7, #12]
 800810e:	e00c      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 8008110:	79fb      	ldrb	r3, [r7, #7]
 8008112:	2b09      	cmp	r3, #9
 8008114:	d103      	bne.n	800811e <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 8008116:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800811a:	60fb      	str	r3, [r7, #12]
 800811c:	e005      	b.n	800812a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 800811e:	79fb      	ldrb	r3, [r7, #7]
 8008120:	2b0a      	cmp	r3, #10
 8008122:	d102      	bne.n	800812a <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 8008124:	f240 13ff 	movw	r3, #511	; 0x1ff
 8008128:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 800812a:	2001      	movs	r0, #1
 800812c:	f7f9 ff0e 	bl	8001f4c <RTC_WakeUpClockConfig>
		
		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 8008130:	68f8      	ldr	r0, [r7, #12]
 8008132:	f7f9 ff2d 	bl	8001f90 <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 8008136:	2101      	movs	r1, #1
 8008138:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800813c:	f7f9 ffbc 	bl	80020b8 <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 8008140:	2001      	movs	r0, #1
 8008142:	f7f9 ff3d 	bl	8001fc0 <RTC_WakeUpCmd>
	}
}
 8008146:	bf00      	nop
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	40013c00 	.word	0x40013c00
 8008154:	20000d54 	.word	0x20000d54
 8008158:	20000d58 	.word	0x20000d58
 800815c:	0003bfff 	.word	0x0003bfff
 8008160:	0001dfff 	.word	0x0001dfff

08008164 <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 800816c:	2300      	movs	r3, #0
 800816e:	617b      	str	r3, [r7, #20]
 8008170:	2300      	movs	r3, #0
 8008172:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	7a5b      	ldrb	r3, [r3, #9]
 8008178:	b29b      	uxth	r3, r3
 800817a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800817e:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 8008180:	897b      	ldrh	r3, [r7, #10]
 8008182:	f240 72b1 	movw	r2, #1969	; 0x7b1
 8008186:	4293      	cmp	r3, r2
 8008188:	d801      	bhi.n	800818e <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 800818a:	2300      	movs	r3, #0
 800818c:	e096      	b.n	80082bc <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 800818e:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8008192:	827b      	strh	r3, [r7, #18]
 8008194:	e029      	b.n	80081ea <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 8008196:	8a7b      	ldrh	r3, [r7, #18]
 8008198:	f003 0303 	and.w	r3, r3, #3
 800819c:	b29b      	uxth	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10b      	bne.n	80081ba <TM_RTC_GetUnixTimeStamp+0x56>
 80081a2:	8a7b      	ldrh	r3, [r7, #18]
 80081a4:	4a48      	ldr	r2, [pc, #288]	; (80082c8 <TM_RTC_GetUnixTimeStamp+0x164>)
 80081a6:	fba2 1203 	umull	r1, r2, r2, r3
 80081aa:	0952      	lsrs	r2, r2, #5
 80081ac:	2164      	movs	r1, #100	; 0x64
 80081ae:	fb01 f202 	mul.w	r2, r1, r2
 80081b2:	1a9b      	subs	r3, r3, r2
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d10c      	bne.n	80081d4 <TM_RTC_GetUnixTimeStamp+0x70>
 80081ba:	8a7b      	ldrh	r3, [r7, #18]
 80081bc:	4a42      	ldr	r2, [pc, #264]	; (80082c8 <TM_RTC_GetUnixTimeStamp+0x164>)
 80081be:	fba2 1203 	umull	r1, r2, r2, r3
 80081c2:	09d2      	lsrs	r2, r2, #7
 80081c4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80081c8:	fb01 f202 	mul.w	r2, r1, r2
 80081cc:	1a9b      	subs	r3, r3, r2
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d102      	bne.n	80081da <TM_RTC_GetUnixTimeStamp+0x76>
 80081d4:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 80081d8:	e001      	b.n	80081de <TM_RTC_GetUnixTimeStamp+0x7a>
 80081da:	f240 136d 	movw	r3, #365	; 0x16d
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	4413      	add	r3, r2
 80081e2:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 80081e4:	8a7b      	ldrh	r3, [r7, #18]
 80081e6:	3301      	adds	r3, #1
 80081e8:	827b      	strh	r3, [r7, #18]
 80081ea:	8a7a      	ldrh	r2, [r7, #18]
 80081ec:	897b      	ldrh	r3, [r7, #10]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d3d1      	bcc.n	8008196 <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 80081f2:	2301      	movs	r3, #1
 80081f4:	827b      	strh	r3, [r7, #18]
 80081f6:	e032      	b.n	800825e <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 80081f8:	897b      	ldrh	r3, [r7, #10]
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	b29b      	uxth	r3, r3
 8008200:	2b00      	cmp	r3, #0
 8008202:	d10b      	bne.n	800821c <TM_RTC_GetUnixTimeStamp+0xb8>
 8008204:	897b      	ldrh	r3, [r7, #10]
 8008206:	4a30      	ldr	r2, [pc, #192]	; (80082c8 <TM_RTC_GetUnixTimeStamp+0x164>)
 8008208:	fba2 1203 	umull	r1, r2, r2, r3
 800820c:	0952      	lsrs	r2, r2, #5
 800820e:	2164      	movs	r1, #100	; 0x64
 8008210:	fb01 f202 	mul.w	r2, r1, r2
 8008214:	1a9b      	subs	r3, r3, r2
 8008216:	b29b      	uxth	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10c      	bne.n	8008236 <TM_RTC_GetUnixTimeStamp+0xd2>
 800821c:	897b      	ldrh	r3, [r7, #10]
 800821e:	4a2a      	ldr	r2, [pc, #168]	; (80082c8 <TM_RTC_GetUnixTimeStamp+0x164>)
 8008220:	fba2 1203 	umull	r1, r2, r2, r3
 8008224:	09d2      	lsrs	r2, r2, #7
 8008226:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800822a:	fb01 f202 	mul.w	r2, r1, r2
 800822e:	1a9b      	subs	r3, r3, r2
 8008230:	b29b      	uxth	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	d101      	bne.n	800823a <TM_RTC_GetUnixTimeStamp+0xd6>
 8008236:	2201      	movs	r2, #1
 8008238:	e000      	b.n	800823c <TM_RTC_GetUnixTimeStamp+0xd8>
 800823a:	2200      	movs	r2, #0
 800823c:	8a7b      	ldrh	r3, [r7, #18]
 800823e:	1e59      	subs	r1, r3, #1
 8008240:	4822      	ldr	r0, [pc, #136]	; (80082cc <TM_RTC_GetUnixTimeStamp+0x168>)
 8008242:	4613      	mov	r3, r2
 8008244:	005b      	lsls	r3, r3, #1
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	4403      	add	r3, r0
 800824c:	440b      	add	r3, r1
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	461a      	mov	r2, r3
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	4413      	add	r3, r2
 8008256:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 8008258:	8a7b      	ldrh	r3, [r7, #18]
 800825a:	3301      	adds	r3, #1
 800825c:	827b      	strh	r3, [r7, #18]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	7a1b      	ldrb	r3, [r3, #8]
 8008262:	b29b      	uxth	r3, r3
 8008264:	8a7a      	ldrh	r2, [r7, #18]
 8008266:	429a      	cmp	r2, r3
 8008268:	d3c6      	bcc.n	80081f8 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	79db      	ldrb	r3, [r3, #7]
 800826e:	461a      	mov	r2, r3
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	4413      	add	r3, r2
 8008274:	3b01      	subs	r3, #1
 8008276:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	4a15      	ldr	r2, [pc, #84]	; (80082d0 <TM_RTC_GetUnixTimeStamp+0x16c>)
 800827c:	fb02 f303 	mul.w	r3, r2, r3
 8008280:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	795b      	ldrb	r3, [r3, #5]
 8008286:	461a      	mov	r2, r3
 8008288:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800828c:	fb03 f302 	mul.w	r3, r3, r2
 8008290:	461a      	mov	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4413      	add	r3, r2
 8008296:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	791b      	ldrb	r3, [r3, #4]
 800829c:	461a      	mov	r2, r3
 800829e:	4613      	mov	r3, r2
 80082a0:	011b      	lsls	r3, r3, #4
 80082a2:	1a9b      	subs	r3, r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	461a      	mov	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	4413      	add	r3, r2
 80082ac:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	461a      	mov	r2, r3
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4413      	add	r3, r2
 80082b8:	60fb      	str	r3, [r7, #12]
	
	/* seconds = days * 86400; */
	return seconds;
 80082ba:	68fb      	ldr	r3, [r7, #12]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	371c      	adds	r7, #28
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr
 80082c8:	51eb851f 	.word	0x51eb851f
 80082cc:	200000b8 	.word	0x200000b8
 80082d0:	00015180 	.word	0x00015180

080082d4 <TM_RTC_AlarmAHandler>:
/* Callbacks */
//void TM_RTC_RequestHandler(void) {}
//	/* If user needs this function, then they should be defined separatelly in your project */


void TM_RTC_AlarmAHandler(void) {
 80082d4:	b480      	push	{r7}
 80082d6:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 80082d8:	bf00      	nop
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr

080082e2 <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 80082e2:	b480      	push	{r7}
 80082e4:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 80082e6:	bf00      	nop
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 80082f0:	b580      	push	{r7, lr}
 80082f2:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 80082f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80082f8:	f7f9 ff1c 	bl	8002134 <RTC_GetITStatus>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d005      	beq.n	800830e <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8008302:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008306:	f7f9 ff49 	bl	800219c <RTC_ClearITPendingBit>
		
		/* Call user function */
		TM_RTC_RequestHandler();
 800830a:	f7fe f83f 	bl	800638c <TM_RTC_RequestHandler>
	}
	
	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 800830e:	4b03      	ldr	r3, [pc, #12]	; (800831c <RTC_WKUP_IRQHandler+0x2c>)
 8008310:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008314:	615a      	str	r2, [r3, #20]
}
 8008316:	bf00      	nop
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	40013c00 	.word	0x40013c00

08008320 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 8008320:	b580      	push	{r7, lr}
 8008322:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 8008324:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008328:	f7f9 ff04 	bl	8002134 <RTC_GetITStatus>
 800832c:	4603      	mov	r3, r0
 800832e:	2b00      	cmp	r3, #0
 8008330:	d005      	beq.n	800833e <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 8008332:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008336:	f7f9 ff31 	bl	800219c <RTC_ClearITPendingBit>
		
		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 800833a:	f7ff ffcb 	bl	80082d4 <TM_RTC_AlarmAHandler>
	}
	
	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 800833e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008342:	f7f9 fef7 	bl	8002134 <RTC_GetITStatus>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d005      	beq.n	8008358 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 800834c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008350:	f7f9 ff24 	bl	800219c <RTC_ClearITPendingBit>
		
		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8008354:	f7ff ffc5 	bl	80082e2 <TM_RTC_AlarmBHandler>
	}
	
	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8008358:	4b02      	ldr	r3, [pc, #8]	; (8008364 <RTC_Alarm_IRQHandler+0x44>)
 800835a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800835e:	615a      	str	r2, [r3, #20]
}
 8008360:	bf00      	nop
 8008362:	bd80      	pop	{r7, pc}
 8008364:	40013c00 	.word	0x40013c00

08008368 <__libc_init_array>:
 8008368:	b570      	push	{r4, r5, r6, lr}
 800836a:	4e0d      	ldr	r6, [pc, #52]	; (80083a0 <__libc_init_array+0x38>)
 800836c:	4c0d      	ldr	r4, [pc, #52]	; (80083a4 <__libc_init_array+0x3c>)
 800836e:	1ba4      	subs	r4, r4, r6
 8008370:	10a4      	asrs	r4, r4, #2
 8008372:	2500      	movs	r5, #0
 8008374:	42a5      	cmp	r5, r4
 8008376:	d109      	bne.n	800838c <__libc_init_array+0x24>
 8008378:	4e0b      	ldr	r6, [pc, #44]	; (80083a8 <__libc_init_array+0x40>)
 800837a:	4c0c      	ldr	r4, [pc, #48]	; (80083ac <__libc_init_array+0x44>)
 800837c:	f002 ff12 	bl	800b1a4 <_init>
 8008380:	1ba4      	subs	r4, r4, r6
 8008382:	10a4      	asrs	r4, r4, #2
 8008384:	2500      	movs	r5, #0
 8008386:	42a5      	cmp	r5, r4
 8008388:	d105      	bne.n	8008396 <__libc_init_array+0x2e>
 800838a:	bd70      	pop	{r4, r5, r6, pc}
 800838c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008390:	4798      	blx	r3
 8008392:	3501      	adds	r5, #1
 8008394:	e7ee      	b.n	8008374 <__libc_init_array+0xc>
 8008396:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800839a:	4798      	blx	r3
 800839c:	3501      	adds	r5, #1
 800839e:	e7f2      	b.n	8008386 <__libc_init_array+0x1e>
 80083a0:	0800b7e0 	.word	0x0800b7e0
 80083a4:	0800b7e0 	.word	0x0800b7e0
 80083a8:	0800b7e0 	.word	0x0800b7e0
 80083ac:	0800b7e4 	.word	0x0800b7e4

080083b0 <sprintf>:
 80083b0:	b40e      	push	{r1, r2, r3}
 80083b2:	b500      	push	{lr}
 80083b4:	b09c      	sub	sp, #112	; 0x70
 80083b6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80083ba:	ab1d      	add	r3, sp, #116	; 0x74
 80083bc:	f8ad 1014 	strh.w	r1, [sp, #20]
 80083c0:	9002      	str	r0, [sp, #8]
 80083c2:	9006      	str	r0, [sp, #24]
 80083c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083c8:	480a      	ldr	r0, [pc, #40]	; (80083f4 <sprintf+0x44>)
 80083ca:	9104      	str	r1, [sp, #16]
 80083cc:	9107      	str	r1, [sp, #28]
 80083ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80083d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80083d6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80083da:	6800      	ldr	r0, [r0, #0]
 80083dc:	9301      	str	r3, [sp, #4]
 80083de:	a902      	add	r1, sp, #8
 80083e0:	f000 f80a 	bl	80083f8 <_svfprintf_r>
 80083e4:	9b02      	ldr	r3, [sp, #8]
 80083e6:	2200      	movs	r2, #0
 80083e8:	701a      	strb	r2, [r3, #0]
 80083ea:	b01c      	add	sp, #112	; 0x70
 80083ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80083f0:	b003      	add	sp, #12
 80083f2:	4770      	bx	lr
 80083f4:	200000d0 	.word	0x200000d0

080083f8 <_svfprintf_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	b0bd      	sub	sp, #244	; 0xf4
 80083fe:	468a      	mov	sl, r1
 8008400:	4615      	mov	r5, r2
 8008402:	461f      	mov	r7, r3
 8008404:	4683      	mov	fp, r0
 8008406:	f001 fe25 	bl	800a054 <_localeconv_r>
 800840a:	6803      	ldr	r3, [r0, #0]
 800840c:	930d      	str	r3, [sp, #52]	; 0x34
 800840e:	4618      	mov	r0, r3
 8008410:	f7f7 ff2e 	bl	8000270 <strlen>
 8008414:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008418:	9008      	str	r0, [sp, #32]
 800841a:	061b      	lsls	r3, r3, #24
 800841c:	d518      	bpl.n	8008450 <_svfprintf_r+0x58>
 800841e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8008422:	b9ab      	cbnz	r3, 8008450 <_svfprintf_r+0x58>
 8008424:	2140      	movs	r1, #64	; 0x40
 8008426:	4658      	mov	r0, fp
 8008428:	f001 fe2a 	bl	800a080 <_malloc_r>
 800842c:	f8ca 0000 	str.w	r0, [sl]
 8008430:	f8ca 0010 	str.w	r0, [sl, #16]
 8008434:	b948      	cbnz	r0, 800844a <_svfprintf_r+0x52>
 8008436:	230c      	movs	r3, #12
 8008438:	f8cb 3000 	str.w	r3, [fp]
 800843c:	f04f 33ff 	mov.w	r3, #4294967295
 8008440:	9309      	str	r3, [sp, #36]	; 0x24
 8008442:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008444:	b03d      	add	sp, #244	; 0xf4
 8008446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844a:	2340      	movs	r3, #64	; 0x40
 800844c:	f8ca 3014 	str.w	r3, [sl, #20]
 8008450:	ed9f 7b99 	vldr	d7, [pc, #612]	; 80086b8 <_svfprintf_r+0x2c0>
 8008454:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008458:	2300      	movs	r3, #0
 800845a:	ac2c      	add	r4, sp, #176	; 0xb0
 800845c:	941f      	str	r4, [sp, #124]	; 0x7c
 800845e:	9321      	str	r3, [sp, #132]	; 0x84
 8008460:	9320      	str	r3, [sp, #128]	; 0x80
 8008462:	9505      	str	r5, [sp, #20]
 8008464:	9303      	str	r3, [sp, #12]
 8008466:	9311      	str	r3, [sp, #68]	; 0x44
 8008468:	9310      	str	r3, [sp, #64]	; 0x40
 800846a:	9309      	str	r3, [sp, #36]	; 0x24
 800846c:	9d05      	ldr	r5, [sp, #20]
 800846e:	462b      	mov	r3, r5
 8008470:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008474:	b112      	cbz	r2, 800847c <_svfprintf_r+0x84>
 8008476:	2a25      	cmp	r2, #37	; 0x25
 8008478:	f040 8083 	bne.w	8008582 <_svfprintf_r+0x18a>
 800847c:	9b05      	ldr	r3, [sp, #20]
 800847e:	1aee      	subs	r6, r5, r3
 8008480:	d00d      	beq.n	800849e <_svfprintf_r+0xa6>
 8008482:	e884 0048 	stmia.w	r4, {r3, r6}
 8008486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008488:	4433      	add	r3, r6
 800848a:	9321      	str	r3, [sp, #132]	; 0x84
 800848c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800848e:	3301      	adds	r3, #1
 8008490:	2b07      	cmp	r3, #7
 8008492:	9320      	str	r3, [sp, #128]	; 0x80
 8008494:	dc77      	bgt.n	8008586 <_svfprintf_r+0x18e>
 8008496:	3408      	adds	r4, #8
 8008498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800849a:	4433      	add	r3, r6
 800849c:	9309      	str	r3, [sp, #36]	; 0x24
 800849e:	782b      	ldrb	r3, [r5, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f000 8729 	beq.w	80092f8 <_svfprintf_r+0xf00>
 80084a6:	2300      	movs	r3, #0
 80084a8:	1c69      	adds	r1, r5, #1
 80084aa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80084ae:	461a      	mov	r2, r3
 80084b0:	f04f 39ff 	mov.w	r9, #4294967295
 80084b4:	930a      	str	r3, [sp, #40]	; 0x28
 80084b6:	461d      	mov	r5, r3
 80084b8:	200a      	movs	r0, #10
 80084ba:	1c4e      	adds	r6, r1, #1
 80084bc:	7809      	ldrb	r1, [r1, #0]
 80084be:	9605      	str	r6, [sp, #20]
 80084c0:	9102      	str	r1, [sp, #8]
 80084c2:	9902      	ldr	r1, [sp, #8]
 80084c4:	3920      	subs	r1, #32
 80084c6:	2958      	cmp	r1, #88	; 0x58
 80084c8:	f200 8418 	bhi.w	8008cfc <_svfprintf_r+0x904>
 80084cc:	e8df f011 	tbh	[pc, r1, lsl #1]
 80084d0:	041600a6 	.word	0x041600a6
 80084d4:	00ab0416 	.word	0x00ab0416
 80084d8:	04160416 	.word	0x04160416
 80084dc:	04160416 	.word	0x04160416
 80084e0:	04160416 	.word	0x04160416
 80084e4:	006500ae 	.word	0x006500ae
 80084e8:	00b70416 	.word	0x00b70416
 80084ec:	041600ba 	.word	0x041600ba
 80084f0:	00da00d7 	.word	0x00da00d7
 80084f4:	00da00da 	.word	0x00da00da
 80084f8:	00da00da 	.word	0x00da00da
 80084fc:	00da00da 	.word	0x00da00da
 8008500:	00da00da 	.word	0x00da00da
 8008504:	04160416 	.word	0x04160416
 8008508:	04160416 	.word	0x04160416
 800850c:	04160416 	.word	0x04160416
 8008510:	04160416 	.word	0x04160416
 8008514:	04160416 	.word	0x04160416
 8008518:	012b0115 	.word	0x012b0115
 800851c:	012b0416 	.word	0x012b0416
 8008520:	04160416 	.word	0x04160416
 8008524:	04160416 	.word	0x04160416
 8008528:	041600ed 	.word	0x041600ed
 800852c:	03400416 	.word	0x03400416
 8008530:	04160416 	.word	0x04160416
 8008534:	04160416 	.word	0x04160416
 8008538:	03a80416 	.word	0x03a80416
 800853c:	04160416 	.word	0x04160416
 8008540:	04160086 	.word	0x04160086
 8008544:	04160416 	.word	0x04160416
 8008548:	04160416 	.word	0x04160416
 800854c:	04160416 	.word	0x04160416
 8008550:	04160416 	.word	0x04160416
 8008554:	01070416 	.word	0x01070416
 8008558:	012b006b 	.word	0x012b006b
 800855c:	012b012b 	.word	0x012b012b
 8008560:	006b00f0 	.word	0x006b00f0
 8008564:	04160416 	.word	0x04160416
 8008568:	041600fa 	.word	0x041600fa
 800856c:	03420322 	.word	0x03420322
 8008570:	01010376 	.word	0x01010376
 8008574:	03870416 	.word	0x03870416
 8008578:	03aa0416 	.word	0x03aa0416
 800857c:	04160416 	.word	0x04160416
 8008580:	03c2      	.short	0x03c2
 8008582:	461d      	mov	r5, r3
 8008584:	e773      	b.n	800846e <_svfprintf_r+0x76>
 8008586:	aa1f      	add	r2, sp, #124	; 0x7c
 8008588:	4651      	mov	r1, sl
 800858a:	4658      	mov	r0, fp
 800858c:	f002 fa7e 	bl	800aa8c <__ssprint_r>
 8008590:	2800      	cmp	r0, #0
 8008592:	f040 8692 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008596:	ac2c      	add	r4, sp, #176	; 0xb0
 8008598:	e77e      	b.n	8008498 <_svfprintf_r+0xa0>
 800859a:	2301      	movs	r3, #1
 800859c:	222b      	movs	r2, #43	; 0x2b
 800859e:	9905      	ldr	r1, [sp, #20]
 80085a0:	e78b      	b.n	80084ba <_svfprintf_r+0xc2>
 80085a2:	460f      	mov	r7, r1
 80085a4:	e7fb      	b.n	800859e <_svfprintf_r+0x1a6>
 80085a6:	b10b      	cbz	r3, 80085ac <_svfprintf_r+0x1b4>
 80085a8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80085ac:	06ae      	lsls	r6, r5, #26
 80085ae:	f140 80aa 	bpl.w	8008706 <_svfprintf_r+0x30e>
 80085b2:	3707      	adds	r7, #7
 80085b4:	f027 0707 	bic.w	r7, r7, #7
 80085b8:	f107 0308 	add.w	r3, r7, #8
 80085bc:	e9d7 6700 	ldrd	r6, r7, [r7]
 80085c0:	9304      	str	r3, [sp, #16]
 80085c2:	2e00      	cmp	r6, #0
 80085c4:	f177 0300 	sbcs.w	r3, r7, #0
 80085c8:	da06      	bge.n	80085d8 <_svfprintf_r+0x1e0>
 80085ca:	4276      	negs	r6, r6
 80085cc:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80085d0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80085d4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80085d8:	2301      	movs	r3, #1
 80085da:	e2ca      	b.n	8008b72 <_svfprintf_r+0x77a>
 80085dc:	b10b      	cbz	r3, 80085e2 <_svfprintf_r+0x1ea>
 80085de:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80085e2:	4b37      	ldr	r3, [pc, #220]	; (80086c0 <_svfprintf_r+0x2c8>)
 80085e4:	9311      	str	r3, [sp, #68]	; 0x44
 80085e6:	06ab      	lsls	r3, r5, #26
 80085e8:	f140 8339 	bpl.w	8008c5e <_svfprintf_r+0x866>
 80085ec:	3707      	adds	r7, #7
 80085ee:	f027 0707 	bic.w	r7, r7, #7
 80085f2:	f107 0308 	add.w	r3, r7, #8
 80085f6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80085fa:	9304      	str	r3, [sp, #16]
 80085fc:	07e8      	lsls	r0, r5, #31
 80085fe:	d50b      	bpl.n	8008618 <_svfprintf_r+0x220>
 8008600:	ea56 0307 	orrs.w	r3, r6, r7
 8008604:	d008      	beq.n	8008618 <_svfprintf_r+0x220>
 8008606:	2330      	movs	r3, #48	; 0x30
 8008608:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800860c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008610:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8008614:	f045 0502 	orr.w	r5, r5, #2
 8008618:	2302      	movs	r3, #2
 800861a:	e2a7      	b.n	8008b6c <_svfprintf_r+0x774>
 800861c:	2a00      	cmp	r2, #0
 800861e:	d1be      	bne.n	800859e <_svfprintf_r+0x1a6>
 8008620:	2301      	movs	r3, #1
 8008622:	2220      	movs	r2, #32
 8008624:	e7bb      	b.n	800859e <_svfprintf_r+0x1a6>
 8008626:	f045 0501 	orr.w	r5, r5, #1
 800862a:	e7b8      	b.n	800859e <_svfprintf_r+0x1a6>
 800862c:	683e      	ldr	r6, [r7, #0]
 800862e:	960a      	str	r6, [sp, #40]	; 0x28
 8008630:	2e00      	cmp	r6, #0
 8008632:	f107 0104 	add.w	r1, r7, #4
 8008636:	dab4      	bge.n	80085a2 <_svfprintf_r+0x1aa>
 8008638:	4276      	negs	r6, r6
 800863a:	960a      	str	r6, [sp, #40]	; 0x28
 800863c:	460f      	mov	r7, r1
 800863e:	f045 0504 	orr.w	r5, r5, #4
 8008642:	e7ac      	b.n	800859e <_svfprintf_r+0x1a6>
 8008644:	9905      	ldr	r1, [sp, #20]
 8008646:	1c4e      	adds	r6, r1, #1
 8008648:	7809      	ldrb	r1, [r1, #0]
 800864a:	9102      	str	r1, [sp, #8]
 800864c:	292a      	cmp	r1, #42	; 0x2a
 800864e:	d010      	beq.n	8008672 <_svfprintf_r+0x27a>
 8008650:	f04f 0900 	mov.w	r9, #0
 8008654:	9605      	str	r6, [sp, #20]
 8008656:	9902      	ldr	r1, [sp, #8]
 8008658:	3930      	subs	r1, #48	; 0x30
 800865a:	2909      	cmp	r1, #9
 800865c:	f63f af31 	bhi.w	80084c2 <_svfprintf_r+0xca>
 8008660:	fb00 1909 	mla	r9, r0, r9, r1
 8008664:	9905      	ldr	r1, [sp, #20]
 8008666:	460e      	mov	r6, r1
 8008668:	f816 1b01 	ldrb.w	r1, [r6], #1
 800866c:	9102      	str	r1, [sp, #8]
 800866e:	9605      	str	r6, [sp, #20]
 8008670:	e7f1      	b.n	8008656 <_svfprintf_r+0x25e>
 8008672:	6839      	ldr	r1, [r7, #0]
 8008674:	9605      	str	r6, [sp, #20]
 8008676:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 800867a:	3704      	adds	r7, #4
 800867c:	e78f      	b.n	800859e <_svfprintf_r+0x1a6>
 800867e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8008682:	e78c      	b.n	800859e <_svfprintf_r+0x1a6>
 8008684:	2100      	movs	r1, #0
 8008686:	910a      	str	r1, [sp, #40]	; 0x28
 8008688:	9902      	ldr	r1, [sp, #8]
 800868a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800868c:	3930      	subs	r1, #48	; 0x30
 800868e:	fb00 1106 	mla	r1, r0, r6, r1
 8008692:	910a      	str	r1, [sp, #40]	; 0x28
 8008694:	9905      	ldr	r1, [sp, #20]
 8008696:	460e      	mov	r6, r1
 8008698:	f816 1b01 	ldrb.w	r1, [r6], #1
 800869c:	9102      	str	r1, [sp, #8]
 800869e:	9902      	ldr	r1, [sp, #8]
 80086a0:	9605      	str	r6, [sp, #20]
 80086a2:	3930      	subs	r1, #48	; 0x30
 80086a4:	2909      	cmp	r1, #9
 80086a6:	d9ef      	bls.n	8008688 <_svfprintf_r+0x290>
 80086a8:	e70b      	b.n	80084c2 <_svfprintf_r+0xca>
 80086aa:	f045 0508 	orr.w	r5, r5, #8
 80086ae:	e776      	b.n	800859e <_svfprintf_r+0x1a6>
 80086b0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80086b4:	e773      	b.n	800859e <_svfprintf_r+0x1a6>
 80086b6:	bf00      	nop
	...
 80086c0:	0800b578 	.word	0x0800b578
 80086c4:	9905      	ldr	r1, [sp, #20]
 80086c6:	7809      	ldrb	r1, [r1, #0]
 80086c8:	296c      	cmp	r1, #108	; 0x6c
 80086ca:	d105      	bne.n	80086d8 <_svfprintf_r+0x2e0>
 80086cc:	9905      	ldr	r1, [sp, #20]
 80086ce:	3101      	adds	r1, #1
 80086d0:	9105      	str	r1, [sp, #20]
 80086d2:	f045 0520 	orr.w	r5, r5, #32
 80086d6:	e762      	b.n	800859e <_svfprintf_r+0x1a6>
 80086d8:	f045 0510 	orr.w	r5, r5, #16
 80086dc:	e75f      	b.n	800859e <_svfprintf_r+0x1a6>
 80086de:	1d3b      	adds	r3, r7, #4
 80086e0:	9304      	str	r3, [sp, #16]
 80086e2:	2600      	movs	r6, #0
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80086ea:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80086ee:	f04f 0901 	mov.w	r9, #1
 80086f2:	4637      	mov	r7, r6
 80086f4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80086f8:	e11b      	b.n	8008932 <_svfprintf_r+0x53a>
 80086fa:	b10b      	cbz	r3, 8008700 <_svfprintf_r+0x308>
 80086fc:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008700:	f045 0510 	orr.w	r5, r5, #16
 8008704:	e752      	b.n	80085ac <_svfprintf_r+0x1b4>
 8008706:	f015 0f10 	tst.w	r5, #16
 800870a:	f107 0304 	add.w	r3, r7, #4
 800870e:	d003      	beq.n	8008718 <_svfprintf_r+0x320>
 8008710:	683e      	ldr	r6, [r7, #0]
 8008712:	9304      	str	r3, [sp, #16]
 8008714:	17f7      	asrs	r7, r6, #31
 8008716:	e754      	b.n	80085c2 <_svfprintf_r+0x1ca>
 8008718:	683e      	ldr	r6, [r7, #0]
 800871a:	9304      	str	r3, [sp, #16]
 800871c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008720:	bf18      	it	ne
 8008722:	b236      	sxthne	r6, r6
 8008724:	e7f6      	b.n	8008714 <_svfprintf_r+0x31c>
 8008726:	b10b      	cbz	r3, 800872c <_svfprintf_r+0x334>
 8008728:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800872c:	3707      	adds	r7, #7
 800872e:	f027 0707 	bic.w	r7, r7, #7
 8008732:	f107 0308 	add.w	r3, r7, #8
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	ed97 7b00 	vldr	d7, [r7]
 800873c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008740:	9b06      	ldr	r3, [sp, #24]
 8008742:	9312      	str	r3, [sp, #72]	; 0x48
 8008744:	9b07      	ldr	r3, [sp, #28]
 8008746:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800874a:	9313      	str	r3, [sp, #76]	; 0x4c
 800874c:	f04f 32ff 	mov.w	r2, #4294967295
 8008750:	4b4a      	ldr	r3, [pc, #296]	; (800887c <_svfprintf_r+0x484>)
 8008752:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8008756:	f7f8 f9e5 	bl	8000b24 <__aeabi_dcmpun>
 800875a:	2800      	cmp	r0, #0
 800875c:	f040 85d5 	bne.w	800930a <_svfprintf_r+0xf12>
 8008760:	f04f 32ff 	mov.w	r2, #4294967295
 8008764:	4b45      	ldr	r3, [pc, #276]	; (800887c <_svfprintf_r+0x484>)
 8008766:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800876a:	f7f8 f9bd 	bl	8000ae8 <__aeabi_dcmple>
 800876e:	2800      	cmp	r0, #0
 8008770:	f040 85cb 	bne.w	800930a <_svfprintf_r+0xf12>
 8008774:	2200      	movs	r2, #0
 8008776:	2300      	movs	r3, #0
 8008778:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800877c:	f7f8 f9aa 	bl	8000ad4 <__aeabi_dcmplt>
 8008780:	b110      	cbz	r0, 8008788 <_svfprintf_r+0x390>
 8008782:	232d      	movs	r3, #45	; 0x2d
 8008784:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008788:	4b3d      	ldr	r3, [pc, #244]	; (8008880 <_svfprintf_r+0x488>)
 800878a:	4a3e      	ldr	r2, [pc, #248]	; (8008884 <_svfprintf_r+0x48c>)
 800878c:	9902      	ldr	r1, [sp, #8]
 800878e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8008792:	2947      	cmp	r1, #71	; 0x47
 8008794:	bfcc      	ite	gt
 8008796:	4690      	movgt	r8, r2
 8008798:	4698      	movle	r8, r3
 800879a:	f04f 0903 	mov.w	r9, #3
 800879e:	2600      	movs	r6, #0
 80087a0:	4637      	mov	r7, r6
 80087a2:	e0c6      	b.n	8008932 <_svfprintf_r+0x53a>
 80087a4:	f1b9 3fff 	cmp.w	r9, #4294967295
 80087a8:	d022      	beq.n	80087f0 <_svfprintf_r+0x3f8>
 80087aa:	9b02      	ldr	r3, [sp, #8]
 80087ac:	f023 0320 	bic.w	r3, r3, #32
 80087b0:	2b47      	cmp	r3, #71	; 0x47
 80087b2:	d104      	bne.n	80087be <_svfprintf_r+0x3c6>
 80087b4:	f1b9 0f00 	cmp.w	r9, #0
 80087b8:	bf08      	it	eq
 80087ba:	f04f 0901 	moveq.w	r9, #1
 80087be:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80087c2:	930c      	str	r3, [sp, #48]	; 0x30
 80087c4:	9b07      	ldr	r3, [sp, #28]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	da15      	bge.n	80087f6 <_svfprintf_r+0x3fe>
 80087ca:	9b06      	ldr	r3, [sp, #24]
 80087cc:	930e      	str	r3, [sp, #56]	; 0x38
 80087ce:	9b07      	ldr	r3, [sp, #28]
 80087d0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80087d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087d6:	232d      	movs	r3, #45	; 0x2d
 80087d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80087da:	9b02      	ldr	r3, [sp, #8]
 80087dc:	f023 0720 	bic.w	r7, r3, #32
 80087e0:	2f46      	cmp	r7, #70	; 0x46
 80087e2:	d00e      	beq.n	8008802 <_svfprintf_r+0x40a>
 80087e4:	2f45      	cmp	r7, #69	; 0x45
 80087e6:	d146      	bne.n	8008876 <_svfprintf_r+0x47e>
 80087e8:	f109 0601 	add.w	r6, r9, #1
 80087ec:	2102      	movs	r1, #2
 80087ee:	e00a      	b.n	8008806 <_svfprintf_r+0x40e>
 80087f0:	f04f 0906 	mov.w	r9, #6
 80087f4:	e7e3      	b.n	80087be <_svfprintf_r+0x3c6>
 80087f6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80087fa:	2300      	movs	r3, #0
 80087fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008800:	e7ea      	b.n	80087d8 <_svfprintf_r+0x3e0>
 8008802:	464e      	mov	r6, r9
 8008804:	2103      	movs	r1, #3
 8008806:	ab1d      	add	r3, sp, #116	; 0x74
 8008808:	9301      	str	r3, [sp, #4]
 800880a:	ab1a      	add	r3, sp, #104	; 0x68
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	4632      	mov	r2, r6
 8008810:	ab19      	add	r3, sp, #100	; 0x64
 8008812:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8008816:	4658      	mov	r0, fp
 8008818:	f000 fe4e 	bl	80094b8 <_dtoa_r>
 800881c:	2f47      	cmp	r7, #71	; 0x47
 800881e:	4680      	mov	r8, r0
 8008820:	d102      	bne.n	8008828 <_svfprintf_r+0x430>
 8008822:	07e8      	lsls	r0, r5, #31
 8008824:	f140 857e 	bpl.w	8009324 <_svfprintf_r+0xf2c>
 8008828:	eb08 0306 	add.w	r3, r8, r6
 800882c:	2f46      	cmp	r7, #70	; 0x46
 800882e:	9303      	str	r3, [sp, #12]
 8008830:	d111      	bne.n	8008856 <_svfprintf_r+0x45e>
 8008832:	f898 3000 	ldrb.w	r3, [r8]
 8008836:	2b30      	cmp	r3, #48	; 0x30
 8008838:	d109      	bne.n	800884e <_svfprintf_r+0x456>
 800883a:	2200      	movs	r2, #0
 800883c:	2300      	movs	r3, #0
 800883e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008842:	f7f8 f93d 	bl	8000ac0 <__aeabi_dcmpeq>
 8008846:	b910      	cbnz	r0, 800884e <_svfprintf_r+0x456>
 8008848:	f1c6 0601 	rsb	r6, r6, #1
 800884c:	9619      	str	r6, [sp, #100]	; 0x64
 800884e:	9a03      	ldr	r2, [sp, #12]
 8008850:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008852:	441a      	add	r2, r3
 8008854:	9203      	str	r2, [sp, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	2300      	movs	r3, #0
 800885a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800885e:	f7f8 f92f 	bl	8000ac0 <__aeabi_dcmpeq>
 8008862:	b988      	cbnz	r0, 8008888 <_svfprintf_r+0x490>
 8008864:	2230      	movs	r2, #48	; 0x30
 8008866:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008868:	9903      	ldr	r1, [sp, #12]
 800886a:	4299      	cmp	r1, r3
 800886c:	d90e      	bls.n	800888c <_svfprintf_r+0x494>
 800886e:	1c59      	adds	r1, r3, #1
 8008870:	911d      	str	r1, [sp, #116]	; 0x74
 8008872:	701a      	strb	r2, [r3, #0]
 8008874:	e7f7      	b.n	8008866 <_svfprintf_r+0x46e>
 8008876:	464e      	mov	r6, r9
 8008878:	e7b8      	b.n	80087ec <_svfprintf_r+0x3f4>
 800887a:	bf00      	nop
 800887c:	7fefffff 	.word	0x7fefffff
 8008880:	0800b568 	.word	0x0800b568
 8008884:	0800b56c 	.word	0x0800b56c
 8008888:	9b03      	ldr	r3, [sp, #12]
 800888a:	931d      	str	r3, [sp, #116]	; 0x74
 800888c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800888e:	2f47      	cmp	r7, #71	; 0x47
 8008890:	eba3 0308 	sub.w	r3, r3, r8
 8008894:	9303      	str	r3, [sp, #12]
 8008896:	f040 80fa 	bne.w	8008a8e <_svfprintf_r+0x696>
 800889a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800889c:	1cd9      	adds	r1, r3, #3
 800889e:	db02      	blt.n	80088a6 <_svfprintf_r+0x4ae>
 80088a0:	4599      	cmp	r9, r3
 80088a2:	f280 8120 	bge.w	8008ae6 <_svfprintf_r+0x6ee>
 80088a6:	9b02      	ldr	r3, [sp, #8]
 80088a8:	3b02      	subs	r3, #2
 80088aa:	9302      	str	r3, [sp, #8]
 80088ac:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80088ae:	f89d 1008 	ldrb.w	r1, [sp, #8]
 80088b2:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 80088b6:	1e53      	subs	r3, r2, #1
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	9319      	str	r3, [sp, #100]	; 0x64
 80088bc:	bfb6      	itet	lt
 80088be:	f1c2 0301 	rsblt	r3, r2, #1
 80088c2:	222b      	movge	r2, #43	; 0x2b
 80088c4:	222d      	movlt	r2, #45	; 0x2d
 80088c6:	2b09      	cmp	r3, #9
 80088c8:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80088cc:	f340 80fb 	ble.w	8008ac6 <_svfprintf_r+0x6ce>
 80088d0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80088d4:	260a      	movs	r6, #10
 80088d6:	fb93 f0f6 	sdiv	r0, r3, r6
 80088da:	fb06 3310 	mls	r3, r6, r0, r3
 80088de:	3330      	adds	r3, #48	; 0x30
 80088e0:	2809      	cmp	r0, #9
 80088e2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80088e6:	f102 31ff 	add.w	r1, r2, #4294967295
 80088ea:	4603      	mov	r3, r0
 80088ec:	f300 80e4 	bgt.w	8008ab8 <_svfprintf_r+0x6c0>
 80088f0:	3330      	adds	r3, #48	; 0x30
 80088f2:	f801 3c01 	strb.w	r3, [r1, #-1]
 80088f6:	3a02      	subs	r2, #2
 80088f8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80088fc:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8008900:	4282      	cmp	r2, r0
 8008902:	4619      	mov	r1, r3
 8008904:	f0c0 80da 	bcc.w	8008abc <_svfprintf_r+0x6c4>
 8008908:	9a03      	ldr	r2, [sp, #12]
 800890a:	ab1b      	add	r3, sp, #108	; 0x6c
 800890c:	1acb      	subs	r3, r1, r3
 800890e:	2a01      	cmp	r2, #1
 8008910:	9310      	str	r3, [sp, #64]	; 0x40
 8008912:	eb03 0902 	add.w	r9, r3, r2
 8008916:	dc02      	bgt.n	800891e <_svfprintf_r+0x526>
 8008918:	f015 0701 	ands.w	r7, r5, #1
 800891c:	d002      	beq.n	8008924 <_svfprintf_r+0x52c>
 800891e:	9b08      	ldr	r3, [sp, #32]
 8008920:	2700      	movs	r7, #0
 8008922:	4499      	add	r9, r3
 8008924:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008926:	b113      	cbz	r3, 800892e <_svfprintf_r+0x536>
 8008928:	232d      	movs	r3, #45	; 0x2d
 800892a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800892e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008930:	2600      	movs	r6, #0
 8008932:	454e      	cmp	r6, r9
 8008934:	4633      	mov	r3, r6
 8008936:	bfb8      	it	lt
 8008938:	464b      	movlt	r3, r9
 800893a:	930b      	str	r3, [sp, #44]	; 0x2c
 800893c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008940:	b113      	cbz	r3, 8008948 <_svfprintf_r+0x550>
 8008942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008944:	3301      	adds	r3, #1
 8008946:	930b      	str	r3, [sp, #44]	; 0x2c
 8008948:	f015 0302 	ands.w	r3, r5, #2
 800894c:	9314      	str	r3, [sp, #80]	; 0x50
 800894e:	bf1e      	ittt	ne
 8008950:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8008952:	3302      	addne	r3, #2
 8008954:	930b      	strne	r3, [sp, #44]	; 0x2c
 8008956:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800895a:	9315      	str	r3, [sp, #84]	; 0x54
 800895c:	d118      	bne.n	8008990 <_svfprintf_r+0x598>
 800895e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008960:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008962:	1a9b      	subs	r3, r3, r2
 8008964:	2b00      	cmp	r3, #0
 8008966:	930c      	str	r3, [sp, #48]	; 0x30
 8008968:	dd12      	ble.n	8008990 <_svfprintf_r+0x598>
 800896a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800896c:	2b10      	cmp	r3, #16
 800896e:	4ba9      	ldr	r3, [pc, #676]	; (8008c14 <_svfprintf_r+0x81c>)
 8008970:	6023      	str	r3, [r4, #0]
 8008972:	f300 81d5 	bgt.w	8008d20 <_svfprintf_r+0x928>
 8008976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008978:	6063      	str	r3, [r4, #4]
 800897a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800897c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800897e:	4413      	add	r3, r2
 8008980:	9321      	str	r3, [sp, #132]	; 0x84
 8008982:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008984:	3301      	adds	r3, #1
 8008986:	2b07      	cmp	r3, #7
 8008988:	9320      	str	r3, [sp, #128]	; 0x80
 800898a:	f300 81e2 	bgt.w	8008d52 <_svfprintf_r+0x95a>
 800898e:	3408      	adds	r4, #8
 8008990:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008994:	b173      	cbz	r3, 80089b4 <_svfprintf_r+0x5bc>
 8008996:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800899a:	6023      	str	r3, [r4, #0]
 800899c:	2301      	movs	r3, #1
 800899e:	6063      	str	r3, [r4, #4]
 80089a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089a2:	3301      	adds	r3, #1
 80089a4:	9321      	str	r3, [sp, #132]	; 0x84
 80089a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089a8:	3301      	adds	r3, #1
 80089aa:	2b07      	cmp	r3, #7
 80089ac:	9320      	str	r3, [sp, #128]	; 0x80
 80089ae:	f300 81da 	bgt.w	8008d66 <_svfprintf_r+0x96e>
 80089b2:	3408      	adds	r4, #8
 80089b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089b6:	b16b      	cbz	r3, 80089d4 <_svfprintf_r+0x5dc>
 80089b8:	ab18      	add	r3, sp, #96	; 0x60
 80089ba:	6023      	str	r3, [r4, #0]
 80089bc:	2302      	movs	r3, #2
 80089be:	6063      	str	r3, [r4, #4]
 80089c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089c2:	3302      	adds	r3, #2
 80089c4:	9321      	str	r3, [sp, #132]	; 0x84
 80089c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089c8:	3301      	adds	r3, #1
 80089ca:	2b07      	cmp	r3, #7
 80089cc:	9320      	str	r3, [sp, #128]	; 0x80
 80089ce:	f300 81d4 	bgt.w	8008d7a <_svfprintf_r+0x982>
 80089d2:	3408      	adds	r4, #8
 80089d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089d6:	2b80      	cmp	r3, #128	; 0x80
 80089d8:	d114      	bne.n	8008a04 <_svfprintf_r+0x60c>
 80089da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80089de:	1a9b      	subs	r3, r3, r2
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	dd0f      	ble.n	8008a04 <_svfprintf_r+0x60c>
 80089e4:	4a8c      	ldr	r2, [pc, #560]	; (8008c18 <_svfprintf_r+0x820>)
 80089e6:	6022      	str	r2, [r4, #0]
 80089e8:	2b10      	cmp	r3, #16
 80089ea:	f300 81d0 	bgt.w	8008d8e <_svfprintf_r+0x996>
 80089ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089f0:	6063      	str	r3, [r4, #4]
 80089f2:	4413      	add	r3, r2
 80089f4:	9321      	str	r3, [sp, #132]	; 0x84
 80089f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089f8:	3301      	adds	r3, #1
 80089fa:	2b07      	cmp	r3, #7
 80089fc:	9320      	str	r3, [sp, #128]	; 0x80
 80089fe:	f300 81df 	bgt.w	8008dc0 <_svfprintf_r+0x9c8>
 8008a02:	3408      	adds	r4, #8
 8008a04:	eba6 0609 	sub.w	r6, r6, r9
 8008a08:	2e00      	cmp	r6, #0
 8008a0a:	dd0f      	ble.n	8008a2c <_svfprintf_r+0x634>
 8008a0c:	4b82      	ldr	r3, [pc, #520]	; (8008c18 <_svfprintf_r+0x820>)
 8008a0e:	6023      	str	r3, [r4, #0]
 8008a10:	2e10      	cmp	r6, #16
 8008a12:	f300 81df 	bgt.w	8008dd4 <_svfprintf_r+0x9dc>
 8008a16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a18:	9821      	ldr	r0, [sp, #132]	; 0x84
 8008a1a:	6066      	str	r6, [r4, #4]
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	4406      	add	r6, r0
 8008a20:	2b07      	cmp	r3, #7
 8008a22:	9621      	str	r6, [sp, #132]	; 0x84
 8008a24:	9320      	str	r3, [sp, #128]	; 0x80
 8008a26:	f300 81ec 	bgt.w	8008e02 <_svfprintf_r+0xa0a>
 8008a2a:	3408      	adds	r4, #8
 8008a2c:	05eb      	lsls	r3, r5, #23
 8008a2e:	f100 81f2 	bmi.w	8008e16 <_svfprintf_r+0xa1e>
 8008a32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a34:	e884 0300 	stmia.w	r4, {r8, r9}
 8008a38:	444b      	add	r3, r9
 8008a3a:	9321      	str	r3, [sp, #132]	; 0x84
 8008a3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a3e:	3301      	adds	r3, #1
 8008a40:	2b07      	cmp	r3, #7
 8008a42:	9320      	str	r3, [sp, #128]	; 0x80
 8008a44:	f340 8419 	ble.w	800927a <_svfprintf_r+0xe82>
 8008a48:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a4a:	4651      	mov	r1, sl
 8008a4c:	4658      	mov	r0, fp
 8008a4e:	f002 f81d 	bl	800aa8c <__ssprint_r>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	f040 8431 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008a58:	ac2c      	add	r4, sp, #176	; 0xb0
 8008a5a:	076b      	lsls	r3, r5, #29
 8008a5c:	f100 8410 	bmi.w	8009280 <_svfprintf_r+0xe88>
 8008a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a66:	428a      	cmp	r2, r1
 8008a68:	bfac      	ite	ge
 8008a6a:	189b      	addge	r3, r3, r2
 8008a6c:	185b      	addlt	r3, r3, r1
 8008a6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a72:	b13b      	cbz	r3, 8008a84 <_svfprintf_r+0x68c>
 8008a74:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a76:	4651      	mov	r1, sl
 8008a78:	4658      	mov	r0, fp
 8008a7a:	f002 f807 	bl	800aa8c <__ssprint_r>
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	f040 841b 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008a84:	2300      	movs	r3, #0
 8008a86:	9320      	str	r3, [sp, #128]	; 0x80
 8008a88:	9f04      	ldr	r7, [sp, #16]
 8008a8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8008a8c:	e4ee      	b.n	800846c <_svfprintf_r+0x74>
 8008a8e:	9b02      	ldr	r3, [sp, #8]
 8008a90:	2b65      	cmp	r3, #101	; 0x65
 8008a92:	f77f af0b 	ble.w	80088ac <_svfprintf_r+0x4b4>
 8008a96:	9b02      	ldr	r3, [sp, #8]
 8008a98:	2b66      	cmp	r3, #102	; 0x66
 8008a9a:	d124      	bne.n	8008ae6 <_svfprintf_r+0x6ee>
 8008a9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	dd19      	ble.n	8008ad6 <_svfprintf_r+0x6de>
 8008aa2:	f1b9 0f00 	cmp.w	r9, #0
 8008aa6:	d101      	bne.n	8008aac <_svfprintf_r+0x6b4>
 8008aa8:	07ea      	lsls	r2, r5, #31
 8008aaa:	d502      	bpl.n	8008ab2 <_svfprintf_r+0x6ba>
 8008aac:	9a08      	ldr	r2, [sp, #32]
 8008aae:	4413      	add	r3, r2
 8008ab0:	444b      	add	r3, r9
 8008ab2:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8008ab4:	4699      	mov	r9, r3
 8008ab6:	e735      	b.n	8008924 <_svfprintf_r+0x52c>
 8008ab8:	460a      	mov	r2, r1
 8008aba:	e70c      	b.n	80088d6 <_svfprintf_r+0x4de>
 8008abc:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008ac0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ac4:	e71c      	b.n	8008900 <_svfprintf_r+0x508>
 8008ac6:	2230      	movs	r2, #48	; 0x30
 8008ac8:	4413      	add	r3, r2
 8008aca:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8008ace:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8008ad2:	a91c      	add	r1, sp, #112	; 0x70
 8008ad4:	e718      	b.n	8008908 <_svfprintf_r+0x510>
 8008ad6:	f1b9 0f00 	cmp.w	r9, #0
 8008ada:	d101      	bne.n	8008ae0 <_svfprintf_r+0x6e8>
 8008adc:	07eb      	lsls	r3, r5, #31
 8008ade:	d515      	bpl.n	8008b0c <_svfprintf_r+0x714>
 8008ae0:	9b08      	ldr	r3, [sp, #32]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	e7e4      	b.n	8008ab0 <_svfprintf_r+0x6b8>
 8008ae6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008ae8:	9b03      	ldr	r3, [sp, #12]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	db06      	blt.n	8008afc <_svfprintf_r+0x704>
 8008aee:	07ef      	lsls	r7, r5, #31
 8008af0:	d50e      	bpl.n	8008b10 <_svfprintf_r+0x718>
 8008af2:	9b08      	ldr	r3, [sp, #32]
 8008af4:	4413      	add	r3, r2
 8008af6:	2267      	movs	r2, #103	; 0x67
 8008af8:	9202      	str	r2, [sp, #8]
 8008afa:	e7da      	b.n	8008ab2 <_svfprintf_r+0x6ba>
 8008afc:	9b03      	ldr	r3, [sp, #12]
 8008afe:	9908      	ldr	r1, [sp, #32]
 8008b00:	2a00      	cmp	r2, #0
 8008b02:	440b      	add	r3, r1
 8008b04:	dcf7      	bgt.n	8008af6 <_svfprintf_r+0x6fe>
 8008b06:	f1c2 0201 	rsb	r2, r2, #1
 8008b0a:	e7f3      	b.n	8008af4 <_svfprintf_r+0x6fc>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e7d0      	b.n	8008ab2 <_svfprintf_r+0x6ba>
 8008b10:	4613      	mov	r3, r2
 8008b12:	e7f0      	b.n	8008af6 <_svfprintf_r+0x6fe>
 8008b14:	b10b      	cbz	r3, 8008b1a <_svfprintf_r+0x722>
 8008b16:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008b1a:	f015 0f20 	tst.w	r5, #32
 8008b1e:	f107 0304 	add.w	r3, r7, #4
 8008b22:	d008      	beq.n	8008b36 <_svfprintf_r+0x73e>
 8008b24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b26:	683a      	ldr	r2, [r7, #0]
 8008b28:	17ce      	asrs	r6, r1, #31
 8008b2a:	4608      	mov	r0, r1
 8008b2c:	4631      	mov	r1, r6
 8008b2e:	e9c2 0100 	strd	r0, r1, [r2]
 8008b32:	461f      	mov	r7, r3
 8008b34:	e49a      	b.n	800846c <_svfprintf_r+0x74>
 8008b36:	06ee      	lsls	r6, r5, #27
 8008b38:	d503      	bpl.n	8008b42 <_svfprintf_r+0x74a>
 8008b3a:	683a      	ldr	r2, [r7, #0]
 8008b3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b3e:	6011      	str	r1, [r2, #0]
 8008b40:	e7f7      	b.n	8008b32 <_svfprintf_r+0x73a>
 8008b42:	0668      	lsls	r0, r5, #25
 8008b44:	d5f9      	bpl.n	8008b3a <_svfprintf_r+0x742>
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8008b4c:	8011      	strh	r1, [r2, #0]
 8008b4e:	e7f0      	b.n	8008b32 <_svfprintf_r+0x73a>
 8008b50:	f045 0510 	orr.w	r5, r5, #16
 8008b54:	f015 0320 	ands.w	r3, r5, #32
 8008b58:	d022      	beq.n	8008ba0 <_svfprintf_r+0x7a8>
 8008b5a:	3707      	adds	r7, #7
 8008b5c:	f027 0707 	bic.w	r7, r7, #7
 8008b60:	f107 0308 	add.w	r3, r7, #8
 8008b64:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008b68:	9304      	str	r3, [sp, #16]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008b72:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008b76:	f000 83db 	beq.w	8009330 <_svfprintf_r+0xf38>
 8008b7a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8008b7e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008b80:	ea56 0207 	orrs.w	r2, r6, r7
 8008b84:	f040 83d9 	bne.w	800933a <_svfprintf_r+0xf42>
 8008b88:	f1b9 0f00 	cmp.w	r9, #0
 8008b8c:	f000 80aa 	beq.w	8008ce4 <_svfprintf_r+0x8ec>
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d076      	beq.n	8008c82 <_svfprintf_r+0x88a>
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	f000 8091 	beq.w	8008cbc <_svfprintf_r+0x8c4>
 8008b9a:	2600      	movs	r6, #0
 8008b9c:	2700      	movs	r7, #0
 8008b9e:	e3d2      	b.n	8009346 <_svfprintf_r+0xf4e>
 8008ba0:	1d3a      	adds	r2, r7, #4
 8008ba2:	f015 0110 	ands.w	r1, r5, #16
 8008ba6:	9204      	str	r2, [sp, #16]
 8008ba8:	d002      	beq.n	8008bb0 <_svfprintf_r+0x7b8>
 8008baa:	683e      	ldr	r6, [r7, #0]
 8008bac:	2700      	movs	r7, #0
 8008bae:	e7dd      	b.n	8008b6c <_svfprintf_r+0x774>
 8008bb0:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8008bb4:	d0f9      	beq.n	8008baa <_svfprintf_r+0x7b2>
 8008bb6:	883e      	ldrh	r6, [r7, #0]
 8008bb8:	2700      	movs	r7, #0
 8008bba:	e7d6      	b.n	8008b6a <_svfprintf_r+0x772>
 8008bbc:	1d3b      	adds	r3, r7, #4
 8008bbe:	9304      	str	r3, [sp, #16]
 8008bc0:	2330      	movs	r3, #48	; 0x30
 8008bc2:	2278      	movs	r2, #120	; 0x78
 8008bc4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008bc8:	4b14      	ldr	r3, [pc, #80]	; (8008c1c <_svfprintf_r+0x824>)
 8008bca:	683e      	ldr	r6, [r7, #0]
 8008bcc:	9311      	str	r3, [sp, #68]	; 0x44
 8008bce:	2700      	movs	r7, #0
 8008bd0:	f045 0502 	orr.w	r5, r5, #2
 8008bd4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8008bd8:	2302      	movs	r3, #2
 8008bda:	9202      	str	r2, [sp, #8]
 8008bdc:	e7c6      	b.n	8008b6c <_svfprintf_r+0x774>
 8008bde:	1d3b      	adds	r3, r7, #4
 8008be0:	2600      	movs	r6, #0
 8008be2:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008be6:	9304      	str	r3, [sp, #16]
 8008be8:	f8d7 8000 	ldr.w	r8, [r7]
 8008bec:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008bf0:	d00a      	beq.n	8008c08 <_svfprintf_r+0x810>
 8008bf2:	464a      	mov	r2, r9
 8008bf4:	4631      	mov	r1, r6
 8008bf6:	4640      	mov	r0, r8
 8008bf8:	f7f7 faea 	bl	80001d0 <memchr>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	f000 808d 	beq.w	8008d1c <_svfprintf_r+0x924>
 8008c02:	eba0 0908 	sub.w	r9, r0, r8
 8008c06:	e5cb      	b.n	80087a0 <_svfprintf_r+0x3a8>
 8008c08:	4640      	mov	r0, r8
 8008c0a:	f7f7 fb31 	bl	8000270 <strlen>
 8008c0e:	4681      	mov	r9, r0
 8008c10:	e5c6      	b.n	80087a0 <_svfprintf_r+0x3a8>
 8008c12:	bf00      	nop
 8008c14:	0800b59c 	.word	0x0800b59c
 8008c18:	0800b5ac 	.word	0x0800b5ac
 8008c1c:	0800b589 	.word	0x0800b589
 8008c20:	f045 0510 	orr.w	r5, r5, #16
 8008c24:	06a9      	lsls	r1, r5, #26
 8008c26:	d509      	bpl.n	8008c3c <_svfprintf_r+0x844>
 8008c28:	3707      	adds	r7, #7
 8008c2a:	f027 0707 	bic.w	r7, r7, #7
 8008c2e:	f107 0308 	add.w	r3, r7, #8
 8008c32:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008c36:	9304      	str	r3, [sp, #16]
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e797      	b.n	8008b6c <_svfprintf_r+0x774>
 8008c3c:	1d3b      	adds	r3, r7, #4
 8008c3e:	f015 0f10 	tst.w	r5, #16
 8008c42:	9304      	str	r3, [sp, #16]
 8008c44:	d001      	beq.n	8008c4a <_svfprintf_r+0x852>
 8008c46:	683e      	ldr	r6, [r7, #0]
 8008c48:	e002      	b.n	8008c50 <_svfprintf_r+0x858>
 8008c4a:	066a      	lsls	r2, r5, #25
 8008c4c:	d5fb      	bpl.n	8008c46 <_svfprintf_r+0x84e>
 8008c4e:	883e      	ldrh	r6, [r7, #0]
 8008c50:	2700      	movs	r7, #0
 8008c52:	e7f1      	b.n	8008c38 <_svfprintf_r+0x840>
 8008c54:	b10b      	cbz	r3, 8008c5a <_svfprintf_r+0x862>
 8008c56:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008c5a:	4ba3      	ldr	r3, [pc, #652]	; (8008ee8 <_svfprintf_r+0xaf0>)
 8008c5c:	e4c2      	b.n	80085e4 <_svfprintf_r+0x1ec>
 8008c5e:	1d3b      	adds	r3, r7, #4
 8008c60:	f015 0f10 	tst.w	r5, #16
 8008c64:	9304      	str	r3, [sp, #16]
 8008c66:	d001      	beq.n	8008c6c <_svfprintf_r+0x874>
 8008c68:	683e      	ldr	r6, [r7, #0]
 8008c6a:	e002      	b.n	8008c72 <_svfprintf_r+0x87a>
 8008c6c:	066e      	lsls	r6, r5, #25
 8008c6e:	d5fb      	bpl.n	8008c68 <_svfprintf_r+0x870>
 8008c70:	883e      	ldrh	r6, [r7, #0]
 8008c72:	2700      	movs	r7, #0
 8008c74:	e4c2      	b.n	80085fc <_svfprintf_r+0x204>
 8008c76:	4643      	mov	r3, r8
 8008c78:	e366      	b.n	8009348 <_svfprintf_r+0xf50>
 8008c7a:	2f00      	cmp	r7, #0
 8008c7c:	bf08      	it	eq
 8008c7e:	2e0a      	cmpeq	r6, #10
 8008c80:	d205      	bcs.n	8008c8e <_svfprintf_r+0x896>
 8008c82:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8008c86:	3630      	adds	r6, #48	; 0x30
 8008c88:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8008c8c:	e377      	b.n	800937e <_svfprintf_r+0xf86>
 8008c8e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8008c92:	4630      	mov	r0, r6
 8008c94:	4639      	mov	r1, r7
 8008c96:	220a      	movs	r2, #10
 8008c98:	2300      	movs	r3, #0
 8008c9a:	f7f7 ffd1 	bl	8000c40 <__aeabi_uldivmod>
 8008c9e:	3230      	adds	r2, #48	; 0x30
 8008ca0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	4639      	mov	r1, r7
 8008caa:	220a      	movs	r2, #10
 8008cac:	f7f7 ffc8 	bl	8000c40 <__aeabi_uldivmod>
 8008cb0:	4606      	mov	r6, r0
 8008cb2:	460f      	mov	r7, r1
 8008cb4:	ea56 0307 	orrs.w	r3, r6, r7
 8008cb8:	d1eb      	bne.n	8008c92 <_svfprintf_r+0x89a>
 8008cba:	e360      	b.n	800937e <_svfprintf_r+0xf86>
 8008cbc:	2600      	movs	r6, #0
 8008cbe:	2700      	movs	r7, #0
 8008cc0:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8008cc4:	f006 030f 	and.w	r3, r6, #15
 8008cc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008cca:	5cd3      	ldrb	r3, [r2, r3]
 8008ccc:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8008cd0:	0933      	lsrs	r3, r6, #4
 8008cd2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008cd6:	093a      	lsrs	r2, r7, #4
 8008cd8:	461e      	mov	r6, r3
 8008cda:	4617      	mov	r7, r2
 8008cdc:	ea56 0307 	orrs.w	r3, r6, r7
 8008ce0:	d1f0      	bne.n	8008cc4 <_svfprintf_r+0x8cc>
 8008ce2:	e34c      	b.n	800937e <_svfprintf_r+0xf86>
 8008ce4:	b93b      	cbnz	r3, 8008cf6 <_svfprintf_r+0x8fe>
 8008ce6:	07ea      	lsls	r2, r5, #31
 8008ce8:	d505      	bpl.n	8008cf6 <_svfprintf_r+0x8fe>
 8008cea:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8008cee:	2330      	movs	r3, #48	; 0x30
 8008cf0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8008cf4:	e343      	b.n	800937e <_svfprintf_r+0xf86>
 8008cf6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8008cfa:	e340      	b.n	800937e <_svfprintf_r+0xf86>
 8008cfc:	b10b      	cbz	r3, 8008d02 <_svfprintf_r+0x90a>
 8008cfe:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008d02:	9b02      	ldr	r3, [sp, #8]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 82f7 	beq.w	80092f8 <_svfprintf_r+0xf00>
 8008d0a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008d0e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8008d12:	2600      	movs	r6, #0
 8008d14:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008d18:	9704      	str	r7, [sp, #16]
 8008d1a:	e4e8      	b.n	80086ee <_svfprintf_r+0x2f6>
 8008d1c:	4606      	mov	r6, r0
 8008d1e:	e53f      	b.n	80087a0 <_svfprintf_r+0x3a8>
 8008d20:	2310      	movs	r3, #16
 8008d22:	6063      	str	r3, [r4, #4]
 8008d24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d26:	3310      	adds	r3, #16
 8008d28:	9321      	str	r3, [sp, #132]	; 0x84
 8008d2a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	2b07      	cmp	r3, #7
 8008d30:	9320      	str	r3, [sp, #128]	; 0x80
 8008d32:	dc04      	bgt.n	8008d3e <_svfprintf_r+0x946>
 8008d34:	3408      	adds	r4, #8
 8008d36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d38:	3b10      	subs	r3, #16
 8008d3a:	930c      	str	r3, [sp, #48]	; 0x30
 8008d3c:	e615      	b.n	800896a <_svfprintf_r+0x572>
 8008d3e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d40:	4651      	mov	r1, sl
 8008d42:	4658      	mov	r0, fp
 8008d44:	f001 fea2 	bl	800aa8c <__ssprint_r>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	f040 82b6 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008d4e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d50:	e7f1      	b.n	8008d36 <_svfprintf_r+0x93e>
 8008d52:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d54:	4651      	mov	r1, sl
 8008d56:	4658      	mov	r0, fp
 8008d58:	f001 fe98 	bl	800aa8c <__ssprint_r>
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	f040 82ac 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008d62:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d64:	e614      	b.n	8008990 <_svfprintf_r+0x598>
 8008d66:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d68:	4651      	mov	r1, sl
 8008d6a:	4658      	mov	r0, fp
 8008d6c:	f001 fe8e 	bl	800aa8c <__ssprint_r>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	f040 82a2 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008d76:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d78:	e61c      	b.n	80089b4 <_svfprintf_r+0x5bc>
 8008d7a:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d7c:	4651      	mov	r1, sl
 8008d7e:	4658      	mov	r0, fp
 8008d80:	f001 fe84 	bl	800aa8c <__ssprint_r>
 8008d84:	2800      	cmp	r0, #0
 8008d86:	f040 8298 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008d8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d8c:	e622      	b.n	80089d4 <_svfprintf_r+0x5dc>
 8008d8e:	2210      	movs	r2, #16
 8008d90:	6062      	str	r2, [r4, #4]
 8008d92:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d94:	3210      	adds	r2, #16
 8008d96:	9221      	str	r2, [sp, #132]	; 0x84
 8008d98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008d9a:	3201      	adds	r2, #1
 8008d9c:	2a07      	cmp	r2, #7
 8008d9e:	9220      	str	r2, [sp, #128]	; 0x80
 8008da0:	dc02      	bgt.n	8008da8 <_svfprintf_r+0x9b0>
 8008da2:	3408      	adds	r4, #8
 8008da4:	3b10      	subs	r3, #16
 8008da6:	e61d      	b.n	80089e4 <_svfprintf_r+0x5ec>
 8008da8:	aa1f      	add	r2, sp, #124	; 0x7c
 8008daa:	4651      	mov	r1, sl
 8008dac:	4658      	mov	r0, fp
 8008dae:	930c      	str	r3, [sp, #48]	; 0x30
 8008db0:	f001 fe6c 	bl	800aa8c <__ssprint_r>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	f040 8280 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008dba:	ac2c      	add	r4, sp, #176	; 0xb0
 8008dbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dbe:	e7f1      	b.n	8008da4 <_svfprintf_r+0x9ac>
 8008dc0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008dc2:	4651      	mov	r1, sl
 8008dc4:	4658      	mov	r0, fp
 8008dc6:	f001 fe61 	bl	800aa8c <__ssprint_r>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	f040 8275 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008dd0:	ac2c      	add	r4, sp, #176	; 0xb0
 8008dd2:	e617      	b.n	8008a04 <_svfprintf_r+0x60c>
 8008dd4:	2310      	movs	r3, #16
 8008dd6:	6063      	str	r3, [r4, #4]
 8008dd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dda:	3310      	adds	r3, #16
 8008ddc:	9321      	str	r3, [sp, #132]	; 0x84
 8008dde:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008de0:	3301      	adds	r3, #1
 8008de2:	2b07      	cmp	r3, #7
 8008de4:	9320      	str	r3, [sp, #128]	; 0x80
 8008de6:	dc02      	bgt.n	8008dee <_svfprintf_r+0x9f6>
 8008de8:	3408      	adds	r4, #8
 8008dea:	3e10      	subs	r6, #16
 8008dec:	e60e      	b.n	8008a0c <_svfprintf_r+0x614>
 8008dee:	aa1f      	add	r2, sp, #124	; 0x7c
 8008df0:	4651      	mov	r1, sl
 8008df2:	4658      	mov	r0, fp
 8008df4:	f001 fe4a 	bl	800aa8c <__ssprint_r>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	f040 825e 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008dfe:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e00:	e7f3      	b.n	8008dea <_svfprintf_r+0x9f2>
 8008e02:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e04:	4651      	mov	r1, sl
 8008e06:	4658      	mov	r0, fp
 8008e08:	f001 fe40 	bl	800aa8c <__ssprint_r>
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	f040 8254 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008e12:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e14:	e60a      	b.n	8008a2c <_svfprintf_r+0x634>
 8008e16:	9b02      	ldr	r3, [sp, #8]
 8008e18:	2b65      	cmp	r3, #101	; 0x65
 8008e1a:	f340 81a9 	ble.w	8009170 <_svfprintf_r+0xd78>
 8008e1e:	2200      	movs	r2, #0
 8008e20:	2300      	movs	r3, #0
 8008e22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e26:	f7f7 fe4b 	bl	8000ac0 <__aeabi_dcmpeq>
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d062      	beq.n	8008ef4 <_svfprintf_r+0xafc>
 8008e2e:	4b2f      	ldr	r3, [pc, #188]	; (8008eec <_svfprintf_r+0xaf4>)
 8008e30:	6023      	str	r3, [r4, #0]
 8008e32:	2301      	movs	r3, #1
 8008e34:	6063      	str	r3, [r4, #4]
 8008e36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e38:	3301      	adds	r3, #1
 8008e3a:	9321      	str	r3, [sp, #132]	; 0x84
 8008e3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e3e:	3301      	adds	r3, #1
 8008e40:	2b07      	cmp	r3, #7
 8008e42:	9320      	str	r3, [sp, #128]	; 0x80
 8008e44:	dc25      	bgt.n	8008e92 <_svfprintf_r+0xa9a>
 8008e46:	3408      	adds	r4, #8
 8008e48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008e4a:	9a03      	ldr	r2, [sp, #12]
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	db02      	blt.n	8008e56 <_svfprintf_r+0xa5e>
 8008e50:	07ee      	lsls	r6, r5, #31
 8008e52:	f57f ae02 	bpl.w	8008a5a <_svfprintf_r+0x662>
 8008e56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	9b08      	ldr	r3, [sp, #32]
 8008e5c:	6063      	str	r3, [r4, #4]
 8008e5e:	9a08      	ldr	r2, [sp, #32]
 8008e60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e62:	4413      	add	r3, r2
 8008e64:	9321      	str	r3, [sp, #132]	; 0x84
 8008e66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e68:	3301      	adds	r3, #1
 8008e6a:	2b07      	cmp	r3, #7
 8008e6c:	9320      	str	r3, [sp, #128]	; 0x80
 8008e6e:	dc1a      	bgt.n	8008ea6 <_svfprintf_r+0xaae>
 8008e70:	3408      	adds	r4, #8
 8008e72:	9b03      	ldr	r3, [sp, #12]
 8008e74:	1e5e      	subs	r6, r3, #1
 8008e76:	2e00      	cmp	r6, #0
 8008e78:	f77f adef 	ble.w	8008a5a <_svfprintf_r+0x662>
 8008e7c:	4f1c      	ldr	r7, [pc, #112]	; (8008ef0 <_svfprintf_r+0xaf8>)
 8008e7e:	f04f 0810 	mov.w	r8, #16
 8008e82:	2e10      	cmp	r6, #16
 8008e84:	6027      	str	r7, [r4, #0]
 8008e86:	dc18      	bgt.n	8008eba <_svfprintf_r+0xac2>
 8008e88:	6066      	str	r6, [r4, #4]
 8008e8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e8c:	441e      	add	r6, r3
 8008e8e:	9621      	str	r6, [sp, #132]	; 0x84
 8008e90:	e5d4      	b.n	8008a3c <_svfprintf_r+0x644>
 8008e92:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e94:	4651      	mov	r1, sl
 8008e96:	4658      	mov	r0, fp
 8008e98:	f001 fdf8 	bl	800aa8c <__ssprint_r>
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	f040 820c 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008ea2:	ac2c      	add	r4, sp, #176	; 0xb0
 8008ea4:	e7d0      	b.n	8008e48 <_svfprintf_r+0xa50>
 8008ea6:	aa1f      	add	r2, sp, #124	; 0x7c
 8008ea8:	4651      	mov	r1, sl
 8008eaa:	4658      	mov	r0, fp
 8008eac:	f001 fdee 	bl	800aa8c <__ssprint_r>
 8008eb0:	2800      	cmp	r0, #0
 8008eb2:	f040 8202 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008eb6:	ac2c      	add	r4, sp, #176	; 0xb0
 8008eb8:	e7db      	b.n	8008e72 <_svfprintf_r+0xa7a>
 8008eba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ebc:	f8c4 8004 	str.w	r8, [r4, #4]
 8008ec0:	3310      	adds	r3, #16
 8008ec2:	9321      	str	r3, [sp, #132]	; 0x84
 8008ec4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	2b07      	cmp	r3, #7
 8008eca:	9320      	str	r3, [sp, #128]	; 0x80
 8008ecc:	dc02      	bgt.n	8008ed4 <_svfprintf_r+0xadc>
 8008ece:	3408      	adds	r4, #8
 8008ed0:	3e10      	subs	r6, #16
 8008ed2:	e7d6      	b.n	8008e82 <_svfprintf_r+0xa8a>
 8008ed4:	aa1f      	add	r2, sp, #124	; 0x7c
 8008ed6:	4651      	mov	r1, sl
 8008ed8:	4658      	mov	r0, fp
 8008eda:	f001 fdd7 	bl	800aa8c <__ssprint_r>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	f040 81eb 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008ee4:	ac2c      	add	r4, sp, #176	; 0xb0
 8008ee6:	e7f3      	b.n	8008ed0 <_svfprintf_r+0xad8>
 8008ee8:	0800b589 	.word	0x0800b589
 8008eec:	0800b59a 	.word	0x0800b59a
 8008ef0:	0800b5ac 	.word	0x0800b5ac
 8008ef4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	dc7a      	bgt.n	8008ff0 <_svfprintf_r+0xbf8>
 8008efa:	4b9b      	ldr	r3, [pc, #620]	; (8009168 <_svfprintf_r+0xd70>)
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	2301      	movs	r3, #1
 8008f00:	6063      	str	r3, [r4, #4]
 8008f02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f04:	3301      	adds	r3, #1
 8008f06:	9321      	str	r3, [sp, #132]	; 0x84
 8008f08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	2b07      	cmp	r3, #7
 8008f0e:	9320      	str	r3, [sp, #128]	; 0x80
 8008f10:	dc44      	bgt.n	8008f9c <_svfprintf_r+0xba4>
 8008f12:	3408      	adds	r4, #8
 8008f14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008f16:	b923      	cbnz	r3, 8008f22 <_svfprintf_r+0xb2a>
 8008f18:	9b03      	ldr	r3, [sp, #12]
 8008f1a:	b913      	cbnz	r3, 8008f22 <_svfprintf_r+0xb2a>
 8008f1c:	07e8      	lsls	r0, r5, #31
 8008f1e:	f57f ad9c 	bpl.w	8008a5a <_svfprintf_r+0x662>
 8008f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f24:	6023      	str	r3, [r4, #0]
 8008f26:	9b08      	ldr	r3, [sp, #32]
 8008f28:	6063      	str	r3, [r4, #4]
 8008f2a:	9a08      	ldr	r2, [sp, #32]
 8008f2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f2e:	4413      	add	r3, r2
 8008f30:	9321      	str	r3, [sp, #132]	; 0x84
 8008f32:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f34:	3301      	adds	r3, #1
 8008f36:	2b07      	cmp	r3, #7
 8008f38:	9320      	str	r3, [sp, #128]	; 0x80
 8008f3a:	dc39      	bgt.n	8008fb0 <_svfprintf_r+0xbb8>
 8008f3c:	f104 0308 	add.w	r3, r4, #8
 8008f40:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008f42:	2e00      	cmp	r6, #0
 8008f44:	da19      	bge.n	8008f7a <_svfprintf_r+0xb82>
 8008f46:	4f89      	ldr	r7, [pc, #548]	; (800916c <_svfprintf_r+0xd74>)
 8008f48:	4276      	negs	r6, r6
 8008f4a:	2410      	movs	r4, #16
 8008f4c:	2e10      	cmp	r6, #16
 8008f4e:	601f      	str	r7, [r3, #0]
 8008f50:	dc38      	bgt.n	8008fc4 <_svfprintf_r+0xbcc>
 8008f52:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008f54:	605e      	str	r6, [r3, #4]
 8008f56:	4416      	add	r6, r2
 8008f58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008f5a:	9621      	str	r6, [sp, #132]	; 0x84
 8008f5c:	3201      	adds	r2, #1
 8008f5e:	2a07      	cmp	r2, #7
 8008f60:	f103 0308 	add.w	r3, r3, #8
 8008f64:	9220      	str	r2, [sp, #128]	; 0x80
 8008f66:	dd08      	ble.n	8008f7a <_svfprintf_r+0xb82>
 8008f68:	aa1f      	add	r2, sp, #124	; 0x7c
 8008f6a:	4651      	mov	r1, sl
 8008f6c:	4658      	mov	r0, fp
 8008f6e:	f001 fd8d 	bl	800aa8c <__ssprint_r>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	f040 81a1 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008f78:	ab2c      	add	r3, sp, #176	; 0xb0
 8008f7a:	9a03      	ldr	r2, [sp, #12]
 8008f7c:	605a      	str	r2, [r3, #4]
 8008f7e:	9903      	ldr	r1, [sp, #12]
 8008f80:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008f82:	f8c3 8000 	str.w	r8, [r3]
 8008f86:	440a      	add	r2, r1
 8008f88:	9221      	str	r2, [sp, #132]	; 0x84
 8008f8a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008f8c:	3201      	adds	r2, #1
 8008f8e:	2a07      	cmp	r2, #7
 8008f90:	9220      	str	r2, [sp, #128]	; 0x80
 8008f92:	f73f ad59 	bgt.w	8008a48 <_svfprintf_r+0x650>
 8008f96:	f103 0408 	add.w	r4, r3, #8
 8008f9a:	e55e      	b.n	8008a5a <_svfprintf_r+0x662>
 8008f9c:	aa1f      	add	r2, sp, #124	; 0x7c
 8008f9e:	4651      	mov	r1, sl
 8008fa0:	4658      	mov	r0, fp
 8008fa2:	f001 fd73 	bl	800aa8c <__ssprint_r>
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f040 8187 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008fac:	ac2c      	add	r4, sp, #176	; 0xb0
 8008fae:	e7b1      	b.n	8008f14 <_svfprintf_r+0xb1c>
 8008fb0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008fb2:	4651      	mov	r1, sl
 8008fb4:	4658      	mov	r0, fp
 8008fb6:	f001 fd69 	bl	800aa8c <__ssprint_r>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	f040 817d 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008fc0:	ab2c      	add	r3, sp, #176	; 0xb0
 8008fc2:	e7bd      	b.n	8008f40 <_svfprintf_r+0xb48>
 8008fc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008fc6:	605c      	str	r4, [r3, #4]
 8008fc8:	3210      	adds	r2, #16
 8008fca:	9221      	str	r2, [sp, #132]	; 0x84
 8008fcc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008fce:	3201      	adds	r2, #1
 8008fd0:	2a07      	cmp	r2, #7
 8008fd2:	9220      	str	r2, [sp, #128]	; 0x80
 8008fd4:	dc02      	bgt.n	8008fdc <_svfprintf_r+0xbe4>
 8008fd6:	3308      	adds	r3, #8
 8008fd8:	3e10      	subs	r6, #16
 8008fda:	e7b7      	b.n	8008f4c <_svfprintf_r+0xb54>
 8008fdc:	aa1f      	add	r2, sp, #124	; 0x7c
 8008fde:	4651      	mov	r1, sl
 8008fe0:	4658      	mov	r0, fp
 8008fe2:	f001 fd53 	bl	800aa8c <__ssprint_r>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	f040 8167 	bne.w	80092ba <_svfprintf_r+0xec2>
 8008fec:	ab2c      	add	r3, sp, #176	; 0xb0
 8008fee:	e7f3      	b.n	8008fd8 <_svfprintf_r+0xbe0>
 8008ff0:	9b03      	ldr	r3, [sp, #12]
 8008ff2:	42bb      	cmp	r3, r7
 8008ff4:	bfa8      	it	ge
 8008ff6:	463b      	movge	r3, r7
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	461e      	mov	r6, r3
 8008ffc:	dd0b      	ble.n	8009016 <_svfprintf_r+0xc1e>
 8008ffe:	6063      	str	r3, [r4, #4]
 8009000:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009002:	f8c4 8000 	str.w	r8, [r4]
 8009006:	4433      	add	r3, r6
 8009008:	9321      	str	r3, [sp, #132]	; 0x84
 800900a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800900c:	3301      	adds	r3, #1
 800900e:	2b07      	cmp	r3, #7
 8009010:	9320      	str	r3, [sp, #128]	; 0x80
 8009012:	dc5f      	bgt.n	80090d4 <_svfprintf_r+0xcdc>
 8009014:	3408      	adds	r4, #8
 8009016:	2e00      	cmp	r6, #0
 8009018:	bfac      	ite	ge
 800901a:	1bbe      	subge	r6, r7, r6
 800901c:	463e      	movlt	r6, r7
 800901e:	2e00      	cmp	r6, #0
 8009020:	dd0f      	ble.n	8009042 <_svfprintf_r+0xc4a>
 8009022:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800916c <_svfprintf_r+0xd74>
 8009026:	f8c4 9000 	str.w	r9, [r4]
 800902a:	2e10      	cmp	r6, #16
 800902c:	dc5c      	bgt.n	80090e8 <_svfprintf_r+0xcf0>
 800902e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009030:	6066      	str	r6, [r4, #4]
 8009032:	441e      	add	r6, r3
 8009034:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009036:	9621      	str	r6, [sp, #132]	; 0x84
 8009038:	3301      	adds	r3, #1
 800903a:	2b07      	cmp	r3, #7
 800903c:	9320      	str	r3, [sp, #128]	; 0x80
 800903e:	dc6a      	bgt.n	8009116 <_svfprintf_r+0xd1e>
 8009040:	3408      	adds	r4, #8
 8009042:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009044:	9a03      	ldr	r2, [sp, #12]
 8009046:	4293      	cmp	r3, r2
 8009048:	db01      	blt.n	800904e <_svfprintf_r+0xc56>
 800904a:	07e9      	lsls	r1, r5, #31
 800904c:	d50d      	bpl.n	800906a <_svfprintf_r+0xc72>
 800904e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	9b08      	ldr	r3, [sp, #32]
 8009054:	6063      	str	r3, [r4, #4]
 8009056:	9a08      	ldr	r2, [sp, #32]
 8009058:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800905a:	4413      	add	r3, r2
 800905c:	9321      	str	r3, [sp, #132]	; 0x84
 800905e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009060:	3301      	adds	r3, #1
 8009062:	2b07      	cmp	r3, #7
 8009064:	9320      	str	r3, [sp, #128]	; 0x80
 8009066:	dc60      	bgt.n	800912a <_svfprintf_r+0xd32>
 8009068:	3408      	adds	r4, #8
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	9a03      	ldr	r2, [sp, #12]
 800906e:	1bde      	subs	r6, r3, r7
 8009070:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	429e      	cmp	r6, r3
 8009076:	bfa8      	it	ge
 8009078:	461e      	movge	r6, r3
 800907a:	2e00      	cmp	r6, #0
 800907c:	dd0b      	ble.n	8009096 <_svfprintf_r+0xc9e>
 800907e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009080:	6066      	str	r6, [r4, #4]
 8009082:	4433      	add	r3, r6
 8009084:	9321      	str	r3, [sp, #132]	; 0x84
 8009086:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009088:	3301      	adds	r3, #1
 800908a:	4447      	add	r7, r8
 800908c:	2b07      	cmp	r3, #7
 800908e:	6027      	str	r7, [r4, #0]
 8009090:	9320      	str	r3, [sp, #128]	; 0x80
 8009092:	dc54      	bgt.n	800913e <_svfprintf_r+0xd46>
 8009094:	3408      	adds	r4, #8
 8009096:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009098:	9a03      	ldr	r2, [sp, #12]
 800909a:	2e00      	cmp	r6, #0
 800909c:	eba2 0303 	sub.w	r3, r2, r3
 80090a0:	bfac      	ite	ge
 80090a2:	1b9e      	subge	r6, r3, r6
 80090a4:	461e      	movlt	r6, r3
 80090a6:	2e00      	cmp	r6, #0
 80090a8:	f77f acd7 	ble.w	8008a5a <_svfprintf_r+0x662>
 80090ac:	4f2f      	ldr	r7, [pc, #188]	; (800916c <_svfprintf_r+0xd74>)
 80090ae:	f04f 0810 	mov.w	r8, #16
 80090b2:	2e10      	cmp	r6, #16
 80090b4:	6027      	str	r7, [r4, #0]
 80090b6:	f77f aee7 	ble.w	8008e88 <_svfprintf_r+0xa90>
 80090ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090bc:	f8c4 8004 	str.w	r8, [r4, #4]
 80090c0:	3310      	adds	r3, #16
 80090c2:	9321      	str	r3, [sp, #132]	; 0x84
 80090c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80090c6:	3301      	adds	r3, #1
 80090c8:	2b07      	cmp	r3, #7
 80090ca:	9320      	str	r3, [sp, #128]	; 0x80
 80090cc:	dc41      	bgt.n	8009152 <_svfprintf_r+0xd5a>
 80090ce:	3408      	adds	r4, #8
 80090d0:	3e10      	subs	r6, #16
 80090d2:	e7ee      	b.n	80090b2 <_svfprintf_r+0xcba>
 80090d4:	aa1f      	add	r2, sp, #124	; 0x7c
 80090d6:	4651      	mov	r1, sl
 80090d8:	4658      	mov	r0, fp
 80090da:	f001 fcd7 	bl	800aa8c <__ssprint_r>
 80090de:	2800      	cmp	r0, #0
 80090e0:	f040 80eb 	bne.w	80092ba <_svfprintf_r+0xec2>
 80090e4:	ac2c      	add	r4, sp, #176	; 0xb0
 80090e6:	e796      	b.n	8009016 <_svfprintf_r+0xc1e>
 80090e8:	2310      	movs	r3, #16
 80090ea:	6063      	str	r3, [r4, #4]
 80090ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090ee:	3310      	adds	r3, #16
 80090f0:	9321      	str	r3, [sp, #132]	; 0x84
 80090f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80090f4:	3301      	adds	r3, #1
 80090f6:	2b07      	cmp	r3, #7
 80090f8:	9320      	str	r3, [sp, #128]	; 0x80
 80090fa:	dc02      	bgt.n	8009102 <_svfprintf_r+0xd0a>
 80090fc:	3408      	adds	r4, #8
 80090fe:	3e10      	subs	r6, #16
 8009100:	e791      	b.n	8009026 <_svfprintf_r+0xc2e>
 8009102:	aa1f      	add	r2, sp, #124	; 0x7c
 8009104:	4651      	mov	r1, sl
 8009106:	4658      	mov	r0, fp
 8009108:	f001 fcc0 	bl	800aa8c <__ssprint_r>
 800910c:	2800      	cmp	r0, #0
 800910e:	f040 80d4 	bne.w	80092ba <_svfprintf_r+0xec2>
 8009112:	ac2c      	add	r4, sp, #176	; 0xb0
 8009114:	e7f3      	b.n	80090fe <_svfprintf_r+0xd06>
 8009116:	aa1f      	add	r2, sp, #124	; 0x7c
 8009118:	4651      	mov	r1, sl
 800911a:	4658      	mov	r0, fp
 800911c:	f001 fcb6 	bl	800aa8c <__ssprint_r>
 8009120:	2800      	cmp	r0, #0
 8009122:	f040 80ca 	bne.w	80092ba <_svfprintf_r+0xec2>
 8009126:	ac2c      	add	r4, sp, #176	; 0xb0
 8009128:	e78b      	b.n	8009042 <_svfprintf_r+0xc4a>
 800912a:	aa1f      	add	r2, sp, #124	; 0x7c
 800912c:	4651      	mov	r1, sl
 800912e:	4658      	mov	r0, fp
 8009130:	f001 fcac 	bl	800aa8c <__ssprint_r>
 8009134:	2800      	cmp	r0, #0
 8009136:	f040 80c0 	bne.w	80092ba <_svfprintf_r+0xec2>
 800913a:	ac2c      	add	r4, sp, #176	; 0xb0
 800913c:	e795      	b.n	800906a <_svfprintf_r+0xc72>
 800913e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009140:	4651      	mov	r1, sl
 8009142:	4658      	mov	r0, fp
 8009144:	f001 fca2 	bl	800aa8c <__ssprint_r>
 8009148:	2800      	cmp	r0, #0
 800914a:	f040 80b6 	bne.w	80092ba <_svfprintf_r+0xec2>
 800914e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009150:	e7a1      	b.n	8009096 <_svfprintf_r+0xc9e>
 8009152:	aa1f      	add	r2, sp, #124	; 0x7c
 8009154:	4651      	mov	r1, sl
 8009156:	4658      	mov	r0, fp
 8009158:	f001 fc98 	bl	800aa8c <__ssprint_r>
 800915c:	2800      	cmp	r0, #0
 800915e:	f040 80ac 	bne.w	80092ba <_svfprintf_r+0xec2>
 8009162:	ac2c      	add	r4, sp, #176	; 0xb0
 8009164:	e7b4      	b.n	80090d0 <_svfprintf_r+0xcd8>
 8009166:	bf00      	nop
 8009168:	0800b59a 	.word	0x0800b59a
 800916c:	0800b5ac 	.word	0x0800b5ac
 8009170:	9b03      	ldr	r3, [sp, #12]
 8009172:	2b01      	cmp	r3, #1
 8009174:	dc01      	bgt.n	800917a <_svfprintf_r+0xd82>
 8009176:	07ea      	lsls	r2, r5, #31
 8009178:	d576      	bpl.n	8009268 <_svfprintf_r+0xe70>
 800917a:	2301      	movs	r3, #1
 800917c:	6063      	str	r3, [r4, #4]
 800917e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009180:	f8c4 8000 	str.w	r8, [r4]
 8009184:	3301      	adds	r3, #1
 8009186:	9321      	str	r3, [sp, #132]	; 0x84
 8009188:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800918a:	3301      	adds	r3, #1
 800918c:	2b07      	cmp	r3, #7
 800918e:	9320      	str	r3, [sp, #128]	; 0x80
 8009190:	dc36      	bgt.n	8009200 <_svfprintf_r+0xe08>
 8009192:	3408      	adds	r4, #8
 8009194:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009196:	6023      	str	r3, [r4, #0]
 8009198:	9b08      	ldr	r3, [sp, #32]
 800919a:	6063      	str	r3, [r4, #4]
 800919c:	9a08      	ldr	r2, [sp, #32]
 800919e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091a0:	4413      	add	r3, r2
 80091a2:	9321      	str	r3, [sp, #132]	; 0x84
 80091a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80091a6:	3301      	adds	r3, #1
 80091a8:	2b07      	cmp	r3, #7
 80091aa:	9320      	str	r3, [sp, #128]	; 0x80
 80091ac:	dc31      	bgt.n	8009212 <_svfprintf_r+0xe1a>
 80091ae:	3408      	adds	r4, #8
 80091b0:	2300      	movs	r3, #0
 80091b2:	2200      	movs	r2, #0
 80091b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091b8:	f7f7 fc82 	bl	8000ac0 <__aeabi_dcmpeq>
 80091bc:	9b03      	ldr	r3, [sp, #12]
 80091be:	1e5e      	subs	r6, r3, #1
 80091c0:	2800      	cmp	r0, #0
 80091c2:	d12f      	bne.n	8009224 <_svfprintf_r+0xe2c>
 80091c4:	f108 0301 	add.w	r3, r8, #1
 80091c8:	e884 0048 	stmia.w	r4, {r3, r6}
 80091cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091ce:	9a03      	ldr	r2, [sp, #12]
 80091d0:	3b01      	subs	r3, #1
 80091d2:	4413      	add	r3, r2
 80091d4:	9321      	str	r3, [sp, #132]	; 0x84
 80091d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80091d8:	3301      	adds	r3, #1
 80091da:	2b07      	cmp	r3, #7
 80091dc:	9320      	str	r3, [sp, #128]	; 0x80
 80091de:	dd4a      	ble.n	8009276 <_svfprintf_r+0xe7e>
 80091e0:	aa1f      	add	r2, sp, #124	; 0x7c
 80091e2:	4651      	mov	r1, sl
 80091e4:	4658      	mov	r0, fp
 80091e6:	f001 fc51 	bl	800aa8c <__ssprint_r>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	d165      	bne.n	80092ba <_svfprintf_r+0xec2>
 80091ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80091f0:	ab1b      	add	r3, sp, #108	; 0x6c
 80091f2:	6023      	str	r3, [r4, #0]
 80091f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091f6:	6063      	str	r3, [r4, #4]
 80091f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091fc:	4413      	add	r3, r2
 80091fe:	e41c      	b.n	8008a3a <_svfprintf_r+0x642>
 8009200:	aa1f      	add	r2, sp, #124	; 0x7c
 8009202:	4651      	mov	r1, sl
 8009204:	4658      	mov	r0, fp
 8009206:	f001 fc41 	bl	800aa8c <__ssprint_r>
 800920a:	2800      	cmp	r0, #0
 800920c:	d155      	bne.n	80092ba <_svfprintf_r+0xec2>
 800920e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009210:	e7c0      	b.n	8009194 <_svfprintf_r+0xd9c>
 8009212:	aa1f      	add	r2, sp, #124	; 0x7c
 8009214:	4651      	mov	r1, sl
 8009216:	4658      	mov	r0, fp
 8009218:	f001 fc38 	bl	800aa8c <__ssprint_r>
 800921c:	2800      	cmp	r0, #0
 800921e:	d14c      	bne.n	80092ba <_svfprintf_r+0xec2>
 8009220:	ac2c      	add	r4, sp, #176	; 0xb0
 8009222:	e7c5      	b.n	80091b0 <_svfprintf_r+0xdb8>
 8009224:	2e00      	cmp	r6, #0
 8009226:	dde3      	ble.n	80091f0 <_svfprintf_r+0xdf8>
 8009228:	4f59      	ldr	r7, [pc, #356]	; (8009390 <_svfprintf_r+0xf98>)
 800922a:	f04f 0810 	mov.w	r8, #16
 800922e:	2e10      	cmp	r6, #16
 8009230:	6027      	str	r7, [r4, #0]
 8009232:	dc04      	bgt.n	800923e <_svfprintf_r+0xe46>
 8009234:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009236:	6066      	str	r6, [r4, #4]
 8009238:	441e      	add	r6, r3
 800923a:	9621      	str	r6, [sp, #132]	; 0x84
 800923c:	e7cb      	b.n	80091d6 <_svfprintf_r+0xdde>
 800923e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009240:	f8c4 8004 	str.w	r8, [r4, #4]
 8009244:	3310      	adds	r3, #16
 8009246:	9321      	str	r3, [sp, #132]	; 0x84
 8009248:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800924a:	3301      	adds	r3, #1
 800924c:	2b07      	cmp	r3, #7
 800924e:	9320      	str	r3, [sp, #128]	; 0x80
 8009250:	dc02      	bgt.n	8009258 <_svfprintf_r+0xe60>
 8009252:	3408      	adds	r4, #8
 8009254:	3e10      	subs	r6, #16
 8009256:	e7ea      	b.n	800922e <_svfprintf_r+0xe36>
 8009258:	aa1f      	add	r2, sp, #124	; 0x7c
 800925a:	4651      	mov	r1, sl
 800925c:	4658      	mov	r0, fp
 800925e:	f001 fc15 	bl	800aa8c <__ssprint_r>
 8009262:	bb50      	cbnz	r0, 80092ba <_svfprintf_r+0xec2>
 8009264:	ac2c      	add	r4, sp, #176	; 0xb0
 8009266:	e7f5      	b.n	8009254 <_svfprintf_r+0xe5c>
 8009268:	2301      	movs	r3, #1
 800926a:	6063      	str	r3, [r4, #4]
 800926c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800926e:	f8c4 8000 	str.w	r8, [r4]
 8009272:	3301      	adds	r3, #1
 8009274:	e7ae      	b.n	80091d4 <_svfprintf_r+0xddc>
 8009276:	3408      	adds	r4, #8
 8009278:	e7ba      	b.n	80091f0 <_svfprintf_r+0xdf8>
 800927a:	3408      	adds	r4, #8
 800927c:	f7ff bbed 	b.w	8008a5a <_svfprintf_r+0x662>
 8009280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009282:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009284:	1a9d      	subs	r5, r3, r2
 8009286:	2d00      	cmp	r5, #0
 8009288:	f77f abea 	ble.w	8008a60 <_svfprintf_r+0x668>
 800928c:	2610      	movs	r6, #16
 800928e:	4b41      	ldr	r3, [pc, #260]	; (8009394 <_svfprintf_r+0xf9c>)
 8009290:	6023      	str	r3, [r4, #0]
 8009292:	2d10      	cmp	r5, #16
 8009294:	dc1b      	bgt.n	80092ce <_svfprintf_r+0xed6>
 8009296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009298:	6065      	str	r5, [r4, #4]
 800929a:	441d      	add	r5, r3
 800929c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800929e:	9521      	str	r5, [sp, #132]	; 0x84
 80092a0:	3301      	adds	r3, #1
 80092a2:	2b07      	cmp	r3, #7
 80092a4:	9320      	str	r3, [sp, #128]	; 0x80
 80092a6:	f77f abdb 	ble.w	8008a60 <_svfprintf_r+0x668>
 80092aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80092ac:	4651      	mov	r1, sl
 80092ae:	4658      	mov	r0, fp
 80092b0:	f001 fbec 	bl	800aa8c <__ssprint_r>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	f43f abd3 	beq.w	8008a60 <_svfprintf_r+0x668>
 80092ba:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80092be:	f013 0f40 	tst.w	r3, #64	; 0x40
 80092c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092c4:	bf18      	it	ne
 80092c6:	f04f 33ff 	movne.w	r3, #4294967295
 80092ca:	f7ff b8b9 	b.w	8008440 <_svfprintf_r+0x48>
 80092ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092d0:	6066      	str	r6, [r4, #4]
 80092d2:	3310      	adds	r3, #16
 80092d4:	9321      	str	r3, [sp, #132]	; 0x84
 80092d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092d8:	3301      	adds	r3, #1
 80092da:	2b07      	cmp	r3, #7
 80092dc:	9320      	str	r3, [sp, #128]	; 0x80
 80092de:	dc02      	bgt.n	80092e6 <_svfprintf_r+0xeee>
 80092e0:	3408      	adds	r4, #8
 80092e2:	3d10      	subs	r5, #16
 80092e4:	e7d3      	b.n	800928e <_svfprintf_r+0xe96>
 80092e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80092e8:	4651      	mov	r1, sl
 80092ea:	4658      	mov	r0, fp
 80092ec:	f001 fbce 	bl	800aa8c <__ssprint_r>
 80092f0:	2800      	cmp	r0, #0
 80092f2:	d1e2      	bne.n	80092ba <_svfprintf_r+0xec2>
 80092f4:	ac2c      	add	r4, sp, #176	; 0xb0
 80092f6:	e7f4      	b.n	80092e2 <_svfprintf_r+0xeea>
 80092f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d0dd      	beq.n	80092ba <_svfprintf_r+0xec2>
 80092fe:	aa1f      	add	r2, sp, #124	; 0x7c
 8009300:	4651      	mov	r1, sl
 8009302:	4658      	mov	r0, fp
 8009304:	f001 fbc2 	bl	800aa8c <__ssprint_r>
 8009308:	e7d7      	b.n	80092ba <_svfprintf_r+0xec2>
 800930a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800930e:	4610      	mov	r0, r2
 8009310:	4619      	mov	r1, r3
 8009312:	f7f7 fc07 	bl	8000b24 <__aeabi_dcmpun>
 8009316:	2800      	cmp	r0, #0
 8009318:	f43f aa44 	beq.w	80087a4 <_svfprintf_r+0x3ac>
 800931c:	4b1e      	ldr	r3, [pc, #120]	; (8009398 <_svfprintf_r+0xfa0>)
 800931e:	4a1f      	ldr	r2, [pc, #124]	; (800939c <_svfprintf_r+0xfa4>)
 8009320:	f7ff ba34 	b.w	800878c <_svfprintf_r+0x394>
 8009324:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009326:	eba3 0308 	sub.w	r3, r3, r8
 800932a:	9303      	str	r3, [sp, #12]
 800932c:	f7ff bab5 	b.w	800889a <_svfprintf_r+0x4a2>
 8009330:	ea56 0207 	orrs.w	r2, r6, r7
 8009334:	950b      	str	r5, [sp, #44]	; 0x2c
 8009336:	f43f ac2b 	beq.w	8008b90 <_svfprintf_r+0x798>
 800933a:	2b01      	cmp	r3, #1
 800933c:	f43f ac9d 	beq.w	8008c7a <_svfprintf_r+0x882>
 8009340:	2b02      	cmp	r3, #2
 8009342:	f43f acbd 	beq.w	8008cc0 <_svfprintf_r+0x8c8>
 8009346:	ab2c      	add	r3, sp, #176	; 0xb0
 8009348:	08f1      	lsrs	r1, r6, #3
 800934a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800934e:	08f8      	lsrs	r0, r7, #3
 8009350:	f006 0207 	and.w	r2, r6, #7
 8009354:	4607      	mov	r7, r0
 8009356:	460e      	mov	r6, r1
 8009358:	3230      	adds	r2, #48	; 0x30
 800935a:	ea56 0107 	orrs.w	r1, r6, r7
 800935e:	f103 38ff 	add.w	r8, r3, #4294967295
 8009362:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009366:	f47f ac86 	bne.w	8008c76 <_svfprintf_r+0x87e>
 800936a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800936c:	07c9      	lsls	r1, r1, #31
 800936e:	d506      	bpl.n	800937e <_svfprintf_r+0xf86>
 8009370:	2a30      	cmp	r2, #48	; 0x30
 8009372:	d004      	beq.n	800937e <_svfprintf_r+0xf86>
 8009374:	2230      	movs	r2, #48	; 0x30
 8009376:	f808 2c01 	strb.w	r2, [r8, #-1]
 800937a:	f1a3 0802 	sub.w	r8, r3, #2
 800937e:	464e      	mov	r6, r9
 8009380:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8009384:	eba9 0908 	sub.w	r9, r9, r8
 8009388:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800938a:	2700      	movs	r7, #0
 800938c:	f7ff bad1 	b.w	8008932 <_svfprintf_r+0x53a>
 8009390:	0800b5ac 	.word	0x0800b5ac
 8009394:	0800b59c 	.word	0x0800b59c
 8009398:	0800b570 	.word	0x0800b570
 800939c:	0800b574 	.word	0x0800b574

080093a0 <quorem>:
 80093a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a4:	6903      	ldr	r3, [r0, #16]
 80093a6:	690c      	ldr	r4, [r1, #16]
 80093a8:	429c      	cmp	r4, r3
 80093aa:	4680      	mov	r8, r0
 80093ac:	f300 8082 	bgt.w	80094b4 <quorem+0x114>
 80093b0:	3c01      	subs	r4, #1
 80093b2:	f101 0714 	add.w	r7, r1, #20
 80093b6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80093ba:	f100 0614 	add.w	r6, r0, #20
 80093be:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80093c2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80093c6:	eb06 030e 	add.w	r3, r6, lr
 80093ca:	3501      	adds	r5, #1
 80093cc:	eb07 090e 	add.w	r9, r7, lr
 80093d0:	9301      	str	r3, [sp, #4]
 80093d2:	fbb0 f5f5 	udiv	r5, r0, r5
 80093d6:	b395      	cbz	r5, 800943e <quorem+0x9e>
 80093d8:	f04f 0a00 	mov.w	sl, #0
 80093dc:	4638      	mov	r0, r7
 80093de:	46b4      	mov	ip, r6
 80093e0:	46d3      	mov	fp, sl
 80093e2:	f850 2b04 	ldr.w	r2, [r0], #4
 80093e6:	b293      	uxth	r3, r2
 80093e8:	fb05 a303 	mla	r3, r5, r3, sl
 80093ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	ebab 0303 	sub.w	r3, fp, r3
 80093f6:	0c12      	lsrs	r2, r2, #16
 80093f8:	f8bc b000 	ldrh.w	fp, [ip]
 80093fc:	fb05 a202 	mla	r2, r5, r2, sl
 8009400:	fa13 f38b 	uxtah	r3, r3, fp
 8009404:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009408:	fa1f fb82 	uxth.w	fp, r2
 800940c:	f8dc 2000 	ldr.w	r2, [ip]
 8009410:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009414:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009418:	b29b      	uxth	r3, r3
 800941a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800941e:	4581      	cmp	r9, r0
 8009420:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009424:	f84c 3b04 	str.w	r3, [ip], #4
 8009428:	d2db      	bcs.n	80093e2 <quorem+0x42>
 800942a:	f856 300e 	ldr.w	r3, [r6, lr]
 800942e:	b933      	cbnz	r3, 800943e <quorem+0x9e>
 8009430:	9b01      	ldr	r3, [sp, #4]
 8009432:	3b04      	subs	r3, #4
 8009434:	429e      	cmp	r6, r3
 8009436:	461a      	mov	r2, r3
 8009438:	d330      	bcc.n	800949c <quorem+0xfc>
 800943a:	f8c8 4010 	str.w	r4, [r8, #16]
 800943e:	4640      	mov	r0, r8
 8009440:	f001 fa4d 	bl	800a8de <__mcmp>
 8009444:	2800      	cmp	r0, #0
 8009446:	db25      	blt.n	8009494 <quorem+0xf4>
 8009448:	3501      	adds	r5, #1
 800944a:	4630      	mov	r0, r6
 800944c:	f04f 0e00 	mov.w	lr, #0
 8009450:	f857 2b04 	ldr.w	r2, [r7], #4
 8009454:	f8d0 c000 	ldr.w	ip, [r0]
 8009458:	b293      	uxth	r3, r2
 800945a:	ebae 0303 	sub.w	r3, lr, r3
 800945e:	0c12      	lsrs	r2, r2, #16
 8009460:	fa13 f38c 	uxtah	r3, r3, ip
 8009464:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009468:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800946c:	b29b      	uxth	r3, r3
 800946e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009472:	45b9      	cmp	r9, r7
 8009474:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009478:	f840 3b04 	str.w	r3, [r0], #4
 800947c:	d2e8      	bcs.n	8009450 <quorem+0xb0>
 800947e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009482:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009486:	b92a      	cbnz	r2, 8009494 <quorem+0xf4>
 8009488:	3b04      	subs	r3, #4
 800948a:	429e      	cmp	r6, r3
 800948c:	461a      	mov	r2, r3
 800948e:	d30b      	bcc.n	80094a8 <quorem+0x108>
 8009490:	f8c8 4010 	str.w	r4, [r8, #16]
 8009494:	4628      	mov	r0, r5
 8009496:	b003      	add	sp, #12
 8009498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949c:	6812      	ldr	r2, [r2, #0]
 800949e:	3b04      	subs	r3, #4
 80094a0:	2a00      	cmp	r2, #0
 80094a2:	d1ca      	bne.n	800943a <quorem+0x9a>
 80094a4:	3c01      	subs	r4, #1
 80094a6:	e7c5      	b.n	8009434 <quorem+0x94>
 80094a8:	6812      	ldr	r2, [r2, #0]
 80094aa:	3b04      	subs	r3, #4
 80094ac:	2a00      	cmp	r2, #0
 80094ae:	d1ef      	bne.n	8009490 <quorem+0xf0>
 80094b0:	3c01      	subs	r4, #1
 80094b2:	e7ea      	b.n	800948a <quorem+0xea>
 80094b4:	2000      	movs	r0, #0
 80094b6:	e7ee      	b.n	8009496 <quorem+0xf6>

080094b8 <_dtoa_r>:
 80094b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	ec57 6b10 	vmov	r6, r7, d0
 80094c0:	b097      	sub	sp, #92	; 0x5c
 80094c2:	e9cd 6700 	strd	r6, r7, [sp]
 80094c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094c8:	9107      	str	r1, [sp, #28]
 80094ca:	4604      	mov	r4, r0
 80094cc:	920a      	str	r2, [sp, #40]	; 0x28
 80094ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80094d0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80094d2:	b93e      	cbnz	r6, 80094e4 <_dtoa_r+0x2c>
 80094d4:	2010      	movs	r0, #16
 80094d6:	f000 fdcb 	bl	800a070 <malloc>
 80094da:	6260      	str	r0, [r4, #36]	; 0x24
 80094dc:	6046      	str	r6, [r0, #4]
 80094de:	6086      	str	r6, [r0, #8]
 80094e0:	6006      	str	r6, [r0, #0]
 80094e2:	60c6      	str	r6, [r0, #12]
 80094e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094e6:	6819      	ldr	r1, [r3, #0]
 80094e8:	b151      	cbz	r1, 8009500 <_dtoa_r+0x48>
 80094ea:	685a      	ldr	r2, [r3, #4]
 80094ec:	604a      	str	r2, [r1, #4]
 80094ee:	2301      	movs	r3, #1
 80094f0:	4093      	lsls	r3, r2
 80094f2:	608b      	str	r3, [r1, #8]
 80094f4:	4620      	mov	r0, r4
 80094f6:	f001 f81d 	bl	800a534 <_Bfree>
 80094fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094fc:	2200      	movs	r2, #0
 80094fe:	601a      	str	r2, [r3, #0]
 8009500:	9b01      	ldr	r3, [sp, #4]
 8009502:	2b00      	cmp	r3, #0
 8009504:	bfbf      	itttt	lt
 8009506:	2301      	movlt	r3, #1
 8009508:	602b      	strlt	r3, [r5, #0]
 800950a:	9b01      	ldrlt	r3, [sp, #4]
 800950c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009510:	bfb2      	itee	lt
 8009512:	9301      	strlt	r3, [sp, #4]
 8009514:	2300      	movge	r3, #0
 8009516:	602b      	strge	r3, [r5, #0]
 8009518:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800951c:	4ba8      	ldr	r3, [pc, #672]	; (80097c0 <_dtoa_r+0x308>)
 800951e:	ea33 0308 	bics.w	r3, r3, r8
 8009522:	d11b      	bne.n	800955c <_dtoa_r+0xa4>
 8009524:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009526:	f242 730f 	movw	r3, #9999	; 0x270f
 800952a:	6013      	str	r3, [r2, #0]
 800952c:	9b00      	ldr	r3, [sp, #0]
 800952e:	b923      	cbnz	r3, 800953a <_dtoa_r+0x82>
 8009530:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009534:	2800      	cmp	r0, #0
 8009536:	f000 8578 	beq.w	800a02a <_dtoa_r+0xb72>
 800953a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800953c:	b953      	cbnz	r3, 8009554 <_dtoa_r+0x9c>
 800953e:	4ba1      	ldr	r3, [pc, #644]	; (80097c4 <_dtoa_r+0x30c>)
 8009540:	e021      	b.n	8009586 <_dtoa_r+0xce>
 8009542:	4ba1      	ldr	r3, [pc, #644]	; (80097c8 <_dtoa_r+0x310>)
 8009544:	9302      	str	r3, [sp, #8]
 8009546:	3308      	adds	r3, #8
 8009548:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	9802      	ldr	r0, [sp, #8]
 800954e:	b017      	add	sp, #92	; 0x5c
 8009550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009554:	4b9b      	ldr	r3, [pc, #620]	; (80097c4 <_dtoa_r+0x30c>)
 8009556:	9302      	str	r3, [sp, #8]
 8009558:	3303      	adds	r3, #3
 800955a:	e7f5      	b.n	8009548 <_dtoa_r+0x90>
 800955c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009560:	2200      	movs	r2, #0
 8009562:	2300      	movs	r3, #0
 8009564:	4630      	mov	r0, r6
 8009566:	4639      	mov	r1, r7
 8009568:	f7f7 faaa 	bl	8000ac0 <__aeabi_dcmpeq>
 800956c:	4681      	mov	r9, r0
 800956e:	b160      	cbz	r0, 800958a <_dtoa_r+0xd2>
 8009570:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009572:	2301      	movs	r3, #1
 8009574:	6013      	str	r3, [r2, #0]
 8009576:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009578:	2b00      	cmp	r3, #0
 800957a:	f000 8553 	beq.w	800a024 <_dtoa_r+0xb6c>
 800957e:	4b93      	ldr	r3, [pc, #588]	; (80097cc <_dtoa_r+0x314>)
 8009580:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009582:	6013      	str	r3, [r2, #0]
 8009584:	3b01      	subs	r3, #1
 8009586:	9302      	str	r3, [sp, #8]
 8009588:	e7e0      	b.n	800954c <_dtoa_r+0x94>
 800958a:	aa14      	add	r2, sp, #80	; 0x50
 800958c:	a915      	add	r1, sp, #84	; 0x54
 800958e:	ec47 6b10 	vmov	d0, r6, r7
 8009592:	4620      	mov	r0, r4
 8009594:	f001 fa1b 	bl	800a9ce <__d2b>
 8009598:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800959c:	4682      	mov	sl, r0
 800959e:	2d00      	cmp	r5, #0
 80095a0:	d07e      	beq.n	80096a0 <_dtoa_r+0x1e8>
 80095a2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80095a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80095aa:	4630      	mov	r0, r6
 80095ac:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80095b0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80095b4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80095b8:	2200      	movs	r2, #0
 80095ba:	4b85      	ldr	r3, [pc, #532]	; (80097d0 <_dtoa_r+0x318>)
 80095bc:	f7f6 fe64 	bl	8000288 <__aeabi_dsub>
 80095c0:	a379      	add	r3, pc, #484	; (adr r3, 80097a8 <_dtoa_r+0x2f0>)
 80095c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c6:	f7f7 f813 	bl	80005f0 <__aeabi_dmul>
 80095ca:	a379      	add	r3, pc, #484	; (adr r3, 80097b0 <_dtoa_r+0x2f8>)
 80095cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d0:	f7f6 fe5c 	bl	800028c <__adddf3>
 80095d4:	4606      	mov	r6, r0
 80095d6:	4628      	mov	r0, r5
 80095d8:	460f      	mov	r7, r1
 80095da:	f7f6 ffa3 	bl	8000524 <__aeabi_i2d>
 80095de:	a376      	add	r3, pc, #472	; (adr r3, 80097b8 <_dtoa_r+0x300>)
 80095e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e4:	f7f7 f804 	bl	80005f0 <__aeabi_dmul>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	4630      	mov	r0, r6
 80095ee:	4639      	mov	r1, r7
 80095f0:	f7f6 fe4c 	bl	800028c <__adddf3>
 80095f4:	4606      	mov	r6, r0
 80095f6:	460f      	mov	r7, r1
 80095f8:	f7f7 faaa 	bl	8000b50 <__aeabi_d2iz>
 80095fc:	2200      	movs	r2, #0
 80095fe:	4683      	mov	fp, r0
 8009600:	2300      	movs	r3, #0
 8009602:	4630      	mov	r0, r6
 8009604:	4639      	mov	r1, r7
 8009606:	f7f7 fa65 	bl	8000ad4 <__aeabi_dcmplt>
 800960a:	b158      	cbz	r0, 8009624 <_dtoa_r+0x16c>
 800960c:	4658      	mov	r0, fp
 800960e:	f7f6 ff89 	bl	8000524 <__aeabi_i2d>
 8009612:	4602      	mov	r2, r0
 8009614:	460b      	mov	r3, r1
 8009616:	4630      	mov	r0, r6
 8009618:	4639      	mov	r1, r7
 800961a:	f7f7 fa51 	bl	8000ac0 <__aeabi_dcmpeq>
 800961e:	b908      	cbnz	r0, 8009624 <_dtoa_r+0x16c>
 8009620:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009624:	f1bb 0f16 	cmp.w	fp, #22
 8009628:	d859      	bhi.n	80096de <_dtoa_r+0x226>
 800962a:	496a      	ldr	r1, [pc, #424]	; (80097d4 <_dtoa_r+0x31c>)
 800962c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009630:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009638:	f7f7 fa6a 	bl	8000b10 <__aeabi_dcmpgt>
 800963c:	2800      	cmp	r0, #0
 800963e:	d050      	beq.n	80096e2 <_dtoa_r+0x22a>
 8009640:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009644:	2300      	movs	r3, #0
 8009646:	930e      	str	r3, [sp, #56]	; 0x38
 8009648:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800964a:	1b5d      	subs	r5, r3, r5
 800964c:	1e6b      	subs	r3, r5, #1
 800964e:	9306      	str	r3, [sp, #24]
 8009650:	bf45      	ittet	mi
 8009652:	f1c5 0301 	rsbmi	r3, r5, #1
 8009656:	9305      	strmi	r3, [sp, #20]
 8009658:	2300      	movpl	r3, #0
 800965a:	2300      	movmi	r3, #0
 800965c:	bf4c      	ite	mi
 800965e:	9306      	strmi	r3, [sp, #24]
 8009660:	9305      	strpl	r3, [sp, #20]
 8009662:	f1bb 0f00 	cmp.w	fp, #0
 8009666:	db3e      	blt.n	80096e6 <_dtoa_r+0x22e>
 8009668:	9b06      	ldr	r3, [sp, #24]
 800966a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800966e:	445b      	add	r3, fp
 8009670:	9306      	str	r3, [sp, #24]
 8009672:	2300      	movs	r3, #0
 8009674:	9308      	str	r3, [sp, #32]
 8009676:	9b07      	ldr	r3, [sp, #28]
 8009678:	2b09      	cmp	r3, #9
 800967a:	f200 80af 	bhi.w	80097dc <_dtoa_r+0x324>
 800967e:	2b05      	cmp	r3, #5
 8009680:	bfc4      	itt	gt
 8009682:	3b04      	subgt	r3, #4
 8009684:	9307      	strgt	r3, [sp, #28]
 8009686:	9b07      	ldr	r3, [sp, #28]
 8009688:	f1a3 0302 	sub.w	r3, r3, #2
 800968c:	bfcc      	ite	gt
 800968e:	2600      	movgt	r6, #0
 8009690:	2601      	movle	r6, #1
 8009692:	2b03      	cmp	r3, #3
 8009694:	f200 80ae 	bhi.w	80097f4 <_dtoa_r+0x33c>
 8009698:	e8df f003 	tbb	[pc, r3]
 800969c:	772f8482 	.word	0x772f8482
 80096a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096a2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80096a4:	441d      	add	r5, r3
 80096a6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80096aa:	2b20      	cmp	r3, #32
 80096ac:	dd11      	ble.n	80096d2 <_dtoa_r+0x21a>
 80096ae:	9a00      	ldr	r2, [sp, #0]
 80096b0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80096b4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80096b8:	fa22 f000 	lsr.w	r0, r2, r0
 80096bc:	fa08 f303 	lsl.w	r3, r8, r3
 80096c0:	4318      	orrs	r0, r3
 80096c2:	f7f6 ff1f 	bl	8000504 <__aeabi_ui2d>
 80096c6:	2301      	movs	r3, #1
 80096c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80096cc:	3d01      	subs	r5, #1
 80096ce:	9312      	str	r3, [sp, #72]	; 0x48
 80096d0:	e772      	b.n	80095b8 <_dtoa_r+0x100>
 80096d2:	f1c3 0020 	rsb	r0, r3, #32
 80096d6:	9b00      	ldr	r3, [sp, #0]
 80096d8:	fa03 f000 	lsl.w	r0, r3, r0
 80096dc:	e7f1      	b.n	80096c2 <_dtoa_r+0x20a>
 80096de:	2301      	movs	r3, #1
 80096e0:	e7b1      	b.n	8009646 <_dtoa_r+0x18e>
 80096e2:	900e      	str	r0, [sp, #56]	; 0x38
 80096e4:	e7b0      	b.n	8009648 <_dtoa_r+0x190>
 80096e6:	9b05      	ldr	r3, [sp, #20]
 80096e8:	eba3 030b 	sub.w	r3, r3, fp
 80096ec:	9305      	str	r3, [sp, #20]
 80096ee:	f1cb 0300 	rsb	r3, fp, #0
 80096f2:	9308      	str	r3, [sp, #32]
 80096f4:	2300      	movs	r3, #0
 80096f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80096f8:	e7bd      	b.n	8009676 <_dtoa_r+0x1be>
 80096fa:	2301      	movs	r3, #1
 80096fc:	9309      	str	r3, [sp, #36]	; 0x24
 80096fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009700:	2b00      	cmp	r3, #0
 8009702:	dd7a      	ble.n	80097fa <_dtoa_r+0x342>
 8009704:	9304      	str	r3, [sp, #16]
 8009706:	9303      	str	r3, [sp, #12]
 8009708:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800970a:	2200      	movs	r2, #0
 800970c:	606a      	str	r2, [r5, #4]
 800970e:	2104      	movs	r1, #4
 8009710:	f101 0214 	add.w	r2, r1, #20
 8009714:	429a      	cmp	r2, r3
 8009716:	d975      	bls.n	8009804 <_dtoa_r+0x34c>
 8009718:	6869      	ldr	r1, [r5, #4]
 800971a:	4620      	mov	r0, r4
 800971c:	f000 fed6 	bl	800a4cc <_Balloc>
 8009720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009722:	6028      	str	r0, [r5, #0]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	9302      	str	r3, [sp, #8]
 8009728:	9b03      	ldr	r3, [sp, #12]
 800972a:	2b0e      	cmp	r3, #14
 800972c:	f200 80e5 	bhi.w	80098fa <_dtoa_r+0x442>
 8009730:	2e00      	cmp	r6, #0
 8009732:	f000 80e2 	beq.w	80098fa <_dtoa_r+0x442>
 8009736:	ed9d 7b00 	vldr	d7, [sp]
 800973a:	f1bb 0f00 	cmp.w	fp, #0
 800973e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009742:	dd74      	ble.n	800982e <_dtoa_r+0x376>
 8009744:	4a23      	ldr	r2, [pc, #140]	; (80097d4 <_dtoa_r+0x31c>)
 8009746:	f00b 030f 	and.w	r3, fp, #15
 800974a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800974e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009752:	06f0      	lsls	r0, r6, #27
 8009754:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009758:	d559      	bpl.n	800980e <_dtoa_r+0x356>
 800975a:	4b1f      	ldr	r3, [pc, #124]	; (80097d8 <_dtoa_r+0x320>)
 800975c:	ec51 0b17 	vmov	r0, r1, d7
 8009760:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009764:	f7f7 f86e 	bl	8000844 <__aeabi_ddiv>
 8009768:	e9cd 0100 	strd	r0, r1, [sp]
 800976c:	f006 060f 	and.w	r6, r6, #15
 8009770:	2503      	movs	r5, #3
 8009772:	4f19      	ldr	r7, [pc, #100]	; (80097d8 <_dtoa_r+0x320>)
 8009774:	2e00      	cmp	r6, #0
 8009776:	d14c      	bne.n	8009812 <_dtoa_r+0x35a>
 8009778:	4642      	mov	r2, r8
 800977a:	464b      	mov	r3, r9
 800977c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009780:	f7f7 f860 	bl	8000844 <__aeabi_ddiv>
 8009784:	e9cd 0100 	strd	r0, r1, [sp]
 8009788:	e06a      	b.n	8009860 <_dtoa_r+0x3a8>
 800978a:	2301      	movs	r3, #1
 800978c:	9309      	str	r3, [sp, #36]	; 0x24
 800978e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009790:	445b      	add	r3, fp
 8009792:	9304      	str	r3, [sp, #16]
 8009794:	3301      	adds	r3, #1
 8009796:	2b01      	cmp	r3, #1
 8009798:	9303      	str	r3, [sp, #12]
 800979a:	bfb8      	it	lt
 800979c:	2301      	movlt	r3, #1
 800979e:	e7b3      	b.n	8009708 <_dtoa_r+0x250>
 80097a0:	2300      	movs	r3, #0
 80097a2:	e7ab      	b.n	80096fc <_dtoa_r+0x244>
 80097a4:	2300      	movs	r3, #0
 80097a6:	e7f1      	b.n	800978c <_dtoa_r+0x2d4>
 80097a8:	636f4361 	.word	0x636f4361
 80097ac:	3fd287a7 	.word	0x3fd287a7
 80097b0:	8b60c8b3 	.word	0x8b60c8b3
 80097b4:	3fc68a28 	.word	0x3fc68a28
 80097b8:	509f79fb 	.word	0x509f79fb
 80097bc:	3fd34413 	.word	0x3fd34413
 80097c0:	7ff00000 	.word	0x7ff00000
 80097c4:	0800b5c5 	.word	0x0800b5c5
 80097c8:	0800b5bc 	.word	0x0800b5bc
 80097cc:	0800b59b 	.word	0x0800b59b
 80097d0:	3ff80000 	.word	0x3ff80000
 80097d4:	0800b5f8 	.word	0x0800b5f8
 80097d8:	0800b5d0 	.word	0x0800b5d0
 80097dc:	2601      	movs	r6, #1
 80097de:	2300      	movs	r3, #0
 80097e0:	9307      	str	r3, [sp, #28]
 80097e2:	9609      	str	r6, [sp, #36]	; 0x24
 80097e4:	f04f 33ff 	mov.w	r3, #4294967295
 80097e8:	9304      	str	r3, [sp, #16]
 80097ea:	9303      	str	r3, [sp, #12]
 80097ec:	2200      	movs	r2, #0
 80097ee:	2312      	movs	r3, #18
 80097f0:	920a      	str	r2, [sp, #40]	; 0x28
 80097f2:	e789      	b.n	8009708 <_dtoa_r+0x250>
 80097f4:	2301      	movs	r3, #1
 80097f6:	9309      	str	r3, [sp, #36]	; 0x24
 80097f8:	e7f4      	b.n	80097e4 <_dtoa_r+0x32c>
 80097fa:	2301      	movs	r3, #1
 80097fc:	9304      	str	r3, [sp, #16]
 80097fe:	9303      	str	r3, [sp, #12]
 8009800:	461a      	mov	r2, r3
 8009802:	e7f5      	b.n	80097f0 <_dtoa_r+0x338>
 8009804:	686a      	ldr	r2, [r5, #4]
 8009806:	3201      	adds	r2, #1
 8009808:	606a      	str	r2, [r5, #4]
 800980a:	0049      	lsls	r1, r1, #1
 800980c:	e780      	b.n	8009710 <_dtoa_r+0x258>
 800980e:	2502      	movs	r5, #2
 8009810:	e7af      	b.n	8009772 <_dtoa_r+0x2ba>
 8009812:	07f1      	lsls	r1, r6, #31
 8009814:	d508      	bpl.n	8009828 <_dtoa_r+0x370>
 8009816:	4640      	mov	r0, r8
 8009818:	4649      	mov	r1, r9
 800981a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800981e:	f7f6 fee7 	bl	80005f0 <__aeabi_dmul>
 8009822:	3501      	adds	r5, #1
 8009824:	4680      	mov	r8, r0
 8009826:	4689      	mov	r9, r1
 8009828:	1076      	asrs	r6, r6, #1
 800982a:	3708      	adds	r7, #8
 800982c:	e7a2      	b.n	8009774 <_dtoa_r+0x2bc>
 800982e:	f000 809d 	beq.w	800996c <_dtoa_r+0x4b4>
 8009832:	f1cb 0600 	rsb	r6, fp, #0
 8009836:	4b9f      	ldr	r3, [pc, #636]	; (8009ab4 <_dtoa_r+0x5fc>)
 8009838:	4f9f      	ldr	r7, [pc, #636]	; (8009ab8 <_dtoa_r+0x600>)
 800983a:	f006 020f 	and.w	r2, r6, #15
 800983e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800984a:	f7f6 fed1 	bl	80005f0 <__aeabi_dmul>
 800984e:	e9cd 0100 	strd	r0, r1, [sp]
 8009852:	1136      	asrs	r6, r6, #4
 8009854:	2300      	movs	r3, #0
 8009856:	2502      	movs	r5, #2
 8009858:	2e00      	cmp	r6, #0
 800985a:	d17c      	bne.n	8009956 <_dtoa_r+0x49e>
 800985c:	2b00      	cmp	r3, #0
 800985e:	d191      	bne.n	8009784 <_dtoa_r+0x2cc>
 8009860:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009862:	2b00      	cmp	r3, #0
 8009864:	f000 8084 	beq.w	8009970 <_dtoa_r+0x4b8>
 8009868:	e9dd 8900 	ldrd	r8, r9, [sp]
 800986c:	2200      	movs	r2, #0
 800986e:	4b93      	ldr	r3, [pc, #588]	; (8009abc <_dtoa_r+0x604>)
 8009870:	4640      	mov	r0, r8
 8009872:	4649      	mov	r1, r9
 8009874:	f7f7 f92e 	bl	8000ad4 <__aeabi_dcmplt>
 8009878:	2800      	cmp	r0, #0
 800987a:	d079      	beq.n	8009970 <_dtoa_r+0x4b8>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d076      	beq.n	8009970 <_dtoa_r+0x4b8>
 8009882:	9b04      	ldr	r3, [sp, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	dd34      	ble.n	80098f2 <_dtoa_r+0x43a>
 8009888:	2200      	movs	r2, #0
 800988a:	4b8d      	ldr	r3, [pc, #564]	; (8009ac0 <_dtoa_r+0x608>)
 800988c:	4640      	mov	r0, r8
 800988e:	4649      	mov	r1, r9
 8009890:	f7f6 feae 	bl	80005f0 <__aeabi_dmul>
 8009894:	e9cd 0100 	strd	r0, r1, [sp]
 8009898:	9e04      	ldr	r6, [sp, #16]
 800989a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800989e:	3501      	adds	r5, #1
 80098a0:	4628      	mov	r0, r5
 80098a2:	f7f6 fe3f 	bl	8000524 <__aeabi_i2d>
 80098a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098aa:	f7f6 fea1 	bl	80005f0 <__aeabi_dmul>
 80098ae:	2200      	movs	r2, #0
 80098b0:	4b84      	ldr	r3, [pc, #528]	; (8009ac4 <_dtoa_r+0x60c>)
 80098b2:	f7f6 fceb 	bl	800028c <__adddf3>
 80098b6:	4680      	mov	r8, r0
 80098b8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80098bc:	2e00      	cmp	r6, #0
 80098be:	d15a      	bne.n	8009976 <_dtoa_r+0x4be>
 80098c0:	2200      	movs	r2, #0
 80098c2:	4b81      	ldr	r3, [pc, #516]	; (8009ac8 <_dtoa_r+0x610>)
 80098c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098c8:	f7f6 fcde 	bl	8000288 <__aeabi_dsub>
 80098cc:	4642      	mov	r2, r8
 80098ce:	464b      	mov	r3, r9
 80098d0:	e9cd 0100 	strd	r0, r1, [sp]
 80098d4:	f7f7 f91c 	bl	8000b10 <__aeabi_dcmpgt>
 80098d8:	2800      	cmp	r0, #0
 80098da:	f040 829b 	bne.w	8009e14 <_dtoa_r+0x95c>
 80098de:	4642      	mov	r2, r8
 80098e0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80098e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098e8:	f7f7 f8f4 	bl	8000ad4 <__aeabi_dcmplt>
 80098ec:	2800      	cmp	r0, #0
 80098ee:	f040 828f 	bne.w	8009e10 <_dtoa_r+0x958>
 80098f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80098f6:	e9cd 2300 	strd	r2, r3, [sp]
 80098fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f2c0 8150 	blt.w	8009ba2 <_dtoa_r+0x6ea>
 8009902:	f1bb 0f0e 	cmp.w	fp, #14
 8009906:	f300 814c 	bgt.w	8009ba2 <_dtoa_r+0x6ea>
 800990a:	4b6a      	ldr	r3, [pc, #424]	; (8009ab4 <_dtoa_r+0x5fc>)
 800990c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009910:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009916:	2b00      	cmp	r3, #0
 8009918:	f280 80da 	bge.w	8009ad0 <_dtoa_r+0x618>
 800991c:	9b03      	ldr	r3, [sp, #12]
 800991e:	2b00      	cmp	r3, #0
 8009920:	f300 80d6 	bgt.w	8009ad0 <_dtoa_r+0x618>
 8009924:	f040 8273 	bne.w	8009e0e <_dtoa_r+0x956>
 8009928:	2200      	movs	r2, #0
 800992a:	4b67      	ldr	r3, [pc, #412]	; (8009ac8 <_dtoa_r+0x610>)
 800992c:	4640      	mov	r0, r8
 800992e:	4649      	mov	r1, r9
 8009930:	f7f6 fe5e 	bl	80005f0 <__aeabi_dmul>
 8009934:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009938:	f7f7 f8e0 	bl	8000afc <__aeabi_dcmpge>
 800993c:	9e03      	ldr	r6, [sp, #12]
 800993e:	4637      	mov	r7, r6
 8009940:	2800      	cmp	r0, #0
 8009942:	f040 824a 	bne.w	8009dda <_dtoa_r+0x922>
 8009946:	9b02      	ldr	r3, [sp, #8]
 8009948:	9a02      	ldr	r2, [sp, #8]
 800994a:	1c5d      	adds	r5, r3, #1
 800994c:	2331      	movs	r3, #49	; 0x31
 800994e:	7013      	strb	r3, [r2, #0]
 8009950:	f10b 0b01 	add.w	fp, fp, #1
 8009954:	e245      	b.n	8009de2 <_dtoa_r+0x92a>
 8009956:	07f2      	lsls	r2, r6, #31
 8009958:	d505      	bpl.n	8009966 <_dtoa_r+0x4ae>
 800995a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800995e:	f7f6 fe47 	bl	80005f0 <__aeabi_dmul>
 8009962:	3501      	adds	r5, #1
 8009964:	2301      	movs	r3, #1
 8009966:	1076      	asrs	r6, r6, #1
 8009968:	3708      	adds	r7, #8
 800996a:	e775      	b.n	8009858 <_dtoa_r+0x3a0>
 800996c:	2502      	movs	r5, #2
 800996e:	e777      	b.n	8009860 <_dtoa_r+0x3a8>
 8009970:	465f      	mov	r7, fp
 8009972:	9e03      	ldr	r6, [sp, #12]
 8009974:	e794      	b.n	80098a0 <_dtoa_r+0x3e8>
 8009976:	9a02      	ldr	r2, [sp, #8]
 8009978:	4b4e      	ldr	r3, [pc, #312]	; (8009ab4 <_dtoa_r+0x5fc>)
 800997a:	4432      	add	r2, r6
 800997c:	9213      	str	r2, [sp, #76]	; 0x4c
 800997e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009980:	1e71      	subs	r1, r6, #1
 8009982:	2a00      	cmp	r2, #0
 8009984:	d048      	beq.n	8009a18 <_dtoa_r+0x560>
 8009986:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800998a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998e:	2000      	movs	r0, #0
 8009990:	494e      	ldr	r1, [pc, #312]	; (8009acc <_dtoa_r+0x614>)
 8009992:	f7f6 ff57 	bl	8000844 <__aeabi_ddiv>
 8009996:	4642      	mov	r2, r8
 8009998:	464b      	mov	r3, r9
 800999a:	f7f6 fc75 	bl	8000288 <__aeabi_dsub>
 800999e:	9d02      	ldr	r5, [sp, #8]
 80099a0:	4680      	mov	r8, r0
 80099a2:	4689      	mov	r9, r1
 80099a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099a8:	f7f7 f8d2 	bl	8000b50 <__aeabi_d2iz>
 80099ac:	4606      	mov	r6, r0
 80099ae:	f7f6 fdb9 	bl	8000524 <__aeabi_i2d>
 80099b2:	4602      	mov	r2, r0
 80099b4:	460b      	mov	r3, r1
 80099b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099ba:	f7f6 fc65 	bl	8000288 <__aeabi_dsub>
 80099be:	3630      	adds	r6, #48	; 0x30
 80099c0:	f805 6b01 	strb.w	r6, [r5], #1
 80099c4:	4642      	mov	r2, r8
 80099c6:	464b      	mov	r3, r9
 80099c8:	e9cd 0100 	strd	r0, r1, [sp]
 80099cc:	f7f7 f882 	bl	8000ad4 <__aeabi_dcmplt>
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d165      	bne.n	8009aa0 <_dtoa_r+0x5e8>
 80099d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099d8:	2000      	movs	r0, #0
 80099da:	4938      	ldr	r1, [pc, #224]	; (8009abc <_dtoa_r+0x604>)
 80099dc:	f7f6 fc54 	bl	8000288 <__aeabi_dsub>
 80099e0:	4642      	mov	r2, r8
 80099e2:	464b      	mov	r3, r9
 80099e4:	f7f7 f876 	bl	8000ad4 <__aeabi_dcmplt>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	f040 80ba 	bne.w	8009b62 <_dtoa_r+0x6aa>
 80099ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099f0:	429d      	cmp	r5, r3
 80099f2:	f43f af7e 	beq.w	80098f2 <_dtoa_r+0x43a>
 80099f6:	2200      	movs	r2, #0
 80099f8:	4b31      	ldr	r3, [pc, #196]	; (8009ac0 <_dtoa_r+0x608>)
 80099fa:	4640      	mov	r0, r8
 80099fc:	4649      	mov	r1, r9
 80099fe:	f7f6 fdf7 	bl	80005f0 <__aeabi_dmul>
 8009a02:	2200      	movs	r2, #0
 8009a04:	4680      	mov	r8, r0
 8009a06:	4689      	mov	r9, r1
 8009a08:	4b2d      	ldr	r3, [pc, #180]	; (8009ac0 <_dtoa_r+0x608>)
 8009a0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a0e:	f7f6 fdef 	bl	80005f0 <__aeabi_dmul>
 8009a12:	e9cd 0100 	strd	r0, r1, [sp]
 8009a16:	e7c5      	b.n	80099a4 <_dtoa_r+0x4ec>
 8009a18:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009a1c:	4642      	mov	r2, r8
 8009a1e:	464b      	mov	r3, r9
 8009a20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a24:	f7f6 fde4 	bl	80005f0 <__aeabi_dmul>
 8009a28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009a2c:	9d02      	ldr	r5, [sp, #8]
 8009a2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a32:	f7f7 f88d 	bl	8000b50 <__aeabi_d2iz>
 8009a36:	4606      	mov	r6, r0
 8009a38:	f7f6 fd74 	bl	8000524 <__aeabi_i2d>
 8009a3c:	3630      	adds	r6, #48	; 0x30
 8009a3e:	4602      	mov	r2, r0
 8009a40:	460b      	mov	r3, r1
 8009a42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a46:	f7f6 fc1f 	bl	8000288 <__aeabi_dsub>
 8009a4a:	f805 6b01 	strb.w	r6, [r5], #1
 8009a4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009a50:	42ab      	cmp	r3, r5
 8009a52:	4680      	mov	r8, r0
 8009a54:	4689      	mov	r9, r1
 8009a56:	f04f 0200 	mov.w	r2, #0
 8009a5a:	d125      	bne.n	8009aa8 <_dtoa_r+0x5f0>
 8009a5c:	4b1b      	ldr	r3, [pc, #108]	; (8009acc <_dtoa_r+0x614>)
 8009a5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009a62:	f7f6 fc13 	bl	800028c <__adddf3>
 8009a66:	4602      	mov	r2, r0
 8009a68:	460b      	mov	r3, r1
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	f7f7 f84f 	bl	8000b10 <__aeabi_dcmpgt>
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d175      	bne.n	8009b62 <_dtoa_r+0x6aa>
 8009a76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009a7a:	2000      	movs	r0, #0
 8009a7c:	4913      	ldr	r1, [pc, #76]	; (8009acc <_dtoa_r+0x614>)
 8009a7e:	f7f6 fc03 	bl	8000288 <__aeabi_dsub>
 8009a82:	4602      	mov	r2, r0
 8009a84:	460b      	mov	r3, r1
 8009a86:	4640      	mov	r0, r8
 8009a88:	4649      	mov	r1, r9
 8009a8a:	f7f7 f823 	bl	8000ad4 <__aeabi_dcmplt>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	f43f af2f 	beq.w	80098f2 <_dtoa_r+0x43a>
 8009a94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009a98:	2b30      	cmp	r3, #48	; 0x30
 8009a9a:	f105 32ff 	add.w	r2, r5, #4294967295
 8009a9e:	d001      	beq.n	8009aa4 <_dtoa_r+0x5ec>
 8009aa0:	46bb      	mov	fp, r7
 8009aa2:	e04d      	b.n	8009b40 <_dtoa_r+0x688>
 8009aa4:	4615      	mov	r5, r2
 8009aa6:	e7f5      	b.n	8009a94 <_dtoa_r+0x5dc>
 8009aa8:	4b05      	ldr	r3, [pc, #20]	; (8009ac0 <_dtoa_r+0x608>)
 8009aaa:	f7f6 fda1 	bl	80005f0 <__aeabi_dmul>
 8009aae:	e9cd 0100 	strd	r0, r1, [sp]
 8009ab2:	e7bc      	b.n	8009a2e <_dtoa_r+0x576>
 8009ab4:	0800b5f8 	.word	0x0800b5f8
 8009ab8:	0800b5d0 	.word	0x0800b5d0
 8009abc:	3ff00000 	.word	0x3ff00000
 8009ac0:	40240000 	.word	0x40240000
 8009ac4:	401c0000 	.word	0x401c0000
 8009ac8:	40140000 	.word	0x40140000
 8009acc:	3fe00000 	.word	0x3fe00000
 8009ad0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009ad4:	9d02      	ldr	r5, [sp, #8]
 8009ad6:	4642      	mov	r2, r8
 8009ad8:	464b      	mov	r3, r9
 8009ada:	4630      	mov	r0, r6
 8009adc:	4639      	mov	r1, r7
 8009ade:	f7f6 feb1 	bl	8000844 <__aeabi_ddiv>
 8009ae2:	f7f7 f835 	bl	8000b50 <__aeabi_d2iz>
 8009ae6:	9000      	str	r0, [sp, #0]
 8009ae8:	f7f6 fd1c 	bl	8000524 <__aeabi_i2d>
 8009aec:	4642      	mov	r2, r8
 8009aee:	464b      	mov	r3, r9
 8009af0:	f7f6 fd7e 	bl	80005f0 <__aeabi_dmul>
 8009af4:	4602      	mov	r2, r0
 8009af6:	460b      	mov	r3, r1
 8009af8:	4630      	mov	r0, r6
 8009afa:	4639      	mov	r1, r7
 8009afc:	f7f6 fbc4 	bl	8000288 <__aeabi_dsub>
 8009b00:	9e00      	ldr	r6, [sp, #0]
 8009b02:	9f03      	ldr	r7, [sp, #12]
 8009b04:	3630      	adds	r6, #48	; 0x30
 8009b06:	f805 6b01 	strb.w	r6, [r5], #1
 8009b0a:	9e02      	ldr	r6, [sp, #8]
 8009b0c:	1bae      	subs	r6, r5, r6
 8009b0e:	42b7      	cmp	r7, r6
 8009b10:	4602      	mov	r2, r0
 8009b12:	460b      	mov	r3, r1
 8009b14:	d138      	bne.n	8009b88 <_dtoa_r+0x6d0>
 8009b16:	f7f6 fbb9 	bl	800028c <__adddf3>
 8009b1a:	4606      	mov	r6, r0
 8009b1c:	460f      	mov	r7, r1
 8009b1e:	4602      	mov	r2, r0
 8009b20:	460b      	mov	r3, r1
 8009b22:	4640      	mov	r0, r8
 8009b24:	4649      	mov	r1, r9
 8009b26:	f7f6 ffd5 	bl	8000ad4 <__aeabi_dcmplt>
 8009b2a:	b9c8      	cbnz	r0, 8009b60 <_dtoa_r+0x6a8>
 8009b2c:	4632      	mov	r2, r6
 8009b2e:	463b      	mov	r3, r7
 8009b30:	4640      	mov	r0, r8
 8009b32:	4649      	mov	r1, r9
 8009b34:	f7f6 ffc4 	bl	8000ac0 <__aeabi_dcmpeq>
 8009b38:	b110      	cbz	r0, 8009b40 <_dtoa_r+0x688>
 8009b3a:	9b00      	ldr	r3, [sp, #0]
 8009b3c:	07db      	lsls	r3, r3, #31
 8009b3e:	d40f      	bmi.n	8009b60 <_dtoa_r+0x6a8>
 8009b40:	4651      	mov	r1, sl
 8009b42:	4620      	mov	r0, r4
 8009b44:	f000 fcf6 	bl	800a534 <_Bfree>
 8009b48:	2300      	movs	r3, #0
 8009b4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b4c:	702b      	strb	r3, [r5, #0]
 8009b4e:	f10b 0301 	add.w	r3, fp, #1
 8009b52:	6013      	str	r3, [r2, #0]
 8009b54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f43f acf8 	beq.w	800954c <_dtoa_r+0x94>
 8009b5c:	601d      	str	r5, [r3, #0]
 8009b5e:	e4f5      	b.n	800954c <_dtoa_r+0x94>
 8009b60:	465f      	mov	r7, fp
 8009b62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009b66:	2a39      	cmp	r2, #57	; 0x39
 8009b68:	f105 33ff 	add.w	r3, r5, #4294967295
 8009b6c:	d106      	bne.n	8009b7c <_dtoa_r+0x6c4>
 8009b6e:	9a02      	ldr	r2, [sp, #8]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d107      	bne.n	8009b84 <_dtoa_r+0x6cc>
 8009b74:	2330      	movs	r3, #48	; 0x30
 8009b76:	7013      	strb	r3, [r2, #0]
 8009b78:	3701      	adds	r7, #1
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	781a      	ldrb	r2, [r3, #0]
 8009b7e:	3201      	adds	r2, #1
 8009b80:	701a      	strb	r2, [r3, #0]
 8009b82:	e78d      	b.n	8009aa0 <_dtoa_r+0x5e8>
 8009b84:	461d      	mov	r5, r3
 8009b86:	e7ec      	b.n	8009b62 <_dtoa_r+0x6aa>
 8009b88:	2200      	movs	r2, #0
 8009b8a:	4ba4      	ldr	r3, [pc, #656]	; (8009e1c <_dtoa_r+0x964>)
 8009b8c:	f7f6 fd30 	bl	80005f0 <__aeabi_dmul>
 8009b90:	2200      	movs	r2, #0
 8009b92:	2300      	movs	r3, #0
 8009b94:	4606      	mov	r6, r0
 8009b96:	460f      	mov	r7, r1
 8009b98:	f7f6 ff92 	bl	8000ac0 <__aeabi_dcmpeq>
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	d09a      	beq.n	8009ad6 <_dtoa_r+0x61e>
 8009ba0:	e7ce      	b.n	8009b40 <_dtoa_r+0x688>
 8009ba2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ba4:	2a00      	cmp	r2, #0
 8009ba6:	f000 80cd 	beq.w	8009d44 <_dtoa_r+0x88c>
 8009baa:	9a07      	ldr	r2, [sp, #28]
 8009bac:	2a01      	cmp	r2, #1
 8009bae:	f300 80af 	bgt.w	8009d10 <_dtoa_r+0x858>
 8009bb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009bb4:	2a00      	cmp	r2, #0
 8009bb6:	f000 80a7 	beq.w	8009d08 <_dtoa_r+0x850>
 8009bba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009bbe:	9e08      	ldr	r6, [sp, #32]
 8009bc0:	9d05      	ldr	r5, [sp, #20]
 8009bc2:	9a05      	ldr	r2, [sp, #20]
 8009bc4:	441a      	add	r2, r3
 8009bc6:	9205      	str	r2, [sp, #20]
 8009bc8:	9a06      	ldr	r2, [sp, #24]
 8009bca:	2101      	movs	r1, #1
 8009bcc:	441a      	add	r2, r3
 8009bce:	4620      	mov	r0, r4
 8009bd0:	9206      	str	r2, [sp, #24]
 8009bd2:	f000 fd4f 	bl	800a674 <__i2b>
 8009bd6:	4607      	mov	r7, r0
 8009bd8:	2d00      	cmp	r5, #0
 8009bda:	dd0c      	ble.n	8009bf6 <_dtoa_r+0x73e>
 8009bdc:	9b06      	ldr	r3, [sp, #24]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	dd09      	ble.n	8009bf6 <_dtoa_r+0x73e>
 8009be2:	42ab      	cmp	r3, r5
 8009be4:	9a05      	ldr	r2, [sp, #20]
 8009be6:	bfa8      	it	ge
 8009be8:	462b      	movge	r3, r5
 8009bea:	1ad2      	subs	r2, r2, r3
 8009bec:	9205      	str	r2, [sp, #20]
 8009bee:	9a06      	ldr	r2, [sp, #24]
 8009bf0:	1aed      	subs	r5, r5, r3
 8009bf2:	1ad3      	subs	r3, r2, r3
 8009bf4:	9306      	str	r3, [sp, #24]
 8009bf6:	9b08      	ldr	r3, [sp, #32]
 8009bf8:	b1f3      	cbz	r3, 8009c38 <_dtoa_r+0x780>
 8009bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 80a5 	beq.w	8009d4c <_dtoa_r+0x894>
 8009c02:	2e00      	cmp	r6, #0
 8009c04:	dd10      	ble.n	8009c28 <_dtoa_r+0x770>
 8009c06:	4639      	mov	r1, r7
 8009c08:	4632      	mov	r2, r6
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f000 fdc8 	bl	800a7a0 <__pow5mult>
 8009c10:	4652      	mov	r2, sl
 8009c12:	4601      	mov	r1, r0
 8009c14:	4607      	mov	r7, r0
 8009c16:	4620      	mov	r0, r4
 8009c18:	f000 fd35 	bl	800a686 <__multiply>
 8009c1c:	4651      	mov	r1, sl
 8009c1e:	4680      	mov	r8, r0
 8009c20:	4620      	mov	r0, r4
 8009c22:	f000 fc87 	bl	800a534 <_Bfree>
 8009c26:	46c2      	mov	sl, r8
 8009c28:	9b08      	ldr	r3, [sp, #32]
 8009c2a:	1b9a      	subs	r2, r3, r6
 8009c2c:	d004      	beq.n	8009c38 <_dtoa_r+0x780>
 8009c2e:	4651      	mov	r1, sl
 8009c30:	4620      	mov	r0, r4
 8009c32:	f000 fdb5 	bl	800a7a0 <__pow5mult>
 8009c36:	4682      	mov	sl, r0
 8009c38:	2101      	movs	r1, #1
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	f000 fd1a 	bl	800a674 <__i2b>
 8009c40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	4606      	mov	r6, r0
 8009c46:	f340 8083 	ble.w	8009d50 <_dtoa_r+0x898>
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	4601      	mov	r1, r0
 8009c4e:	4620      	mov	r0, r4
 8009c50:	f000 fda6 	bl	800a7a0 <__pow5mult>
 8009c54:	9b07      	ldr	r3, [sp, #28]
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	4606      	mov	r6, r0
 8009c5a:	dd7c      	ble.n	8009d56 <_dtoa_r+0x89e>
 8009c5c:	f04f 0800 	mov.w	r8, #0
 8009c60:	6933      	ldr	r3, [r6, #16]
 8009c62:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009c66:	6918      	ldr	r0, [r3, #16]
 8009c68:	f000 fcb6 	bl	800a5d8 <__hi0bits>
 8009c6c:	f1c0 0020 	rsb	r0, r0, #32
 8009c70:	9b06      	ldr	r3, [sp, #24]
 8009c72:	4418      	add	r0, r3
 8009c74:	f010 001f 	ands.w	r0, r0, #31
 8009c78:	f000 8096 	beq.w	8009da8 <_dtoa_r+0x8f0>
 8009c7c:	f1c0 0320 	rsb	r3, r0, #32
 8009c80:	2b04      	cmp	r3, #4
 8009c82:	f340 8087 	ble.w	8009d94 <_dtoa_r+0x8dc>
 8009c86:	9b05      	ldr	r3, [sp, #20]
 8009c88:	f1c0 001c 	rsb	r0, r0, #28
 8009c8c:	4403      	add	r3, r0
 8009c8e:	9305      	str	r3, [sp, #20]
 8009c90:	9b06      	ldr	r3, [sp, #24]
 8009c92:	4405      	add	r5, r0
 8009c94:	4403      	add	r3, r0
 8009c96:	9306      	str	r3, [sp, #24]
 8009c98:	9b05      	ldr	r3, [sp, #20]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	dd05      	ble.n	8009caa <_dtoa_r+0x7f2>
 8009c9e:	4651      	mov	r1, sl
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f000 fdca 	bl	800a83c <__lshift>
 8009ca8:	4682      	mov	sl, r0
 8009caa:	9b06      	ldr	r3, [sp, #24]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	dd05      	ble.n	8009cbc <_dtoa_r+0x804>
 8009cb0:	4631      	mov	r1, r6
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	f000 fdc1 	bl	800a83c <__lshift>
 8009cba:	4606      	mov	r6, r0
 8009cbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d074      	beq.n	8009dac <_dtoa_r+0x8f4>
 8009cc2:	4631      	mov	r1, r6
 8009cc4:	4650      	mov	r0, sl
 8009cc6:	f000 fe0a 	bl	800a8de <__mcmp>
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	da6e      	bge.n	8009dac <_dtoa_r+0x8f4>
 8009cce:	2300      	movs	r3, #0
 8009cd0:	4651      	mov	r1, sl
 8009cd2:	220a      	movs	r2, #10
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f000 fc44 	bl	800a562 <__multadd>
 8009cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ce0:	4682      	mov	sl, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	f000 81a8 	beq.w	800a038 <_dtoa_r+0xb80>
 8009ce8:	2300      	movs	r3, #0
 8009cea:	4639      	mov	r1, r7
 8009cec:	220a      	movs	r2, #10
 8009cee:	4620      	mov	r0, r4
 8009cf0:	f000 fc37 	bl	800a562 <__multadd>
 8009cf4:	9b04      	ldr	r3, [sp, #16]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	4607      	mov	r7, r0
 8009cfa:	f300 80c8 	bgt.w	8009e8e <_dtoa_r+0x9d6>
 8009cfe:	9b07      	ldr	r3, [sp, #28]
 8009d00:	2b02      	cmp	r3, #2
 8009d02:	f340 80c4 	ble.w	8009e8e <_dtoa_r+0x9d6>
 8009d06:	e059      	b.n	8009dbc <_dtoa_r+0x904>
 8009d08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d0a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009d0e:	e756      	b.n	8009bbe <_dtoa_r+0x706>
 8009d10:	9b03      	ldr	r3, [sp, #12]
 8009d12:	1e5e      	subs	r6, r3, #1
 8009d14:	9b08      	ldr	r3, [sp, #32]
 8009d16:	42b3      	cmp	r3, r6
 8009d18:	bfbf      	itttt	lt
 8009d1a:	9b08      	ldrlt	r3, [sp, #32]
 8009d1c:	9608      	strlt	r6, [sp, #32]
 8009d1e:	1af2      	sublt	r2, r6, r3
 8009d20:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8009d22:	bfb6      	itet	lt
 8009d24:	189b      	addlt	r3, r3, r2
 8009d26:	1b9e      	subge	r6, r3, r6
 8009d28:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8009d2a:	9b03      	ldr	r3, [sp, #12]
 8009d2c:	bfb8      	it	lt
 8009d2e:	2600      	movlt	r6, #0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	bfb9      	ittee	lt
 8009d34:	9b05      	ldrlt	r3, [sp, #20]
 8009d36:	9a03      	ldrlt	r2, [sp, #12]
 8009d38:	9d05      	ldrge	r5, [sp, #20]
 8009d3a:	9b03      	ldrge	r3, [sp, #12]
 8009d3c:	bfbc      	itt	lt
 8009d3e:	1a9d      	sublt	r5, r3, r2
 8009d40:	2300      	movlt	r3, #0
 8009d42:	e73e      	b.n	8009bc2 <_dtoa_r+0x70a>
 8009d44:	9e08      	ldr	r6, [sp, #32]
 8009d46:	9d05      	ldr	r5, [sp, #20]
 8009d48:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009d4a:	e745      	b.n	8009bd8 <_dtoa_r+0x720>
 8009d4c:	9a08      	ldr	r2, [sp, #32]
 8009d4e:	e76e      	b.n	8009c2e <_dtoa_r+0x776>
 8009d50:	9b07      	ldr	r3, [sp, #28]
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	dc19      	bgt.n	8009d8a <_dtoa_r+0x8d2>
 8009d56:	9b00      	ldr	r3, [sp, #0]
 8009d58:	b9bb      	cbnz	r3, 8009d8a <_dtoa_r+0x8d2>
 8009d5a:	9b01      	ldr	r3, [sp, #4]
 8009d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d60:	b99b      	cbnz	r3, 8009d8a <_dtoa_r+0x8d2>
 8009d62:	9b01      	ldr	r3, [sp, #4]
 8009d64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d68:	0d1b      	lsrs	r3, r3, #20
 8009d6a:	051b      	lsls	r3, r3, #20
 8009d6c:	b183      	cbz	r3, 8009d90 <_dtoa_r+0x8d8>
 8009d6e:	9b05      	ldr	r3, [sp, #20]
 8009d70:	3301      	adds	r3, #1
 8009d72:	9305      	str	r3, [sp, #20]
 8009d74:	9b06      	ldr	r3, [sp, #24]
 8009d76:	3301      	adds	r3, #1
 8009d78:	9306      	str	r3, [sp, #24]
 8009d7a:	f04f 0801 	mov.w	r8, #1
 8009d7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f47f af6d 	bne.w	8009c60 <_dtoa_r+0x7a8>
 8009d86:	2001      	movs	r0, #1
 8009d88:	e772      	b.n	8009c70 <_dtoa_r+0x7b8>
 8009d8a:	f04f 0800 	mov.w	r8, #0
 8009d8e:	e7f6      	b.n	8009d7e <_dtoa_r+0x8c6>
 8009d90:	4698      	mov	r8, r3
 8009d92:	e7f4      	b.n	8009d7e <_dtoa_r+0x8c6>
 8009d94:	d080      	beq.n	8009c98 <_dtoa_r+0x7e0>
 8009d96:	9a05      	ldr	r2, [sp, #20]
 8009d98:	331c      	adds	r3, #28
 8009d9a:	441a      	add	r2, r3
 8009d9c:	9205      	str	r2, [sp, #20]
 8009d9e:	9a06      	ldr	r2, [sp, #24]
 8009da0:	441a      	add	r2, r3
 8009da2:	441d      	add	r5, r3
 8009da4:	4613      	mov	r3, r2
 8009da6:	e776      	b.n	8009c96 <_dtoa_r+0x7de>
 8009da8:	4603      	mov	r3, r0
 8009daa:	e7f4      	b.n	8009d96 <_dtoa_r+0x8de>
 8009dac:	9b03      	ldr	r3, [sp, #12]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	dc36      	bgt.n	8009e20 <_dtoa_r+0x968>
 8009db2:	9b07      	ldr	r3, [sp, #28]
 8009db4:	2b02      	cmp	r3, #2
 8009db6:	dd33      	ble.n	8009e20 <_dtoa_r+0x968>
 8009db8:	9b03      	ldr	r3, [sp, #12]
 8009dba:	9304      	str	r3, [sp, #16]
 8009dbc:	9b04      	ldr	r3, [sp, #16]
 8009dbe:	b963      	cbnz	r3, 8009dda <_dtoa_r+0x922>
 8009dc0:	4631      	mov	r1, r6
 8009dc2:	2205      	movs	r2, #5
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	f000 fbcc 	bl	800a562 <__multadd>
 8009dca:	4601      	mov	r1, r0
 8009dcc:	4606      	mov	r6, r0
 8009dce:	4650      	mov	r0, sl
 8009dd0:	f000 fd85 	bl	800a8de <__mcmp>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	f73f adb6 	bgt.w	8009946 <_dtoa_r+0x48e>
 8009dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ddc:	9d02      	ldr	r5, [sp, #8]
 8009dde:	ea6f 0b03 	mvn.w	fp, r3
 8009de2:	2300      	movs	r3, #0
 8009de4:	9303      	str	r3, [sp, #12]
 8009de6:	4631      	mov	r1, r6
 8009de8:	4620      	mov	r0, r4
 8009dea:	f000 fba3 	bl	800a534 <_Bfree>
 8009dee:	2f00      	cmp	r7, #0
 8009df0:	f43f aea6 	beq.w	8009b40 <_dtoa_r+0x688>
 8009df4:	9b03      	ldr	r3, [sp, #12]
 8009df6:	b12b      	cbz	r3, 8009e04 <_dtoa_r+0x94c>
 8009df8:	42bb      	cmp	r3, r7
 8009dfa:	d003      	beq.n	8009e04 <_dtoa_r+0x94c>
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	4620      	mov	r0, r4
 8009e00:	f000 fb98 	bl	800a534 <_Bfree>
 8009e04:	4639      	mov	r1, r7
 8009e06:	4620      	mov	r0, r4
 8009e08:	f000 fb94 	bl	800a534 <_Bfree>
 8009e0c:	e698      	b.n	8009b40 <_dtoa_r+0x688>
 8009e0e:	2600      	movs	r6, #0
 8009e10:	4637      	mov	r7, r6
 8009e12:	e7e2      	b.n	8009dda <_dtoa_r+0x922>
 8009e14:	46bb      	mov	fp, r7
 8009e16:	4637      	mov	r7, r6
 8009e18:	e595      	b.n	8009946 <_dtoa_r+0x48e>
 8009e1a:	bf00      	nop
 8009e1c:	40240000 	.word	0x40240000
 8009e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e22:	bb93      	cbnz	r3, 8009e8a <_dtoa_r+0x9d2>
 8009e24:	9b03      	ldr	r3, [sp, #12]
 8009e26:	9304      	str	r3, [sp, #16]
 8009e28:	9d02      	ldr	r5, [sp, #8]
 8009e2a:	4631      	mov	r1, r6
 8009e2c:	4650      	mov	r0, sl
 8009e2e:	f7ff fab7 	bl	80093a0 <quorem>
 8009e32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009e36:	f805 9b01 	strb.w	r9, [r5], #1
 8009e3a:	9b02      	ldr	r3, [sp, #8]
 8009e3c:	9a04      	ldr	r2, [sp, #16]
 8009e3e:	1aeb      	subs	r3, r5, r3
 8009e40:	429a      	cmp	r2, r3
 8009e42:	f300 80dc 	bgt.w	8009ffe <_dtoa_r+0xb46>
 8009e46:	9b02      	ldr	r3, [sp, #8]
 8009e48:	2a01      	cmp	r2, #1
 8009e4a:	bfac      	ite	ge
 8009e4c:	189b      	addge	r3, r3, r2
 8009e4e:	3301      	addlt	r3, #1
 8009e50:	4698      	mov	r8, r3
 8009e52:	2300      	movs	r3, #0
 8009e54:	9303      	str	r3, [sp, #12]
 8009e56:	4651      	mov	r1, sl
 8009e58:	2201      	movs	r2, #1
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f000 fcee 	bl	800a83c <__lshift>
 8009e60:	4631      	mov	r1, r6
 8009e62:	4682      	mov	sl, r0
 8009e64:	f000 fd3b 	bl	800a8de <__mcmp>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	f300 808d 	bgt.w	8009f88 <_dtoa_r+0xad0>
 8009e6e:	d103      	bne.n	8009e78 <_dtoa_r+0x9c0>
 8009e70:	f019 0f01 	tst.w	r9, #1
 8009e74:	f040 8088 	bne.w	8009f88 <_dtoa_r+0xad0>
 8009e78:	4645      	mov	r5, r8
 8009e7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009e7e:	2b30      	cmp	r3, #48	; 0x30
 8009e80:	f105 32ff 	add.w	r2, r5, #4294967295
 8009e84:	d1af      	bne.n	8009de6 <_dtoa_r+0x92e>
 8009e86:	4615      	mov	r5, r2
 8009e88:	e7f7      	b.n	8009e7a <_dtoa_r+0x9c2>
 8009e8a:	9b03      	ldr	r3, [sp, #12]
 8009e8c:	9304      	str	r3, [sp, #16]
 8009e8e:	2d00      	cmp	r5, #0
 8009e90:	dd05      	ble.n	8009e9e <_dtoa_r+0x9e6>
 8009e92:	4639      	mov	r1, r7
 8009e94:	462a      	mov	r2, r5
 8009e96:	4620      	mov	r0, r4
 8009e98:	f000 fcd0 	bl	800a83c <__lshift>
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	f1b8 0f00 	cmp.w	r8, #0
 8009ea2:	d04c      	beq.n	8009f3e <_dtoa_r+0xa86>
 8009ea4:	6879      	ldr	r1, [r7, #4]
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	f000 fb10 	bl	800a4cc <_Balloc>
 8009eac:	693a      	ldr	r2, [r7, #16]
 8009eae:	3202      	adds	r2, #2
 8009eb0:	4605      	mov	r5, r0
 8009eb2:	0092      	lsls	r2, r2, #2
 8009eb4:	f107 010c 	add.w	r1, r7, #12
 8009eb8:	300c      	adds	r0, #12
 8009eba:	f000 faef 	bl	800a49c <memcpy>
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f000 fcba 	bl	800a83c <__lshift>
 8009ec8:	9b00      	ldr	r3, [sp, #0]
 8009eca:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009ece:	9703      	str	r7, [sp, #12]
 8009ed0:	f003 0301 	and.w	r3, r3, #1
 8009ed4:	4607      	mov	r7, r0
 8009ed6:	9305      	str	r3, [sp, #20]
 8009ed8:	4631      	mov	r1, r6
 8009eda:	4650      	mov	r0, sl
 8009edc:	f7ff fa60 	bl	80093a0 <quorem>
 8009ee0:	9903      	ldr	r1, [sp, #12]
 8009ee2:	4605      	mov	r5, r0
 8009ee4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009ee8:	4650      	mov	r0, sl
 8009eea:	f000 fcf8 	bl	800a8de <__mcmp>
 8009eee:	463a      	mov	r2, r7
 8009ef0:	9000      	str	r0, [sp, #0]
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	f000 fd0c 	bl	800a912 <__mdiff>
 8009efa:	68c3      	ldr	r3, [r0, #12]
 8009efc:	4602      	mov	r2, r0
 8009efe:	bb03      	cbnz	r3, 8009f42 <_dtoa_r+0xa8a>
 8009f00:	4601      	mov	r1, r0
 8009f02:	9006      	str	r0, [sp, #24]
 8009f04:	4650      	mov	r0, sl
 8009f06:	f000 fcea 	bl	800a8de <__mcmp>
 8009f0a:	9a06      	ldr	r2, [sp, #24]
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	4611      	mov	r1, r2
 8009f10:	4620      	mov	r0, r4
 8009f12:	9306      	str	r3, [sp, #24]
 8009f14:	f000 fb0e 	bl	800a534 <_Bfree>
 8009f18:	9b06      	ldr	r3, [sp, #24]
 8009f1a:	b9a3      	cbnz	r3, 8009f46 <_dtoa_r+0xa8e>
 8009f1c:	9a07      	ldr	r2, [sp, #28]
 8009f1e:	b992      	cbnz	r2, 8009f46 <_dtoa_r+0xa8e>
 8009f20:	9a05      	ldr	r2, [sp, #20]
 8009f22:	b982      	cbnz	r2, 8009f46 <_dtoa_r+0xa8e>
 8009f24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009f28:	d029      	beq.n	8009f7e <_dtoa_r+0xac6>
 8009f2a:	9b00      	ldr	r3, [sp, #0]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	dd01      	ble.n	8009f34 <_dtoa_r+0xa7c>
 8009f30:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009f34:	f108 0501 	add.w	r5, r8, #1
 8009f38:	f888 9000 	strb.w	r9, [r8]
 8009f3c:	e753      	b.n	8009de6 <_dtoa_r+0x92e>
 8009f3e:	4638      	mov	r0, r7
 8009f40:	e7c2      	b.n	8009ec8 <_dtoa_r+0xa10>
 8009f42:	2301      	movs	r3, #1
 8009f44:	e7e3      	b.n	8009f0e <_dtoa_r+0xa56>
 8009f46:	9a00      	ldr	r2, [sp, #0]
 8009f48:	2a00      	cmp	r2, #0
 8009f4a:	db04      	blt.n	8009f56 <_dtoa_r+0xa9e>
 8009f4c:	d125      	bne.n	8009f9a <_dtoa_r+0xae2>
 8009f4e:	9a07      	ldr	r2, [sp, #28]
 8009f50:	bb1a      	cbnz	r2, 8009f9a <_dtoa_r+0xae2>
 8009f52:	9a05      	ldr	r2, [sp, #20]
 8009f54:	bb0a      	cbnz	r2, 8009f9a <_dtoa_r+0xae2>
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	ddec      	ble.n	8009f34 <_dtoa_r+0xa7c>
 8009f5a:	4651      	mov	r1, sl
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f000 fc6c 	bl	800a83c <__lshift>
 8009f64:	4631      	mov	r1, r6
 8009f66:	4682      	mov	sl, r0
 8009f68:	f000 fcb9 	bl	800a8de <__mcmp>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	dc03      	bgt.n	8009f78 <_dtoa_r+0xac0>
 8009f70:	d1e0      	bne.n	8009f34 <_dtoa_r+0xa7c>
 8009f72:	f019 0f01 	tst.w	r9, #1
 8009f76:	d0dd      	beq.n	8009f34 <_dtoa_r+0xa7c>
 8009f78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009f7c:	d1d8      	bne.n	8009f30 <_dtoa_r+0xa78>
 8009f7e:	2339      	movs	r3, #57	; 0x39
 8009f80:	f888 3000 	strb.w	r3, [r8]
 8009f84:	f108 0801 	add.w	r8, r8, #1
 8009f88:	4645      	mov	r5, r8
 8009f8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009f8e:	2b39      	cmp	r3, #57	; 0x39
 8009f90:	f105 32ff 	add.w	r2, r5, #4294967295
 8009f94:	d03b      	beq.n	800a00e <_dtoa_r+0xb56>
 8009f96:	3301      	adds	r3, #1
 8009f98:	e040      	b.n	800a01c <_dtoa_r+0xb64>
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f108 0501 	add.w	r5, r8, #1
 8009fa0:	dd05      	ble.n	8009fae <_dtoa_r+0xaf6>
 8009fa2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009fa6:	d0ea      	beq.n	8009f7e <_dtoa_r+0xac6>
 8009fa8:	f109 0901 	add.w	r9, r9, #1
 8009fac:	e7c4      	b.n	8009f38 <_dtoa_r+0xa80>
 8009fae:	9b02      	ldr	r3, [sp, #8]
 8009fb0:	9a04      	ldr	r2, [sp, #16]
 8009fb2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009fb6:	1aeb      	subs	r3, r5, r3
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	46a8      	mov	r8, r5
 8009fbc:	f43f af4b 	beq.w	8009e56 <_dtoa_r+0x99e>
 8009fc0:	4651      	mov	r1, sl
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	220a      	movs	r2, #10
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	f000 facb 	bl	800a562 <__multadd>
 8009fcc:	9b03      	ldr	r3, [sp, #12]
 8009fce:	9903      	ldr	r1, [sp, #12]
 8009fd0:	42bb      	cmp	r3, r7
 8009fd2:	4682      	mov	sl, r0
 8009fd4:	f04f 0300 	mov.w	r3, #0
 8009fd8:	f04f 020a 	mov.w	r2, #10
 8009fdc:	4620      	mov	r0, r4
 8009fde:	d104      	bne.n	8009fea <_dtoa_r+0xb32>
 8009fe0:	f000 fabf 	bl	800a562 <__multadd>
 8009fe4:	9003      	str	r0, [sp, #12]
 8009fe6:	4607      	mov	r7, r0
 8009fe8:	e776      	b.n	8009ed8 <_dtoa_r+0xa20>
 8009fea:	f000 faba 	bl	800a562 <__multadd>
 8009fee:	2300      	movs	r3, #0
 8009ff0:	9003      	str	r0, [sp, #12]
 8009ff2:	220a      	movs	r2, #10
 8009ff4:	4639      	mov	r1, r7
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	f000 fab3 	bl	800a562 <__multadd>
 8009ffc:	e7f3      	b.n	8009fe6 <_dtoa_r+0xb2e>
 8009ffe:	4651      	mov	r1, sl
 800a000:	2300      	movs	r3, #0
 800a002:	220a      	movs	r2, #10
 800a004:	4620      	mov	r0, r4
 800a006:	f000 faac 	bl	800a562 <__multadd>
 800a00a:	4682      	mov	sl, r0
 800a00c:	e70d      	b.n	8009e2a <_dtoa_r+0x972>
 800a00e:	9b02      	ldr	r3, [sp, #8]
 800a010:	4293      	cmp	r3, r2
 800a012:	d105      	bne.n	800a020 <_dtoa_r+0xb68>
 800a014:	9a02      	ldr	r2, [sp, #8]
 800a016:	f10b 0b01 	add.w	fp, fp, #1
 800a01a:	2331      	movs	r3, #49	; 0x31
 800a01c:	7013      	strb	r3, [r2, #0]
 800a01e:	e6e2      	b.n	8009de6 <_dtoa_r+0x92e>
 800a020:	4615      	mov	r5, r2
 800a022:	e7b2      	b.n	8009f8a <_dtoa_r+0xad2>
 800a024:	4b09      	ldr	r3, [pc, #36]	; (800a04c <_dtoa_r+0xb94>)
 800a026:	f7ff baae 	b.w	8009586 <_dtoa_r+0xce>
 800a02a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f47f aa88 	bne.w	8009542 <_dtoa_r+0x8a>
 800a032:	4b07      	ldr	r3, [pc, #28]	; (800a050 <_dtoa_r+0xb98>)
 800a034:	f7ff baa7 	b.w	8009586 <_dtoa_r+0xce>
 800a038:	9b04      	ldr	r3, [sp, #16]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f73f aef4 	bgt.w	8009e28 <_dtoa_r+0x970>
 800a040:	9b07      	ldr	r3, [sp, #28]
 800a042:	2b02      	cmp	r3, #2
 800a044:	f77f aef0 	ble.w	8009e28 <_dtoa_r+0x970>
 800a048:	e6b8      	b.n	8009dbc <_dtoa_r+0x904>
 800a04a:	bf00      	nop
 800a04c:	0800b59a 	.word	0x0800b59a
 800a050:	0800b5bc 	.word	0x0800b5bc

0800a054 <_localeconv_r>:
 800a054:	4b04      	ldr	r3, [pc, #16]	; (800a068 <_localeconv_r+0x14>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	6a18      	ldr	r0, [r3, #32]
 800a05a:	4b04      	ldr	r3, [pc, #16]	; (800a06c <_localeconv_r+0x18>)
 800a05c:	2800      	cmp	r0, #0
 800a05e:	bf08      	it	eq
 800a060:	4618      	moveq	r0, r3
 800a062:	30f0      	adds	r0, #240	; 0xf0
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	200000d0 	.word	0x200000d0
 800a06c:	200005d4 	.word	0x200005d4

0800a070 <malloc>:
 800a070:	4b02      	ldr	r3, [pc, #8]	; (800a07c <malloc+0xc>)
 800a072:	4601      	mov	r1, r0
 800a074:	6818      	ldr	r0, [r3, #0]
 800a076:	f000 b803 	b.w	800a080 <_malloc_r>
 800a07a:	bf00      	nop
 800a07c:	200000d0 	.word	0x200000d0

0800a080 <_malloc_r>:
 800a080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	f101 040b 	add.w	r4, r1, #11
 800a088:	2c16      	cmp	r4, #22
 800a08a:	4681      	mov	r9, r0
 800a08c:	d907      	bls.n	800a09e <_malloc_r+0x1e>
 800a08e:	f034 0407 	bics.w	r4, r4, #7
 800a092:	d505      	bpl.n	800a0a0 <_malloc_r+0x20>
 800a094:	230c      	movs	r3, #12
 800a096:	f8c9 3000 	str.w	r3, [r9]
 800a09a:	2600      	movs	r6, #0
 800a09c:	e131      	b.n	800a302 <_malloc_r+0x282>
 800a09e:	2410      	movs	r4, #16
 800a0a0:	428c      	cmp	r4, r1
 800a0a2:	d3f7      	bcc.n	800a094 <_malloc_r+0x14>
 800a0a4:	4648      	mov	r0, r9
 800a0a6:	f000 fa05 	bl	800a4b4 <__malloc_lock>
 800a0aa:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a0ae:	4d9c      	ldr	r5, [pc, #624]	; (800a320 <_malloc_r+0x2a0>)
 800a0b0:	d236      	bcs.n	800a120 <_malloc_r+0xa0>
 800a0b2:	f104 0208 	add.w	r2, r4, #8
 800a0b6:	442a      	add	r2, r5
 800a0b8:	f1a2 0108 	sub.w	r1, r2, #8
 800a0bc:	6856      	ldr	r6, [r2, #4]
 800a0be:	428e      	cmp	r6, r1
 800a0c0:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a0c4:	d102      	bne.n	800a0cc <_malloc_r+0x4c>
 800a0c6:	68d6      	ldr	r6, [r2, #12]
 800a0c8:	42b2      	cmp	r2, r6
 800a0ca:	d010      	beq.n	800a0ee <_malloc_r+0x6e>
 800a0cc:	6873      	ldr	r3, [r6, #4]
 800a0ce:	68f2      	ldr	r2, [r6, #12]
 800a0d0:	68b1      	ldr	r1, [r6, #8]
 800a0d2:	f023 0303 	bic.w	r3, r3, #3
 800a0d6:	60ca      	str	r2, [r1, #12]
 800a0d8:	4433      	add	r3, r6
 800a0da:	6091      	str	r1, [r2, #8]
 800a0dc:	685a      	ldr	r2, [r3, #4]
 800a0de:	f042 0201 	orr.w	r2, r2, #1
 800a0e2:	605a      	str	r2, [r3, #4]
 800a0e4:	4648      	mov	r0, r9
 800a0e6:	f000 f9eb 	bl	800a4c0 <__malloc_unlock>
 800a0ea:	3608      	adds	r6, #8
 800a0ec:	e109      	b.n	800a302 <_malloc_r+0x282>
 800a0ee:	3302      	adds	r3, #2
 800a0f0:	4a8c      	ldr	r2, [pc, #560]	; (800a324 <_malloc_r+0x2a4>)
 800a0f2:	692e      	ldr	r6, [r5, #16]
 800a0f4:	4296      	cmp	r6, r2
 800a0f6:	4611      	mov	r1, r2
 800a0f8:	d06d      	beq.n	800a1d6 <_malloc_r+0x156>
 800a0fa:	6870      	ldr	r0, [r6, #4]
 800a0fc:	f020 0003 	bic.w	r0, r0, #3
 800a100:	1b07      	subs	r7, r0, r4
 800a102:	2f0f      	cmp	r7, #15
 800a104:	dd47      	ble.n	800a196 <_malloc_r+0x116>
 800a106:	1933      	adds	r3, r6, r4
 800a108:	f044 0401 	orr.w	r4, r4, #1
 800a10c:	6074      	str	r4, [r6, #4]
 800a10e:	616b      	str	r3, [r5, #20]
 800a110:	612b      	str	r3, [r5, #16]
 800a112:	60da      	str	r2, [r3, #12]
 800a114:	609a      	str	r2, [r3, #8]
 800a116:	f047 0201 	orr.w	r2, r7, #1
 800a11a:	605a      	str	r2, [r3, #4]
 800a11c:	5037      	str	r7, [r6, r0]
 800a11e:	e7e1      	b.n	800a0e4 <_malloc_r+0x64>
 800a120:	0a63      	lsrs	r3, r4, #9
 800a122:	d02a      	beq.n	800a17a <_malloc_r+0xfa>
 800a124:	2b04      	cmp	r3, #4
 800a126:	d812      	bhi.n	800a14e <_malloc_r+0xce>
 800a128:	09a3      	lsrs	r3, r4, #6
 800a12a:	3338      	adds	r3, #56	; 0x38
 800a12c:	1c5a      	adds	r2, r3, #1
 800a12e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a132:	f1a2 0008 	sub.w	r0, r2, #8
 800a136:	6856      	ldr	r6, [r2, #4]
 800a138:	4286      	cmp	r6, r0
 800a13a:	d006      	beq.n	800a14a <_malloc_r+0xca>
 800a13c:	6872      	ldr	r2, [r6, #4]
 800a13e:	f022 0203 	bic.w	r2, r2, #3
 800a142:	1b11      	subs	r1, r2, r4
 800a144:	290f      	cmp	r1, #15
 800a146:	dd1c      	ble.n	800a182 <_malloc_r+0x102>
 800a148:	3b01      	subs	r3, #1
 800a14a:	3301      	adds	r3, #1
 800a14c:	e7d0      	b.n	800a0f0 <_malloc_r+0x70>
 800a14e:	2b14      	cmp	r3, #20
 800a150:	d801      	bhi.n	800a156 <_malloc_r+0xd6>
 800a152:	335b      	adds	r3, #91	; 0x5b
 800a154:	e7ea      	b.n	800a12c <_malloc_r+0xac>
 800a156:	2b54      	cmp	r3, #84	; 0x54
 800a158:	d802      	bhi.n	800a160 <_malloc_r+0xe0>
 800a15a:	0b23      	lsrs	r3, r4, #12
 800a15c:	336e      	adds	r3, #110	; 0x6e
 800a15e:	e7e5      	b.n	800a12c <_malloc_r+0xac>
 800a160:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a164:	d802      	bhi.n	800a16c <_malloc_r+0xec>
 800a166:	0be3      	lsrs	r3, r4, #15
 800a168:	3377      	adds	r3, #119	; 0x77
 800a16a:	e7df      	b.n	800a12c <_malloc_r+0xac>
 800a16c:	f240 5254 	movw	r2, #1364	; 0x554
 800a170:	4293      	cmp	r3, r2
 800a172:	d804      	bhi.n	800a17e <_malloc_r+0xfe>
 800a174:	0ca3      	lsrs	r3, r4, #18
 800a176:	337c      	adds	r3, #124	; 0x7c
 800a178:	e7d8      	b.n	800a12c <_malloc_r+0xac>
 800a17a:	233f      	movs	r3, #63	; 0x3f
 800a17c:	e7d6      	b.n	800a12c <_malloc_r+0xac>
 800a17e:	237e      	movs	r3, #126	; 0x7e
 800a180:	e7d4      	b.n	800a12c <_malloc_r+0xac>
 800a182:	2900      	cmp	r1, #0
 800a184:	68f1      	ldr	r1, [r6, #12]
 800a186:	db04      	blt.n	800a192 <_malloc_r+0x112>
 800a188:	68b3      	ldr	r3, [r6, #8]
 800a18a:	60d9      	str	r1, [r3, #12]
 800a18c:	608b      	str	r3, [r1, #8]
 800a18e:	18b3      	adds	r3, r6, r2
 800a190:	e7a4      	b.n	800a0dc <_malloc_r+0x5c>
 800a192:	460e      	mov	r6, r1
 800a194:	e7d0      	b.n	800a138 <_malloc_r+0xb8>
 800a196:	2f00      	cmp	r7, #0
 800a198:	616a      	str	r2, [r5, #20]
 800a19a:	612a      	str	r2, [r5, #16]
 800a19c:	db05      	blt.n	800a1aa <_malloc_r+0x12a>
 800a19e:	4430      	add	r0, r6
 800a1a0:	6843      	ldr	r3, [r0, #4]
 800a1a2:	f043 0301 	orr.w	r3, r3, #1
 800a1a6:	6043      	str	r3, [r0, #4]
 800a1a8:	e79c      	b.n	800a0e4 <_malloc_r+0x64>
 800a1aa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a1ae:	d244      	bcs.n	800a23a <_malloc_r+0x1ba>
 800a1b0:	08c0      	lsrs	r0, r0, #3
 800a1b2:	1087      	asrs	r7, r0, #2
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	fa02 f707 	lsl.w	r7, r2, r7
 800a1ba:	686a      	ldr	r2, [r5, #4]
 800a1bc:	3001      	adds	r0, #1
 800a1be:	433a      	orrs	r2, r7
 800a1c0:	606a      	str	r2, [r5, #4]
 800a1c2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a1c6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a1ca:	60b7      	str	r7, [r6, #8]
 800a1cc:	3a08      	subs	r2, #8
 800a1ce:	60f2      	str	r2, [r6, #12]
 800a1d0:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a1d4:	60fe      	str	r6, [r7, #12]
 800a1d6:	2001      	movs	r0, #1
 800a1d8:	109a      	asrs	r2, r3, #2
 800a1da:	fa00 f202 	lsl.w	r2, r0, r2
 800a1de:	6868      	ldr	r0, [r5, #4]
 800a1e0:	4282      	cmp	r2, r0
 800a1e2:	f200 80a1 	bhi.w	800a328 <_malloc_r+0x2a8>
 800a1e6:	4202      	tst	r2, r0
 800a1e8:	d106      	bne.n	800a1f8 <_malloc_r+0x178>
 800a1ea:	f023 0303 	bic.w	r3, r3, #3
 800a1ee:	0052      	lsls	r2, r2, #1
 800a1f0:	4202      	tst	r2, r0
 800a1f2:	f103 0304 	add.w	r3, r3, #4
 800a1f6:	d0fa      	beq.n	800a1ee <_malloc_r+0x16e>
 800a1f8:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a1fc:	46e0      	mov	r8, ip
 800a1fe:	469e      	mov	lr, r3
 800a200:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a204:	4546      	cmp	r6, r8
 800a206:	d153      	bne.n	800a2b0 <_malloc_r+0x230>
 800a208:	f10e 0e01 	add.w	lr, lr, #1
 800a20c:	f01e 0f03 	tst.w	lr, #3
 800a210:	f108 0808 	add.w	r8, r8, #8
 800a214:	d1f4      	bne.n	800a200 <_malloc_r+0x180>
 800a216:	0798      	lsls	r0, r3, #30
 800a218:	d179      	bne.n	800a30e <_malloc_r+0x28e>
 800a21a:	686b      	ldr	r3, [r5, #4]
 800a21c:	ea23 0302 	bic.w	r3, r3, r2
 800a220:	606b      	str	r3, [r5, #4]
 800a222:	6868      	ldr	r0, [r5, #4]
 800a224:	0052      	lsls	r2, r2, #1
 800a226:	4282      	cmp	r2, r0
 800a228:	d87e      	bhi.n	800a328 <_malloc_r+0x2a8>
 800a22a:	2a00      	cmp	r2, #0
 800a22c:	d07c      	beq.n	800a328 <_malloc_r+0x2a8>
 800a22e:	4673      	mov	r3, lr
 800a230:	4202      	tst	r2, r0
 800a232:	d1e1      	bne.n	800a1f8 <_malloc_r+0x178>
 800a234:	3304      	adds	r3, #4
 800a236:	0052      	lsls	r2, r2, #1
 800a238:	e7fa      	b.n	800a230 <_malloc_r+0x1b0>
 800a23a:	0a42      	lsrs	r2, r0, #9
 800a23c:	2a04      	cmp	r2, #4
 800a23e:	d815      	bhi.n	800a26c <_malloc_r+0x1ec>
 800a240:	0982      	lsrs	r2, r0, #6
 800a242:	3238      	adds	r2, #56	; 0x38
 800a244:	1c57      	adds	r7, r2, #1
 800a246:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a24a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a24e:	45be      	cmp	lr, r7
 800a250:	d126      	bne.n	800a2a0 <_malloc_r+0x220>
 800a252:	2001      	movs	r0, #1
 800a254:	1092      	asrs	r2, r2, #2
 800a256:	fa00 f202 	lsl.w	r2, r0, r2
 800a25a:	6868      	ldr	r0, [r5, #4]
 800a25c:	4310      	orrs	r0, r2
 800a25e:	6068      	str	r0, [r5, #4]
 800a260:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a264:	60b7      	str	r7, [r6, #8]
 800a266:	f8ce 6008 	str.w	r6, [lr, #8]
 800a26a:	e7b3      	b.n	800a1d4 <_malloc_r+0x154>
 800a26c:	2a14      	cmp	r2, #20
 800a26e:	d801      	bhi.n	800a274 <_malloc_r+0x1f4>
 800a270:	325b      	adds	r2, #91	; 0x5b
 800a272:	e7e7      	b.n	800a244 <_malloc_r+0x1c4>
 800a274:	2a54      	cmp	r2, #84	; 0x54
 800a276:	d802      	bhi.n	800a27e <_malloc_r+0x1fe>
 800a278:	0b02      	lsrs	r2, r0, #12
 800a27a:	326e      	adds	r2, #110	; 0x6e
 800a27c:	e7e2      	b.n	800a244 <_malloc_r+0x1c4>
 800a27e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a282:	d802      	bhi.n	800a28a <_malloc_r+0x20a>
 800a284:	0bc2      	lsrs	r2, r0, #15
 800a286:	3277      	adds	r2, #119	; 0x77
 800a288:	e7dc      	b.n	800a244 <_malloc_r+0x1c4>
 800a28a:	f240 5754 	movw	r7, #1364	; 0x554
 800a28e:	42ba      	cmp	r2, r7
 800a290:	bf9a      	itte	ls
 800a292:	0c82      	lsrls	r2, r0, #18
 800a294:	327c      	addls	r2, #124	; 0x7c
 800a296:	227e      	movhi	r2, #126	; 0x7e
 800a298:	e7d4      	b.n	800a244 <_malloc_r+0x1c4>
 800a29a:	68bf      	ldr	r7, [r7, #8]
 800a29c:	45be      	cmp	lr, r7
 800a29e:	d004      	beq.n	800a2aa <_malloc_r+0x22a>
 800a2a0:	687a      	ldr	r2, [r7, #4]
 800a2a2:	f022 0203 	bic.w	r2, r2, #3
 800a2a6:	4290      	cmp	r0, r2
 800a2a8:	d3f7      	bcc.n	800a29a <_malloc_r+0x21a>
 800a2aa:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a2ae:	e7d7      	b.n	800a260 <_malloc_r+0x1e0>
 800a2b0:	6870      	ldr	r0, [r6, #4]
 800a2b2:	68f7      	ldr	r7, [r6, #12]
 800a2b4:	f020 0003 	bic.w	r0, r0, #3
 800a2b8:	eba0 0a04 	sub.w	sl, r0, r4
 800a2bc:	f1ba 0f0f 	cmp.w	sl, #15
 800a2c0:	dd10      	ble.n	800a2e4 <_malloc_r+0x264>
 800a2c2:	68b2      	ldr	r2, [r6, #8]
 800a2c4:	1933      	adds	r3, r6, r4
 800a2c6:	f044 0401 	orr.w	r4, r4, #1
 800a2ca:	6074      	str	r4, [r6, #4]
 800a2cc:	60d7      	str	r7, [r2, #12]
 800a2ce:	60ba      	str	r2, [r7, #8]
 800a2d0:	f04a 0201 	orr.w	r2, sl, #1
 800a2d4:	616b      	str	r3, [r5, #20]
 800a2d6:	612b      	str	r3, [r5, #16]
 800a2d8:	60d9      	str	r1, [r3, #12]
 800a2da:	6099      	str	r1, [r3, #8]
 800a2dc:	605a      	str	r2, [r3, #4]
 800a2de:	f846 a000 	str.w	sl, [r6, r0]
 800a2e2:	e6ff      	b.n	800a0e4 <_malloc_r+0x64>
 800a2e4:	f1ba 0f00 	cmp.w	sl, #0
 800a2e8:	db0f      	blt.n	800a30a <_malloc_r+0x28a>
 800a2ea:	4430      	add	r0, r6
 800a2ec:	6843      	ldr	r3, [r0, #4]
 800a2ee:	f043 0301 	orr.w	r3, r3, #1
 800a2f2:	6043      	str	r3, [r0, #4]
 800a2f4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a2f8:	4648      	mov	r0, r9
 800a2fa:	60df      	str	r7, [r3, #12]
 800a2fc:	60bb      	str	r3, [r7, #8]
 800a2fe:	f000 f8df 	bl	800a4c0 <__malloc_unlock>
 800a302:	4630      	mov	r0, r6
 800a304:	b003      	add	sp, #12
 800a306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30a:	463e      	mov	r6, r7
 800a30c:	e77a      	b.n	800a204 <_malloc_r+0x184>
 800a30e:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a312:	4584      	cmp	ip, r0
 800a314:	f103 33ff 	add.w	r3, r3, #4294967295
 800a318:	f43f af7d 	beq.w	800a216 <_malloc_r+0x196>
 800a31c:	e781      	b.n	800a222 <_malloc_r+0x1a2>
 800a31e:	bf00      	nop
 800a320:	200001c4 	.word	0x200001c4
 800a324:	200001cc 	.word	0x200001cc
 800a328:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a32c:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a330:	f026 0603 	bic.w	r6, r6, #3
 800a334:	42b4      	cmp	r4, r6
 800a336:	d803      	bhi.n	800a340 <_malloc_r+0x2c0>
 800a338:	1b33      	subs	r3, r6, r4
 800a33a:	2b0f      	cmp	r3, #15
 800a33c:	f300 8096 	bgt.w	800a46c <_malloc_r+0x3ec>
 800a340:	4a4f      	ldr	r2, [pc, #316]	; (800a480 <_malloc_r+0x400>)
 800a342:	6817      	ldr	r7, [r2, #0]
 800a344:	4a4f      	ldr	r2, [pc, #316]	; (800a484 <_malloc_r+0x404>)
 800a346:	6811      	ldr	r1, [r2, #0]
 800a348:	3710      	adds	r7, #16
 800a34a:	3101      	adds	r1, #1
 800a34c:	eb0b 0306 	add.w	r3, fp, r6
 800a350:	4427      	add	r7, r4
 800a352:	d005      	beq.n	800a360 <_malloc_r+0x2e0>
 800a354:	494c      	ldr	r1, [pc, #304]	; (800a488 <_malloc_r+0x408>)
 800a356:	3901      	subs	r1, #1
 800a358:	440f      	add	r7, r1
 800a35a:	3101      	adds	r1, #1
 800a35c:	4249      	negs	r1, r1
 800a35e:	400f      	ands	r7, r1
 800a360:	4639      	mov	r1, r7
 800a362:	4648      	mov	r0, r9
 800a364:	9201      	str	r2, [sp, #4]
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	f000 fb80 	bl	800aa6c <_sbrk_r>
 800a36c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a370:	4680      	mov	r8, r0
 800a372:	d056      	beq.n	800a422 <_malloc_r+0x3a2>
 800a374:	9b00      	ldr	r3, [sp, #0]
 800a376:	9a01      	ldr	r2, [sp, #4]
 800a378:	4283      	cmp	r3, r0
 800a37a:	d901      	bls.n	800a380 <_malloc_r+0x300>
 800a37c:	45ab      	cmp	fp, r5
 800a37e:	d150      	bne.n	800a422 <_malloc_r+0x3a2>
 800a380:	4842      	ldr	r0, [pc, #264]	; (800a48c <_malloc_r+0x40c>)
 800a382:	6801      	ldr	r1, [r0, #0]
 800a384:	4543      	cmp	r3, r8
 800a386:	eb07 0e01 	add.w	lr, r7, r1
 800a38a:	f8c0 e000 	str.w	lr, [r0]
 800a38e:	4940      	ldr	r1, [pc, #256]	; (800a490 <_malloc_r+0x410>)
 800a390:	4682      	mov	sl, r0
 800a392:	d113      	bne.n	800a3bc <_malloc_r+0x33c>
 800a394:	420b      	tst	r3, r1
 800a396:	d111      	bne.n	800a3bc <_malloc_r+0x33c>
 800a398:	68ab      	ldr	r3, [r5, #8]
 800a39a:	443e      	add	r6, r7
 800a39c:	f046 0601 	orr.w	r6, r6, #1
 800a3a0:	605e      	str	r6, [r3, #4]
 800a3a2:	4a3c      	ldr	r2, [pc, #240]	; (800a494 <_malloc_r+0x414>)
 800a3a4:	f8da 3000 	ldr.w	r3, [sl]
 800a3a8:	6811      	ldr	r1, [r2, #0]
 800a3aa:	428b      	cmp	r3, r1
 800a3ac:	bf88      	it	hi
 800a3ae:	6013      	strhi	r3, [r2, #0]
 800a3b0:	4a39      	ldr	r2, [pc, #228]	; (800a498 <_malloc_r+0x418>)
 800a3b2:	6811      	ldr	r1, [r2, #0]
 800a3b4:	428b      	cmp	r3, r1
 800a3b6:	bf88      	it	hi
 800a3b8:	6013      	strhi	r3, [r2, #0]
 800a3ba:	e032      	b.n	800a422 <_malloc_r+0x3a2>
 800a3bc:	6810      	ldr	r0, [r2, #0]
 800a3be:	3001      	adds	r0, #1
 800a3c0:	bf1b      	ittet	ne
 800a3c2:	eba8 0303 	subne.w	r3, r8, r3
 800a3c6:	4473      	addne	r3, lr
 800a3c8:	f8c2 8000 	streq.w	r8, [r2]
 800a3cc:	f8ca 3000 	strne.w	r3, [sl]
 800a3d0:	f018 0007 	ands.w	r0, r8, #7
 800a3d4:	bf1c      	itt	ne
 800a3d6:	f1c0 0008 	rsbne	r0, r0, #8
 800a3da:	4480      	addne	r8, r0
 800a3dc:	4b2a      	ldr	r3, [pc, #168]	; (800a488 <_malloc_r+0x408>)
 800a3de:	4447      	add	r7, r8
 800a3e0:	4418      	add	r0, r3
 800a3e2:	400f      	ands	r7, r1
 800a3e4:	1bc7      	subs	r7, r0, r7
 800a3e6:	4639      	mov	r1, r7
 800a3e8:	4648      	mov	r0, r9
 800a3ea:	f000 fb3f 	bl	800aa6c <_sbrk_r>
 800a3ee:	1c43      	adds	r3, r0, #1
 800a3f0:	bf08      	it	eq
 800a3f2:	4640      	moveq	r0, r8
 800a3f4:	f8da 3000 	ldr.w	r3, [sl]
 800a3f8:	f8c5 8008 	str.w	r8, [r5, #8]
 800a3fc:	bf08      	it	eq
 800a3fe:	2700      	moveq	r7, #0
 800a400:	eba0 0008 	sub.w	r0, r0, r8
 800a404:	443b      	add	r3, r7
 800a406:	4407      	add	r7, r0
 800a408:	f047 0701 	orr.w	r7, r7, #1
 800a40c:	45ab      	cmp	fp, r5
 800a40e:	f8ca 3000 	str.w	r3, [sl]
 800a412:	f8c8 7004 	str.w	r7, [r8, #4]
 800a416:	d0c4      	beq.n	800a3a2 <_malloc_r+0x322>
 800a418:	2e0f      	cmp	r6, #15
 800a41a:	d810      	bhi.n	800a43e <_malloc_r+0x3be>
 800a41c:	2301      	movs	r3, #1
 800a41e:	f8c8 3004 	str.w	r3, [r8, #4]
 800a422:	68ab      	ldr	r3, [r5, #8]
 800a424:	685a      	ldr	r2, [r3, #4]
 800a426:	f022 0203 	bic.w	r2, r2, #3
 800a42a:	4294      	cmp	r4, r2
 800a42c:	eba2 0304 	sub.w	r3, r2, r4
 800a430:	d801      	bhi.n	800a436 <_malloc_r+0x3b6>
 800a432:	2b0f      	cmp	r3, #15
 800a434:	dc1a      	bgt.n	800a46c <_malloc_r+0x3ec>
 800a436:	4648      	mov	r0, r9
 800a438:	f000 f842 	bl	800a4c0 <__malloc_unlock>
 800a43c:	e62d      	b.n	800a09a <_malloc_r+0x1a>
 800a43e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a442:	3e0c      	subs	r6, #12
 800a444:	f026 0607 	bic.w	r6, r6, #7
 800a448:	f003 0301 	and.w	r3, r3, #1
 800a44c:	4333      	orrs	r3, r6
 800a44e:	f8cb 3004 	str.w	r3, [fp, #4]
 800a452:	eb0b 0306 	add.w	r3, fp, r6
 800a456:	2205      	movs	r2, #5
 800a458:	2e0f      	cmp	r6, #15
 800a45a:	605a      	str	r2, [r3, #4]
 800a45c:	609a      	str	r2, [r3, #8]
 800a45e:	d9a0      	bls.n	800a3a2 <_malloc_r+0x322>
 800a460:	f10b 0108 	add.w	r1, fp, #8
 800a464:	4648      	mov	r0, r9
 800a466:	f000 fc0f 	bl	800ac88 <_free_r>
 800a46a:	e79a      	b.n	800a3a2 <_malloc_r+0x322>
 800a46c:	68ae      	ldr	r6, [r5, #8]
 800a46e:	f044 0201 	orr.w	r2, r4, #1
 800a472:	4434      	add	r4, r6
 800a474:	f043 0301 	orr.w	r3, r3, #1
 800a478:	6072      	str	r2, [r6, #4]
 800a47a:	60ac      	str	r4, [r5, #8]
 800a47c:	6063      	str	r3, [r4, #4]
 800a47e:	e631      	b.n	800a0e4 <_malloc_r+0x64>
 800a480:	20000a20 	.word	0x20000a20
 800a484:	200005cc 	.word	0x200005cc
 800a488:	00000080 	.word	0x00000080
 800a48c:	200009f0 	.word	0x200009f0
 800a490:	0000007f 	.word	0x0000007f
 800a494:	20000a18 	.word	0x20000a18
 800a498:	20000a1c 	.word	0x20000a1c

0800a49c <memcpy>:
 800a49c:	b510      	push	{r4, lr}
 800a49e:	1e43      	subs	r3, r0, #1
 800a4a0:	440a      	add	r2, r1
 800a4a2:	4291      	cmp	r1, r2
 800a4a4:	d100      	bne.n	800a4a8 <memcpy+0xc>
 800a4a6:	bd10      	pop	{r4, pc}
 800a4a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4b0:	e7f7      	b.n	800a4a2 <memcpy+0x6>
	...

0800a4b4 <__malloc_lock>:
 800a4b4:	4801      	ldr	r0, [pc, #4]	; (800a4bc <__malloc_lock+0x8>)
 800a4b6:	f000 bca3 	b.w	800ae00 <__retarget_lock_acquire_recursive>
 800a4ba:	bf00      	nop
 800a4bc:	20000d64 	.word	0x20000d64

0800a4c0 <__malloc_unlock>:
 800a4c0:	4801      	ldr	r0, [pc, #4]	; (800a4c8 <__malloc_unlock+0x8>)
 800a4c2:	f000 bc9e 	b.w	800ae02 <__retarget_lock_release_recursive>
 800a4c6:	bf00      	nop
 800a4c8:	20000d64 	.word	0x20000d64

0800a4cc <_Balloc>:
 800a4cc:	b570      	push	{r4, r5, r6, lr}
 800a4ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4d0:	4604      	mov	r4, r0
 800a4d2:	460e      	mov	r6, r1
 800a4d4:	b93d      	cbnz	r5, 800a4e6 <_Balloc+0x1a>
 800a4d6:	2010      	movs	r0, #16
 800a4d8:	f7ff fdca 	bl	800a070 <malloc>
 800a4dc:	6260      	str	r0, [r4, #36]	; 0x24
 800a4de:	6045      	str	r5, [r0, #4]
 800a4e0:	6085      	str	r5, [r0, #8]
 800a4e2:	6005      	str	r5, [r0, #0]
 800a4e4:	60c5      	str	r5, [r0, #12]
 800a4e6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a4e8:	68eb      	ldr	r3, [r5, #12]
 800a4ea:	b183      	cbz	r3, 800a50e <_Balloc+0x42>
 800a4ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4ee:	68db      	ldr	r3, [r3, #12]
 800a4f0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a4f4:	b9b8      	cbnz	r0, 800a526 <_Balloc+0x5a>
 800a4f6:	2101      	movs	r1, #1
 800a4f8:	fa01 f506 	lsl.w	r5, r1, r6
 800a4fc:	1d6a      	adds	r2, r5, #5
 800a4fe:	0092      	lsls	r2, r2, #2
 800a500:	4620      	mov	r0, r4
 800a502:	f000 fb3d 	bl	800ab80 <_calloc_r>
 800a506:	b160      	cbz	r0, 800a522 <_Balloc+0x56>
 800a508:	6046      	str	r6, [r0, #4]
 800a50a:	6085      	str	r5, [r0, #8]
 800a50c:	e00e      	b.n	800a52c <_Balloc+0x60>
 800a50e:	2221      	movs	r2, #33	; 0x21
 800a510:	2104      	movs	r1, #4
 800a512:	4620      	mov	r0, r4
 800a514:	f000 fb34 	bl	800ab80 <_calloc_r>
 800a518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a51a:	60e8      	str	r0, [r5, #12]
 800a51c:	68db      	ldr	r3, [r3, #12]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1e4      	bne.n	800a4ec <_Balloc+0x20>
 800a522:	2000      	movs	r0, #0
 800a524:	bd70      	pop	{r4, r5, r6, pc}
 800a526:	6802      	ldr	r2, [r0, #0]
 800a528:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a52c:	2300      	movs	r3, #0
 800a52e:	6103      	str	r3, [r0, #16]
 800a530:	60c3      	str	r3, [r0, #12]
 800a532:	bd70      	pop	{r4, r5, r6, pc}

0800a534 <_Bfree>:
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a538:	4606      	mov	r6, r0
 800a53a:	460d      	mov	r5, r1
 800a53c:	b93c      	cbnz	r4, 800a54e <_Bfree+0x1a>
 800a53e:	2010      	movs	r0, #16
 800a540:	f7ff fd96 	bl	800a070 <malloc>
 800a544:	6270      	str	r0, [r6, #36]	; 0x24
 800a546:	6044      	str	r4, [r0, #4]
 800a548:	6084      	str	r4, [r0, #8]
 800a54a:	6004      	str	r4, [r0, #0]
 800a54c:	60c4      	str	r4, [r0, #12]
 800a54e:	b13d      	cbz	r5, 800a560 <_Bfree+0x2c>
 800a550:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a552:	686a      	ldr	r2, [r5, #4]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a55a:	6029      	str	r1, [r5, #0]
 800a55c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a560:	bd70      	pop	{r4, r5, r6, pc}

0800a562 <__multadd>:
 800a562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a566:	690d      	ldr	r5, [r1, #16]
 800a568:	461f      	mov	r7, r3
 800a56a:	4606      	mov	r6, r0
 800a56c:	460c      	mov	r4, r1
 800a56e:	f101 0e14 	add.w	lr, r1, #20
 800a572:	2300      	movs	r3, #0
 800a574:	f8de 0000 	ldr.w	r0, [lr]
 800a578:	b281      	uxth	r1, r0
 800a57a:	fb02 7101 	mla	r1, r2, r1, r7
 800a57e:	0c0f      	lsrs	r7, r1, #16
 800a580:	0c00      	lsrs	r0, r0, #16
 800a582:	fb02 7000 	mla	r0, r2, r0, r7
 800a586:	b289      	uxth	r1, r1
 800a588:	3301      	adds	r3, #1
 800a58a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a58e:	429d      	cmp	r5, r3
 800a590:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a594:	f84e 1b04 	str.w	r1, [lr], #4
 800a598:	dcec      	bgt.n	800a574 <__multadd+0x12>
 800a59a:	b1d7      	cbz	r7, 800a5d2 <__multadd+0x70>
 800a59c:	68a3      	ldr	r3, [r4, #8]
 800a59e:	429d      	cmp	r5, r3
 800a5a0:	db12      	blt.n	800a5c8 <__multadd+0x66>
 800a5a2:	6861      	ldr	r1, [r4, #4]
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	3101      	adds	r1, #1
 800a5a8:	f7ff ff90 	bl	800a4cc <_Balloc>
 800a5ac:	6922      	ldr	r2, [r4, #16]
 800a5ae:	3202      	adds	r2, #2
 800a5b0:	f104 010c 	add.w	r1, r4, #12
 800a5b4:	4680      	mov	r8, r0
 800a5b6:	0092      	lsls	r2, r2, #2
 800a5b8:	300c      	adds	r0, #12
 800a5ba:	f7ff ff6f 	bl	800a49c <memcpy>
 800a5be:	4621      	mov	r1, r4
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	f7ff ffb7 	bl	800a534 <_Bfree>
 800a5c6:	4644      	mov	r4, r8
 800a5c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5cc:	3501      	adds	r5, #1
 800a5ce:	615f      	str	r7, [r3, #20]
 800a5d0:	6125      	str	r5, [r4, #16]
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a5d8 <__hi0bits>:
 800a5d8:	0c02      	lsrs	r2, r0, #16
 800a5da:	0412      	lsls	r2, r2, #16
 800a5dc:	4603      	mov	r3, r0
 800a5de:	b9b2      	cbnz	r2, 800a60e <__hi0bits+0x36>
 800a5e0:	0403      	lsls	r3, r0, #16
 800a5e2:	2010      	movs	r0, #16
 800a5e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a5e8:	bf04      	itt	eq
 800a5ea:	021b      	lsleq	r3, r3, #8
 800a5ec:	3008      	addeq	r0, #8
 800a5ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a5f2:	bf04      	itt	eq
 800a5f4:	011b      	lsleq	r3, r3, #4
 800a5f6:	3004      	addeq	r0, #4
 800a5f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a5fc:	bf04      	itt	eq
 800a5fe:	009b      	lsleq	r3, r3, #2
 800a600:	3002      	addeq	r0, #2
 800a602:	2b00      	cmp	r3, #0
 800a604:	db06      	blt.n	800a614 <__hi0bits+0x3c>
 800a606:	005b      	lsls	r3, r3, #1
 800a608:	d503      	bpl.n	800a612 <__hi0bits+0x3a>
 800a60a:	3001      	adds	r0, #1
 800a60c:	4770      	bx	lr
 800a60e:	2000      	movs	r0, #0
 800a610:	e7e8      	b.n	800a5e4 <__hi0bits+0xc>
 800a612:	2020      	movs	r0, #32
 800a614:	4770      	bx	lr

0800a616 <__lo0bits>:
 800a616:	6803      	ldr	r3, [r0, #0]
 800a618:	f013 0207 	ands.w	r2, r3, #7
 800a61c:	4601      	mov	r1, r0
 800a61e:	d00b      	beq.n	800a638 <__lo0bits+0x22>
 800a620:	07da      	lsls	r2, r3, #31
 800a622:	d423      	bmi.n	800a66c <__lo0bits+0x56>
 800a624:	0798      	lsls	r0, r3, #30
 800a626:	bf49      	itett	mi
 800a628:	085b      	lsrmi	r3, r3, #1
 800a62a:	089b      	lsrpl	r3, r3, #2
 800a62c:	2001      	movmi	r0, #1
 800a62e:	600b      	strmi	r3, [r1, #0]
 800a630:	bf5c      	itt	pl
 800a632:	600b      	strpl	r3, [r1, #0]
 800a634:	2002      	movpl	r0, #2
 800a636:	4770      	bx	lr
 800a638:	b298      	uxth	r0, r3
 800a63a:	b9a8      	cbnz	r0, 800a668 <__lo0bits+0x52>
 800a63c:	0c1b      	lsrs	r3, r3, #16
 800a63e:	2010      	movs	r0, #16
 800a640:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a644:	bf04      	itt	eq
 800a646:	0a1b      	lsreq	r3, r3, #8
 800a648:	3008      	addeq	r0, #8
 800a64a:	071a      	lsls	r2, r3, #28
 800a64c:	bf04      	itt	eq
 800a64e:	091b      	lsreq	r3, r3, #4
 800a650:	3004      	addeq	r0, #4
 800a652:	079a      	lsls	r2, r3, #30
 800a654:	bf04      	itt	eq
 800a656:	089b      	lsreq	r3, r3, #2
 800a658:	3002      	addeq	r0, #2
 800a65a:	07da      	lsls	r2, r3, #31
 800a65c:	d402      	bmi.n	800a664 <__lo0bits+0x4e>
 800a65e:	085b      	lsrs	r3, r3, #1
 800a660:	d006      	beq.n	800a670 <__lo0bits+0x5a>
 800a662:	3001      	adds	r0, #1
 800a664:	600b      	str	r3, [r1, #0]
 800a666:	4770      	bx	lr
 800a668:	4610      	mov	r0, r2
 800a66a:	e7e9      	b.n	800a640 <__lo0bits+0x2a>
 800a66c:	2000      	movs	r0, #0
 800a66e:	4770      	bx	lr
 800a670:	2020      	movs	r0, #32
 800a672:	4770      	bx	lr

0800a674 <__i2b>:
 800a674:	b510      	push	{r4, lr}
 800a676:	460c      	mov	r4, r1
 800a678:	2101      	movs	r1, #1
 800a67a:	f7ff ff27 	bl	800a4cc <_Balloc>
 800a67e:	2201      	movs	r2, #1
 800a680:	6144      	str	r4, [r0, #20]
 800a682:	6102      	str	r2, [r0, #16]
 800a684:	bd10      	pop	{r4, pc}

0800a686 <__multiply>:
 800a686:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a68a:	4614      	mov	r4, r2
 800a68c:	690a      	ldr	r2, [r1, #16]
 800a68e:	6923      	ldr	r3, [r4, #16]
 800a690:	429a      	cmp	r2, r3
 800a692:	bfb8      	it	lt
 800a694:	460b      	movlt	r3, r1
 800a696:	4689      	mov	r9, r1
 800a698:	bfbc      	itt	lt
 800a69a:	46a1      	movlt	r9, r4
 800a69c:	461c      	movlt	r4, r3
 800a69e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a6a2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a6a6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a6aa:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a6ae:	eb07 060a 	add.w	r6, r7, sl
 800a6b2:	429e      	cmp	r6, r3
 800a6b4:	bfc8      	it	gt
 800a6b6:	3101      	addgt	r1, #1
 800a6b8:	f7ff ff08 	bl	800a4cc <_Balloc>
 800a6bc:	f100 0514 	add.w	r5, r0, #20
 800a6c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a6c4:	462b      	mov	r3, r5
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	4543      	cmp	r3, r8
 800a6ca:	d316      	bcc.n	800a6fa <__multiply+0x74>
 800a6cc:	f104 0214 	add.w	r2, r4, #20
 800a6d0:	f109 0114 	add.w	r1, r9, #20
 800a6d4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800a6d8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a6dc:	9301      	str	r3, [sp, #4]
 800a6de:	9c01      	ldr	r4, [sp, #4]
 800a6e0:	4294      	cmp	r4, r2
 800a6e2:	4613      	mov	r3, r2
 800a6e4:	d80c      	bhi.n	800a700 <__multiply+0x7a>
 800a6e6:	2e00      	cmp	r6, #0
 800a6e8:	dd03      	ble.n	800a6f2 <__multiply+0x6c>
 800a6ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d054      	beq.n	800a79c <__multiply+0x116>
 800a6f2:	6106      	str	r6, [r0, #16]
 800a6f4:	b003      	add	sp, #12
 800a6f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6fa:	f843 2b04 	str.w	r2, [r3], #4
 800a6fe:	e7e3      	b.n	800a6c8 <__multiply+0x42>
 800a700:	f8b3 a000 	ldrh.w	sl, [r3]
 800a704:	3204      	adds	r2, #4
 800a706:	f1ba 0f00 	cmp.w	sl, #0
 800a70a:	d020      	beq.n	800a74e <__multiply+0xc8>
 800a70c:	46ae      	mov	lr, r5
 800a70e:	4689      	mov	r9, r1
 800a710:	f04f 0c00 	mov.w	ip, #0
 800a714:	f859 4b04 	ldr.w	r4, [r9], #4
 800a718:	f8be b000 	ldrh.w	fp, [lr]
 800a71c:	b2a3      	uxth	r3, r4
 800a71e:	fb0a b303 	mla	r3, sl, r3, fp
 800a722:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800a726:	f8de 4000 	ldr.w	r4, [lr]
 800a72a:	4463      	add	r3, ip
 800a72c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a730:	fb0a c40b 	mla	r4, sl, fp, ip
 800a734:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a738:	b29b      	uxth	r3, r3
 800a73a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a73e:	454f      	cmp	r7, r9
 800a740:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a744:	f84e 3b04 	str.w	r3, [lr], #4
 800a748:	d8e4      	bhi.n	800a714 <__multiply+0x8e>
 800a74a:	f8ce c000 	str.w	ip, [lr]
 800a74e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800a752:	f1b9 0f00 	cmp.w	r9, #0
 800a756:	d01f      	beq.n	800a798 <__multiply+0x112>
 800a758:	682b      	ldr	r3, [r5, #0]
 800a75a:	46ae      	mov	lr, r5
 800a75c:	468c      	mov	ip, r1
 800a75e:	f04f 0a00 	mov.w	sl, #0
 800a762:	f8bc 4000 	ldrh.w	r4, [ip]
 800a766:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a76a:	fb09 b404 	mla	r4, r9, r4, fp
 800a76e:	44a2      	add	sl, r4
 800a770:	b29b      	uxth	r3, r3
 800a772:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a776:	f84e 3b04 	str.w	r3, [lr], #4
 800a77a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a77e:	f8be 4000 	ldrh.w	r4, [lr]
 800a782:	0c1b      	lsrs	r3, r3, #16
 800a784:	fb09 4303 	mla	r3, r9, r3, r4
 800a788:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800a78c:	4567      	cmp	r7, ip
 800a78e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a792:	d8e6      	bhi.n	800a762 <__multiply+0xdc>
 800a794:	f8ce 3000 	str.w	r3, [lr]
 800a798:	3504      	adds	r5, #4
 800a79a:	e7a0      	b.n	800a6de <__multiply+0x58>
 800a79c:	3e01      	subs	r6, #1
 800a79e:	e7a2      	b.n	800a6e6 <__multiply+0x60>

0800a7a0 <__pow5mult>:
 800a7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7a4:	4615      	mov	r5, r2
 800a7a6:	f012 0203 	ands.w	r2, r2, #3
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	460f      	mov	r7, r1
 800a7ae:	d007      	beq.n	800a7c0 <__pow5mult+0x20>
 800a7b0:	3a01      	subs	r2, #1
 800a7b2:	4c21      	ldr	r4, [pc, #132]	; (800a838 <__pow5mult+0x98>)
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a7ba:	f7ff fed2 	bl	800a562 <__multadd>
 800a7be:	4607      	mov	r7, r0
 800a7c0:	10ad      	asrs	r5, r5, #2
 800a7c2:	d035      	beq.n	800a830 <__pow5mult+0x90>
 800a7c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a7c6:	b93c      	cbnz	r4, 800a7d8 <__pow5mult+0x38>
 800a7c8:	2010      	movs	r0, #16
 800a7ca:	f7ff fc51 	bl	800a070 <malloc>
 800a7ce:	6270      	str	r0, [r6, #36]	; 0x24
 800a7d0:	6044      	str	r4, [r0, #4]
 800a7d2:	6084      	str	r4, [r0, #8]
 800a7d4:	6004      	str	r4, [r0, #0]
 800a7d6:	60c4      	str	r4, [r0, #12]
 800a7d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a7dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a7e0:	b94c      	cbnz	r4, 800a7f6 <__pow5mult+0x56>
 800a7e2:	f240 2171 	movw	r1, #625	; 0x271
 800a7e6:	4630      	mov	r0, r6
 800a7e8:	f7ff ff44 	bl	800a674 <__i2b>
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	6003      	str	r3, [r0, #0]
 800a7f6:	f04f 0800 	mov.w	r8, #0
 800a7fa:	07eb      	lsls	r3, r5, #31
 800a7fc:	d50a      	bpl.n	800a814 <__pow5mult+0x74>
 800a7fe:	4639      	mov	r1, r7
 800a800:	4622      	mov	r2, r4
 800a802:	4630      	mov	r0, r6
 800a804:	f7ff ff3f 	bl	800a686 <__multiply>
 800a808:	4639      	mov	r1, r7
 800a80a:	4681      	mov	r9, r0
 800a80c:	4630      	mov	r0, r6
 800a80e:	f7ff fe91 	bl	800a534 <_Bfree>
 800a812:	464f      	mov	r7, r9
 800a814:	106d      	asrs	r5, r5, #1
 800a816:	d00b      	beq.n	800a830 <__pow5mult+0x90>
 800a818:	6820      	ldr	r0, [r4, #0]
 800a81a:	b938      	cbnz	r0, 800a82c <__pow5mult+0x8c>
 800a81c:	4622      	mov	r2, r4
 800a81e:	4621      	mov	r1, r4
 800a820:	4630      	mov	r0, r6
 800a822:	f7ff ff30 	bl	800a686 <__multiply>
 800a826:	6020      	str	r0, [r4, #0]
 800a828:	f8c0 8000 	str.w	r8, [r0]
 800a82c:	4604      	mov	r4, r0
 800a82e:	e7e4      	b.n	800a7fa <__pow5mult+0x5a>
 800a830:	4638      	mov	r0, r7
 800a832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a836:	bf00      	nop
 800a838:	0800b6c0 	.word	0x0800b6c0

0800a83c <__lshift>:
 800a83c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a840:	460c      	mov	r4, r1
 800a842:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a846:	6923      	ldr	r3, [r4, #16]
 800a848:	6849      	ldr	r1, [r1, #4]
 800a84a:	eb0a 0903 	add.w	r9, sl, r3
 800a84e:	68a3      	ldr	r3, [r4, #8]
 800a850:	4607      	mov	r7, r0
 800a852:	4616      	mov	r6, r2
 800a854:	f109 0501 	add.w	r5, r9, #1
 800a858:	42ab      	cmp	r3, r5
 800a85a:	db31      	blt.n	800a8c0 <__lshift+0x84>
 800a85c:	4638      	mov	r0, r7
 800a85e:	f7ff fe35 	bl	800a4cc <_Balloc>
 800a862:	2200      	movs	r2, #0
 800a864:	4680      	mov	r8, r0
 800a866:	f100 0314 	add.w	r3, r0, #20
 800a86a:	4611      	mov	r1, r2
 800a86c:	4552      	cmp	r2, sl
 800a86e:	db2a      	blt.n	800a8c6 <__lshift+0x8a>
 800a870:	6920      	ldr	r0, [r4, #16]
 800a872:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a876:	f104 0114 	add.w	r1, r4, #20
 800a87a:	f016 021f 	ands.w	r2, r6, #31
 800a87e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a882:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800a886:	d022      	beq.n	800a8ce <__lshift+0x92>
 800a888:	f1c2 0c20 	rsb	ip, r2, #32
 800a88c:	2000      	movs	r0, #0
 800a88e:	680e      	ldr	r6, [r1, #0]
 800a890:	4096      	lsls	r6, r2
 800a892:	4330      	orrs	r0, r6
 800a894:	f843 0b04 	str.w	r0, [r3], #4
 800a898:	f851 0b04 	ldr.w	r0, [r1], #4
 800a89c:	458e      	cmp	lr, r1
 800a89e:	fa20 f00c 	lsr.w	r0, r0, ip
 800a8a2:	d8f4      	bhi.n	800a88e <__lshift+0x52>
 800a8a4:	6018      	str	r0, [r3, #0]
 800a8a6:	b108      	cbz	r0, 800a8ac <__lshift+0x70>
 800a8a8:	f109 0502 	add.w	r5, r9, #2
 800a8ac:	3d01      	subs	r5, #1
 800a8ae:	4638      	mov	r0, r7
 800a8b0:	f8c8 5010 	str.w	r5, [r8, #16]
 800a8b4:	4621      	mov	r1, r4
 800a8b6:	f7ff fe3d 	bl	800a534 <_Bfree>
 800a8ba:	4640      	mov	r0, r8
 800a8bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8c0:	3101      	adds	r1, #1
 800a8c2:	005b      	lsls	r3, r3, #1
 800a8c4:	e7c8      	b.n	800a858 <__lshift+0x1c>
 800a8c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a8ca:	3201      	adds	r2, #1
 800a8cc:	e7ce      	b.n	800a86c <__lshift+0x30>
 800a8ce:	3b04      	subs	r3, #4
 800a8d0:	f851 2b04 	ldr.w	r2, [r1], #4
 800a8d4:	f843 2f04 	str.w	r2, [r3, #4]!
 800a8d8:	458e      	cmp	lr, r1
 800a8da:	d8f9      	bhi.n	800a8d0 <__lshift+0x94>
 800a8dc:	e7e6      	b.n	800a8ac <__lshift+0x70>

0800a8de <__mcmp>:
 800a8de:	6903      	ldr	r3, [r0, #16]
 800a8e0:	690a      	ldr	r2, [r1, #16]
 800a8e2:	1a9b      	subs	r3, r3, r2
 800a8e4:	b530      	push	{r4, r5, lr}
 800a8e6:	d10c      	bne.n	800a902 <__mcmp+0x24>
 800a8e8:	0092      	lsls	r2, r2, #2
 800a8ea:	3014      	adds	r0, #20
 800a8ec:	3114      	adds	r1, #20
 800a8ee:	1884      	adds	r4, r0, r2
 800a8f0:	4411      	add	r1, r2
 800a8f2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a8f6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a8fa:	4295      	cmp	r5, r2
 800a8fc:	d003      	beq.n	800a906 <__mcmp+0x28>
 800a8fe:	d305      	bcc.n	800a90c <__mcmp+0x2e>
 800a900:	2301      	movs	r3, #1
 800a902:	4618      	mov	r0, r3
 800a904:	bd30      	pop	{r4, r5, pc}
 800a906:	42a0      	cmp	r0, r4
 800a908:	d3f3      	bcc.n	800a8f2 <__mcmp+0x14>
 800a90a:	e7fa      	b.n	800a902 <__mcmp+0x24>
 800a90c:	f04f 33ff 	mov.w	r3, #4294967295
 800a910:	e7f7      	b.n	800a902 <__mcmp+0x24>

0800a912 <__mdiff>:
 800a912:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a916:	460d      	mov	r5, r1
 800a918:	4607      	mov	r7, r0
 800a91a:	4611      	mov	r1, r2
 800a91c:	4628      	mov	r0, r5
 800a91e:	4614      	mov	r4, r2
 800a920:	f7ff ffdd 	bl	800a8de <__mcmp>
 800a924:	1e06      	subs	r6, r0, #0
 800a926:	d108      	bne.n	800a93a <__mdiff+0x28>
 800a928:	4631      	mov	r1, r6
 800a92a:	4638      	mov	r0, r7
 800a92c:	f7ff fdce 	bl	800a4cc <_Balloc>
 800a930:	2301      	movs	r3, #1
 800a932:	6103      	str	r3, [r0, #16]
 800a934:	6146      	str	r6, [r0, #20]
 800a936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a93a:	bfa4      	itt	ge
 800a93c:	4623      	movge	r3, r4
 800a93e:	462c      	movge	r4, r5
 800a940:	4638      	mov	r0, r7
 800a942:	6861      	ldr	r1, [r4, #4]
 800a944:	bfa6      	itte	ge
 800a946:	461d      	movge	r5, r3
 800a948:	2600      	movge	r6, #0
 800a94a:	2601      	movlt	r6, #1
 800a94c:	f7ff fdbe 	bl	800a4cc <_Balloc>
 800a950:	692b      	ldr	r3, [r5, #16]
 800a952:	60c6      	str	r6, [r0, #12]
 800a954:	6926      	ldr	r6, [r4, #16]
 800a956:	f105 0914 	add.w	r9, r5, #20
 800a95a:	f104 0214 	add.w	r2, r4, #20
 800a95e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a962:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a966:	f100 0514 	add.w	r5, r0, #20
 800a96a:	f04f 0c00 	mov.w	ip, #0
 800a96e:	f852 ab04 	ldr.w	sl, [r2], #4
 800a972:	f859 4b04 	ldr.w	r4, [r9], #4
 800a976:	fa1c f18a 	uxtah	r1, ip, sl
 800a97a:	b2a3      	uxth	r3, r4
 800a97c:	1ac9      	subs	r1, r1, r3
 800a97e:	0c23      	lsrs	r3, r4, #16
 800a980:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a984:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a988:	b289      	uxth	r1, r1
 800a98a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a98e:	45c8      	cmp	r8, r9
 800a990:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a994:	4696      	mov	lr, r2
 800a996:	f845 3b04 	str.w	r3, [r5], #4
 800a99a:	d8e8      	bhi.n	800a96e <__mdiff+0x5c>
 800a99c:	45be      	cmp	lr, r7
 800a99e:	d305      	bcc.n	800a9ac <__mdiff+0x9a>
 800a9a0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a9a4:	b18b      	cbz	r3, 800a9ca <__mdiff+0xb8>
 800a9a6:	6106      	str	r6, [r0, #16]
 800a9a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9ac:	f85e 1b04 	ldr.w	r1, [lr], #4
 800a9b0:	fa1c f381 	uxtah	r3, ip, r1
 800a9b4:	141a      	asrs	r2, r3, #16
 800a9b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a9c4:	f845 3b04 	str.w	r3, [r5], #4
 800a9c8:	e7e8      	b.n	800a99c <__mdiff+0x8a>
 800a9ca:	3e01      	subs	r6, #1
 800a9cc:	e7e8      	b.n	800a9a0 <__mdiff+0x8e>

0800a9ce <__d2b>:
 800a9ce:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a9d2:	460e      	mov	r6, r1
 800a9d4:	2101      	movs	r1, #1
 800a9d6:	ec59 8b10 	vmov	r8, r9, d0
 800a9da:	4615      	mov	r5, r2
 800a9dc:	f7ff fd76 	bl	800a4cc <_Balloc>
 800a9e0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a9e4:	4607      	mov	r7, r0
 800a9e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9ea:	bb34      	cbnz	r4, 800aa3a <__d2b+0x6c>
 800a9ec:	9301      	str	r3, [sp, #4]
 800a9ee:	f1b8 0f00 	cmp.w	r8, #0
 800a9f2:	d027      	beq.n	800aa44 <__d2b+0x76>
 800a9f4:	a802      	add	r0, sp, #8
 800a9f6:	f840 8d08 	str.w	r8, [r0, #-8]!
 800a9fa:	f7ff fe0c 	bl	800a616 <__lo0bits>
 800a9fe:	9900      	ldr	r1, [sp, #0]
 800aa00:	b1f0      	cbz	r0, 800aa40 <__d2b+0x72>
 800aa02:	9a01      	ldr	r2, [sp, #4]
 800aa04:	f1c0 0320 	rsb	r3, r0, #32
 800aa08:	fa02 f303 	lsl.w	r3, r2, r3
 800aa0c:	430b      	orrs	r3, r1
 800aa0e:	40c2      	lsrs	r2, r0
 800aa10:	617b      	str	r3, [r7, #20]
 800aa12:	9201      	str	r2, [sp, #4]
 800aa14:	9b01      	ldr	r3, [sp, #4]
 800aa16:	61bb      	str	r3, [r7, #24]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	bf14      	ite	ne
 800aa1c:	2102      	movne	r1, #2
 800aa1e:	2101      	moveq	r1, #1
 800aa20:	6139      	str	r1, [r7, #16]
 800aa22:	b1c4      	cbz	r4, 800aa56 <__d2b+0x88>
 800aa24:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800aa28:	4404      	add	r4, r0
 800aa2a:	6034      	str	r4, [r6, #0]
 800aa2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aa30:	6028      	str	r0, [r5, #0]
 800aa32:	4638      	mov	r0, r7
 800aa34:	b003      	add	sp, #12
 800aa36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa3e:	e7d5      	b.n	800a9ec <__d2b+0x1e>
 800aa40:	6179      	str	r1, [r7, #20]
 800aa42:	e7e7      	b.n	800aa14 <__d2b+0x46>
 800aa44:	a801      	add	r0, sp, #4
 800aa46:	f7ff fde6 	bl	800a616 <__lo0bits>
 800aa4a:	9b01      	ldr	r3, [sp, #4]
 800aa4c:	617b      	str	r3, [r7, #20]
 800aa4e:	2101      	movs	r1, #1
 800aa50:	6139      	str	r1, [r7, #16]
 800aa52:	3020      	adds	r0, #32
 800aa54:	e7e5      	b.n	800aa22 <__d2b+0x54>
 800aa56:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800aa5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa5e:	6030      	str	r0, [r6, #0]
 800aa60:	6918      	ldr	r0, [r3, #16]
 800aa62:	f7ff fdb9 	bl	800a5d8 <__hi0bits>
 800aa66:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800aa6a:	e7e1      	b.n	800aa30 <__d2b+0x62>

0800aa6c <_sbrk_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	4c06      	ldr	r4, [pc, #24]	; (800aa88 <_sbrk_r+0x1c>)
 800aa70:	2300      	movs	r3, #0
 800aa72:	4605      	mov	r5, r0
 800aa74:	4608      	mov	r0, r1
 800aa76:	6023      	str	r3, [r4, #0]
 800aa78:	f000 fb86 	bl	800b188 <_sbrk>
 800aa7c:	1c43      	adds	r3, r0, #1
 800aa7e:	d102      	bne.n	800aa86 <_sbrk_r+0x1a>
 800aa80:	6823      	ldr	r3, [r4, #0]
 800aa82:	b103      	cbz	r3, 800aa86 <_sbrk_r+0x1a>
 800aa84:	602b      	str	r3, [r5, #0]
 800aa86:	bd38      	pop	{r3, r4, r5, pc}
 800aa88:	20000d6c 	.word	0x20000d6c

0800aa8c <__ssprint_r>:
 800aa8c:	6893      	ldr	r3, [r2, #8]
 800aa8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa92:	4681      	mov	r9, r0
 800aa94:	460c      	mov	r4, r1
 800aa96:	4617      	mov	r7, r2
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d060      	beq.n	800ab5e <__ssprint_r+0xd2>
 800aa9c:	f04f 0b00 	mov.w	fp, #0
 800aaa0:	f8d2 a000 	ldr.w	sl, [r2]
 800aaa4:	465e      	mov	r6, fp
 800aaa6:	b356      	cbz	r6, 800aafe <__ssprint_r+0x72>
 800aaa8:	68a3      	ldr	r3, [r4, #8]
 800aaaa:	429e      	cmp	r6, r3
 800aaac:	d344      	bcc.n	800ab38 <__ssprint_r+0xac>
 800aaae:	89a2      	ldrh	r2, [r4, #12]
 800aab0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aab4:	d03e      	beq.n	800ab34 <__ssprint_r+0xa8>
 800aab6:	6825      	ldr	r5, [r4, #0]
 800aab8:	6921      	ldr	r1, [r4, #16]
 800aaba:	eba5 0801 	sub.w	r8, r5, r1
 800aabe:	6965      	ldr	r5, [r4, #20]
 800aac0:	2302      	movs	r3, #2
 800aac2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aac6:	fb95 f5f3 	sdiv	r5, r5, r3
 800aaca:	f108 0301 	add.w	r3, r8, #1
 800aace:	4433      	add	r3, r6
 800aad0:	429d      	cmp	r5, r3
 800aad2:	bf38      	it	cc
 800aad4:	461d      	movcc	r5, r3
 800aad6:	0553      	lsls	r3, r2, #21
 800aad8:	d546      	bpl.n	800ab68 <__ssprint_r+0xdc>
 800aada:	4629      	mov	r1, r5
 800aadc:	4648      	mov	r0, r9
 800aade:	f7ff facf 	bl	800a080 <_malloc_r>
 800aae2:	b998      	cbnz	r0, 800ab0c <__ssprint_r+0x80>
 800aae4:	230c      	movs	r3, #12
 800aae6:	f8c9 3000 	str.w	r3, [r9]
 800aaea:	89a3      	ldrh	r3, [r4, #12]
 800aaec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaf0:	81a3      	strh	r3, [r4, #12]
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	60bb      	str	r3, [r7, #8]
 800aaf6:	607b      	str	r3, [r7, #4]
 800aaf8:	f04f 30ff 	mov.w	r0, #4294967295
 800aafc:	e031      	b.n	800ab62 <__ssprint_r+0xd6>
 800aafe:	f8da b000 	ldr.w	fp, [sl]
 800ab02:	f8da 6004 	ldr.w	r6, [sl, #4]
 800ab06:	f10a 0a08 	add.w	sl, sl, #8
 800ab0a:	e7cc      	b.n	800aaa6 <__ssprint_r+0x1a>
 800ab0c:	4642      	mov	r2, r8
 800ab0e:	6921      	ldr	r1, [r4, #16]
 800ab10:	9001      	str	r0, [sp, #4]
 800ab12:	f7ff fcc3 	bl	800a49c <memcpy>
 800ab16:	89a2      	ldrh	r2, [r4, #12]
 800ab18:	9b01      	ldr	r3, [sp, #4]
 800ab1a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ab1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ab22:	81a2      	strh	r2, [r4, #12]
 800ab24:	6123      	str	r3, [r4, #16]
 800ab26:	6165      	str	r5, [r4, #20]
 800ab28:	4443      	add	r3, r8
 800ab2a:	eba5 0508 	sub.w	r5, r5, r8
 800ab2e:	6023      	str	r3, [r4, #0]
 800ab30:	60a5      	str	r5, [r4, #8]
 800ab32:	4633      	mov	r3, r6
 800ab34:	429e      	cmp	r6, r3
 800ab36:	d200      	bcs.n	800ab3a <__ssprint_r+0xae>
 800ab38:	4633      	mov	r3, r6
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	4659      	mov	r1, fp
 800ab3e:	6820      	ldr	r0, [r4, #0]
 800ab40:	9301      	str	r3, [sp, #4]
 800ab42:	f000 f971 	bl	800ae28 <memmove>
 800ab46:	68a2      	ldr	r2, [r4, #8]
 800ab48:	9b01      	ldr	r3, [sp, #4]
 800ab4a:	1ad2      	subs	r2, r2, r3
 800ab4c:	60a2      	str	r2, [r4, #8]
 800ab4e:	6822      	ldr	r2, [r4, #0]
 800ab50:	4413      	add	r3, r2
 800ab52:	6023      	str	r3, [r4, #0]
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	1b9e      	subs	r6, r3, r6
 800ab58:	60be      	str	r6, [r7, #8]
 800ab5a:	2e00      	cmp	r6, #0
 800ab5c:	d1cf      	bne.n	800aafe <__ssprint_r+0x72>
 800ab5e:	2000      	movs	r0, #0
 800ab60:	6078      	str	r0, [r7, #4]
 800ab62:	b003      	add	sp, #12
 800ab64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab68:	462a      	mov	r2, r5
 800ab6a:	4648      	mov	r0, r9
 800ab6c:	f000 f97e 	bl	800ae6c <_realloc_r>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2800      	cmp	r0, #0
 800ab74:	d1d6      	bne.n	800ab24 <__ssprint_r+0x98>
 800ab76:	6921      	ldr	r1, [r4, #16]
 800ab78:	4648      	mov	r0, r9
 800ab7a:	f000 f885 	bl	800ac88 <_free_r>
 800ab7e:	e7b1      	b.n	800aae4 <__ssprint_r+0x58>

0800ab80 <_calloc_r>:
 800ab80:	b510      	push	{r4, lr}
 800ab82:	4351      	muls	r1, r2
 800ab84:	f7ff fa7c 	bl	800a080 <_malloc_r>
 800ab88:	4604      	mov	r4, r0
 800ab8a:	b198      	cbz	r0, 800abb4 <_calloc_r+0x34>
 800ab8c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ab90:	f022 0203 	bic.w	r2, r2, #3
 800ab94:	3a04      	subs	r2, #4
 800ab96:	2a24      	cmp	r2, #36	; 0x24
 800ab98:	d81b      	bhi.n	800abd2 <_calloc_r+0x52>
 800ab9a:	2a13      	cmp	r2, #19
 800ab9c:	d917      	bls.n	800abce <_calloc_r+0x4e>
 800ab9e:	2100      	movs	r1, #0
 800aba0:	2a1b      	cmp	r2, #27
 800aba2:	6001      	str	r1, [r0, #0]
 800aba4:	6041      	str	r1, [r0, #4]
 800aba6:	d807      	bhi.n	800abb8 <_calloc_r+0x38>
 800aba8:	f100 0308 	add.w	r3, r0, #8
 800abac:	2200      	movs	r2, #0
 800abae:	601a      	str	r2, [r3, #0]
 800abb0:	605a      	str	r2, [r3, #4]
 800abb2:	609a      	str	r2, [r3, #8]
 800abb4:	4620      	mov	r0, r4
 800abb6:	bd10      	pop	{r4, pc}
 800abb8:	2a24      	cmp	r2, #36	; 0x24
 800abba:	6081      	str	r1, [r0, #8]
 800abbc:	60c1      	str	r1, [r0, #12]
 800abbe:	bf11      	iteee	ne
 800abc0:	f100 0310 	addne.w	r3, r0, #16
 800abc4:	6101      	streq	r1, [r0, #16]
 800abc6:	f100 0318 	addeq.w	r3, r0, #24
 800abca:	6141      	streq	r1, [r0, #20]
 800abcc:	e7ee      	b.n	800abac <_calloc_r+0x2c>
 800abce:	4603      	mov	r3, r0
 800abd0:	e7ec      	b.n	800abac <_calloc_r+0x2c>
 800abd2:	2100      	movs	r1, #0
 800abd4:	f000 f942 	bl	800ae5c <memset>
 800abd8:	e7ec      	b.n	800abb4 <_calloc_r+0x34>
	...

0800abdc <_malloc_trim_r>:
 800abdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abe0:	4f25      	ldr	r7, [pc, #148]	; (800ac78 <_malloc_trim_r+0x9c>)
 800abe2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800ac84 <_malloc_trim_r+0xa8>
 800abe6:	4689      	mov	r9, r1
 800abe8:	4606      	mov	r6, r0
 800abea:	f7ff fc63 	bl	800a4b4 <__malloc_lock>
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	685d      	ldr	r5, [r3, #4]
 800abf2:	f1a8 0411 	sub.w	r4, r8, #17
 800abf6:	f025 0503 	bic.w	r5, r5, #3
 800abfa:	eba4 0409 	sub.w	r4, r4, r9
 800abfe:	442c      	add	r4, r5
 800ac00:	fbb4 f4f8 	udiv	r4, r4, r8
 800ac04:	3c01      	subs	r4, #1
 800ac06:	fb08 f404 	mul.w	r4, r8, r4
 800ac0a:	4544      	cmp	r4, r8
 800ac0c:	da05      	bge.n	800ac1a <_malloc_trim_r+0x3e>
 800ac0e:	4630      	mov	r0, r6
 800ac10:	f7ff fc56 	bl	800a4c0 <__malloc_unlock>
 800ac14:	2000      	movs	r0, #0
 800ac16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac1a:	2100      	movs	r1, #0
 800ac1c:	4630      	mov	r0, r6
 800ac1e:	f7ff ff25 	bl	800aa6c <_sbrk_r>
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	442b      	add	r3, r5
 800ac26:	4298      	cmp	r0, r3
 800ac28:	d1f1      	bne.n	800ac0e <_malloc_trim_r+0x32>
 800ac2a:	4261      	negs	r1, r4
 800ac2c:	4630      	mov	r0, r6
 800ac2e:	f7ff ff1d 	bl	800aa6c <_sbrk_r>
 800ac32:	3001      	adds	r0, #1
 800ac34:	d110      	bne.n	800ac58 <_malloc_trim_r+0x7c>
 800ac36:	2100      	movs	r1, #0
 800ac38:	4630      	mov	r0, r6
 800ac3a:	f7ff ff17 	bl	800aa6c <_sbrk_r>
 800ac3e:	68ba      	ldr	r2, [r7, #8]
 800ac40:	1a83      	subs	r3, r0, r2
 800ac42:	2b0f      	cmp	r3, #15
 800ac44:	dde3      	ble.n	800ac0e <_malloc_trim_r+0x32>
 800ac46:	490d      	ldr	r1, [pc, #52]	; (800ac7c <_malloc_trim_r+0xa0>)
 800ac48:	6809      	ldr	r1, [r1, #0]
 800ac4a:	1a40      	subs	r0, r0, r1
 800ac4c:	490c      	ldr	r1, [pc, #48]	; (800ac80 <_malloc_trim_r+0xa4>)
 800ac4e:	f043 0301 	orr.w	r3, r3, #1
 800ac52:	6008      	str	r0, [r1, #0]
 800ac54:	6053      	str	r3, [r2, #4]
 800ac56:	e7da      	b.n	800ac0e <_malloc_trim_r+0x32>
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	4a09      	ldr	r2, [pc, #36]	; (800ac80 <_malloc_trim_r+0xa4>)
 800ac5c:	1b2d      	subs	r5, r5, r4
 800ac5e:	f045 0501 	orr.w	r5, r5, #1
 800ac62:	605d      	str	r5, [r3, #4]
 800ac64:	6813      	ldr	r3, [r2, #0]
 800ac66:	4630      	mov	r0, r6
 800ac68:	1b1c      	subs	r4, r3, r4
 800ac6a:	6014      	str	r4, [r2, #0]
 800ac6c:	f7ff fc28 	bl	800a4c0 <__malloc_unlock>
 800ac70:	2001      	movs	r0, #1
 800ac72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac76:	bf00      	nop
 800ac78:	200001c4 	.word	0x200001c4
 800ac7c:	200005cc 	.word	0x200005cc
 800ac80:	200009f0 	.word	0x200009f0
 800ac84:	00000080 	.word	0x00000080

0800ac88 <_free_r>:
 800ac88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	4688      	mov	r8, r1
 800ac90:	2900      	cmp	r1, #0
 800ac92:	f000 80ab 	beq.w	800adec <_free_r+0x164>
 800ac96:	f7ff fc0d 	bl	800a4b4 <__malloc_lock>
 800ac9a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800ac9e:	4d54      	ldr	r5, [pc, #336]	; (800adf0 <_free_r+0x168>)
 800aca0:	f022 0001 	bic.w	r0, r2, #1
 800aca4:	f1a8 0308 	sub.w	r3, r8, #8
 800aca8:	181f      	adds	r7, r3, r0
 800acaa:	68a9      	ldr	r1, [r5, #8]
 800acac:	687e      	ldr	r6, [r7, #4]
 800acae:	428f      	cmp	r7, r1
 800acb0:	f026 0603 	bic.w	r6, r6, #3
 800acb4:	f002 0201 	and.w	r2, r2, #1
 800acb8:	d11b      	bne.n	800acf2 <_free_r+0x6a>
 800acba:	4430      	add	r0, r6
 800acbc:	b93a      	cbnz	r2, 800acce <_free_r+0x46>
 800acbe:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800acc2:	1a9b      	subs	r3, r3, r2
 800acc4:	4410      	add	r0, r2
 800acc6:	6899      	ldr	r1, [r3, #8]
 800acc8:	68da      	ldr	r2, [r3, #12]
 800acca:	60ca      	str	r2, [r1, #12]
 800accc:	6091      	str	r1, [r2, #8]
 800acce:	f040 0201 	orr.w	r2, r0, #1
 800acd2:	605a      	str	r2, [r3, #4]
 800acd4:	60ab      	str	r3, [r5, #8]
 800acd6:	4b47      	ldr	r3, [pc, #284]	; (800adf4 <_free_r+0x16c>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4298      	cmp	r0, r3
 800acdc:	d304      	bcc.n	800ace8 <_free_r+0x60>
 800acde:	4b46      	ldr	r3, [pc, #280]	; (800adf8 <_free_r+0x170>)
 800ace0:	4620      	mov	r0, r4
 800ace2:	6819      	ldr	r1, [r3, #0]
 800ace4:	f7ff ff7a 	bl	800abdc <_malloc_trim_r>
 800ace8:	4620      	mov	r0, r4
 800acea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acee:	f7ff bbe7 	b.w	800a4c0 <__malloc_unlock>
 800acf2:	607e      	str	r6, [r7, #4]
 800acf4:	2a00      	cmp	r2, #0
 800acf6:	d139      	bne.n	800ad6c <_free_r+0xe4>
 800acf8:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800acfc:	1a5b      	subs	r3, r3, r1
 800acfe:	4408      	add	r0, r1
 800ad00:	6899      	ldr	r1, [r3, #8]
 800ad02:	f105 0e08 	add.w	lr, r5, #8
 800ad06:	4571      	cmp	r1, lr
 800ad08:	d032      	beq.n	800ad70 <_free_r+0xe8>
 800ad0a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800ad0e:	f8c1 e00c 	str.w	lr, [r1, #12]
 800ad12:	f8ce 1008 	str.w	r1, [lr, #8]
 800ad16:	19b9      	adds	r1, r7, r6
 800ad18:	6849      	ldr	r1, [r1, #4]
 800ad1a:	07c9      	lsls	r1, r1, #31
 800ad1c:	d40a      	bmi.n	800ad34 <_free_r+0xac>
 800ad1e:	4430      	add	r0, r6
 800ad20:	68b9      	ldr	r1, [r7, #8]
 800ad22:	bb3a      	cbnz	r2, 800ad74 <_free_r+0xec>
 800ad24:	4e35      	ldr	r6, [pc, #212]	; (800adfc <_free_r+0x174>)
 800ad26:	42b1      	cmp	r1, r6
 800ad28:	d124      	bne.n	800ad74 <_free_r+0xec>
 800ad2a:	616b      	str	r3, [r5, #20]
 800ad2c:	612b      	str	r3, [r5, #16]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	60d9      	str	r1, [r3, #12]
 800ad32:	6099      	str	r1, [r3, #8]
 800ad34:	f040 0101 	orr.w	r1, r0, #1
 800ad38:	6059      	str	r1, [r3, #4]
 800ad3a:	5018      	str	r0, [r3, r0]
 800ad3c:	2a00      	cmp	r2, #0
 800ad3e:	d1d3      	bne.n	800ace8 <_free_r+0x60>
 800ad40:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800ad44:	d21a      	bcs.n	800ad7c <_free_r+0xf4>
 800ad46:	08c0      	lsrs	r0, r0, #3
 800ad48:	1081      	asrs	r1, r0, #2
 800ad4a:	2201      	movs	r2, #1
 800ad4c:	408a      	lsls	r2, r1
 800ad4e:	6869      	ldr	r1, [r5, #4]
 800ad50:	3001      	adds	r0, #1
 800ad52:	430a      	orrs	r2, r1
 800ad54:	606a      	str	r2, [r5, #4]
 800ad56:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800ad5a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800ad5e:	6099      	str	r1, [r3, #8]
 800ad60:	3a08      	subs	r2, #8
 800ad62:	60da      	str	r2, [r3, #12]
 800ad64:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800ad68:	60cb      	str	r3, [r1, #12]
 800ad6a:	e7bd      	b.n	800ace8 <_free_r+0x60>
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	e7d2      	b.n	800ad16 <_free_r+0x8e>
 800ad70:	2201      	movs	r2, #1
 800ad72:	e7d0      	b.n	800ad16 <_free_r+0x8e>
 800ad74:	68fe      	ldr	r6, [r7, #12]
 800ad76:	60ce      	str	r6, [r1, #12]
 800ad78:	60b1      	str	r1, [r6, #8]
 800ad7a:	e7db      	b.n	800ad34 <_free_r+0xac>
 800ad7c:	0a42      	lsrs	r2, r0, #9
 800ad7e:	2a04      	cmp	r2, #4
 800ad80:	d813      	bhi.n	800adaa <_free_r+0x122>
 800ad82:	0982      	lsrs	r2, r0, #6
 800ad84:	3238      	adds	r2, #56	; 0x38
 800ad86:	1c51      	adds	r1, r2, #1
 800ad88:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800ad8c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800ad90:	428e      	cmp	r6, r1
 800ad92:	d124      	bne.n	800adde <_free_r+0x156>
 800ad94:	2001      	movs	r0, #1
 800ad96:	1092      	asrs	r2, r2, #2
 800ad98:	fa00 f202 	lsl.w	r2, r0, r2
 800ad9c:	6868      	ldr	r0, [r5, #4]
 800ad9e:	4302      	orrs	r2, r0
 800ada0:	606a      	str	r2, [r5, #4]
 800ada2:	60de      	str	r6, [r3, #12]
 800ada4:	6099      	str	r1, [r3, #8]
 800ada6:	60b3      	str	r3, [r6, #8]
 800ada8:	e7de      	b.n	800ad68 <_free_r+0xe0>
 800adaa:	2a14      	cmp	r2, #20
 800adac:	d801      	bhi.n	800adb2 <_free_r+0x12a>
 800adae:	325b      	adds	r2, #91	; 0x5b
 800adb0:	e7e9      	b.n	800ad86 <_free_r+0xfe>
 800adb2:	2a54      	cmp	r2, #84	; 0x54
 800adb4:	d802      	bhi.n	800adbc <_free_r+0x134>
 800adb6:	0b02      	lsrs	r2, r0, #12
 800adb8:	326e      	adds	r2, #110	; 0x6e
 800adba:	e7e4      	b.n	800ad86 <_free_r+0xfe>
 800adbc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800adc0:	d802      	bhi.n	800adc8 <_free_r+0x140>
 800adc2:	0bc2      	lsrs	r2, r0, #15
 800adc4:	3277      	adds	r2, #119	; 0x77
 800adc6:	e7de      	b.n	800ad86 <_free_r+0xfe>
 800adc8:	f240 5154 	movw	r1, #1364	; 0x554
 800adcc:	428a      	cmp	r2, r1
 800adce:	bf9a      	itte	ls
 800add0:	0c82      	lsrls	r2, r0, #18
 800add2:	327c      	addls	r2, #124	; 0x7c
 800add4:	227e      	movhi	r2, #126	; 0x7e
 800add6:	e7d6      	b.n	800ad86 <_free_r+0xfe>
 800add8:	6889      	ldr	r1, [r1, #8]
 800adda:	428e      	cmp	r6, r1
 800addc:	d004      	beq.n	800ade8 <_free_r+0x160>
 800adde:	684a      	ldr	r2, [r1, #4]
 800ade0:	f022 0203 	bic.w	r2, r2, #3
 800ade4:	4290      	cmp	r0, r2
 800ade6:	d3f7      	bcc.n	800add8 <_free_r+0x150>
 800ade8:	68ce      	ldr	r6, [r1, #12]
 800adea:	e7da      	b.n	800ada2 <_free_r+0x11a>
 800adec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adf0:	200001c4 	.word	0x200001c4
 800adf4:	200005d0 	.word	0x200005d0
 800adf8:	20000a20 	.word	0x20000a20
 800adfc:	200001cc 	.word	0x200001cc

0800ae00 <__retarget_lock_acquire_recursive>:
 800ae00:	4770      	bx	lr

0800ae02 <__retarget_lock_release_recursive>:
 800ae02:	4770      	bx	lr

0800ae04 <__ascii_mbtowc>:
 800ae04:	b082      	sub	sp, #8
 800ae06:	b901      	cbnz	r1, 800ae0a <__ascii_mbtowc+0x6>
 800ae08:	a901      	add	r1, sp, #4
 800ae0a:	b142      	cbz	r2, 800ae1e <__ascii_mbtowc+0x1a>
 800ae0c:	b14b      	cbz	r3, 800ae22 <__ascii_mbtowc+0x1e>
 800ae0e:	7813      	ldrb	r3, [r2, #0]
 800ae10:	600b      	str	r3, [r1, #0]
 800ae12:	7812      	ldrb	r2, [r2, #0]
 800ae14:	1c10      	adds	r0, r2, #0
 800ae16:	bf18      	it	ne
 800ae18:	2001      	movne	r0, #1
 800ae1a:	b002      	add	sp, #8
 800ae1c:	4770      	bx	lr
 800ae1e:	4610      	mov	r0, r2
 800ae20:	e7fb      	b.n	800ae1a <__ascii_mbtowc+0x16>
 800ae22:	f06f 0001 	mvn.w	r0, #1
 800ae26:	e7f8      	b.n	800ae1a <__ascii_mbtowc+0x16>

0800ae28 <memmove>:
 800ae28:	4288      	cmp	r0, r1
 800ae2a:	b510      	push	{r4, lr}
 800ae2c:	eb01 0302 	add.w	r3, r1, r2
 800ae30:	d803      	bhi.n	800ae3a <memmove+0x12>
 800ae32:	1e42      	subs	r2, r0, #1
 800ae34:	4299      	cmp	r1, r3
 800ae36:	d10c      	bne.n	800ae52 <memmove+0x2a>
 800ae38:	bd10      	pop	{r4, pc}
 800ae3a:	4298      	cmp	r0, r3
 800ae3c:	d2f9      	bcs.n	800ae32 <memmove+0xa>
 800ae3e:	1881      	adds	r1, r0, r2
 800ae40:	1ad2      	subs	r2, r2, r3
 800ae42:	42d3      	cmn	r3, r2
 800ae44:	d100      	bne.n	800ae48 <memmove+0x20>
 800ae46:	bd10      	pop	{r4, pc}
 800ae48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae4c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ae50:	e7f7      	b.n	800ae42 <memmove+0x1a>
 800ae52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae56:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ae5a:	e7eb      	b.n	800ae34 <memmove+0xc>

0800ae5c <memset>:
 800ae5c:	4402      	add	r2, r0
 800ae5e:	4603      	mov	r3, r0
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d100      	bne.n	800ae66 <memset+0xa>
 800ae64:	4770      	bx	lr
 800ae66:	f803 1b01 	strb.w	r1, [r3], #1
 800ae6a:	e7f9      	b.n	800ae60 <memset+0x4>

0800ae6c <_realloc_r>:
 800ae6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae70:	4682      	mov	sl, r0
 800ae72:	460c      	mov	r4, r1
 800ae74:	b929      	cbnz	r1, 800ae82 <_realloc_r+0x16>
 800ae76:	4611      	mov	r1, r2
 800ae78:	b003      	add	sp, #12
 800ae7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae7e:	f7ff b8ff 	b.w	800a080 <_malloc_r>
 800ae82:	9201      	str	r2, [sp, #4]
 800ae84:	f7ff fb16 	bl	800a4b4 <__malloc_lock>
 800ae88:	9a01      	ldr	r2, [sp, #4]
 800ae8a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ae8e:	f102 080b 	add.w	r8, r2, #11
 800ae92:	f1b8 0f16 	cmp.w	r8, #22
 800ae96:	f1a4 0908 	sub.w	r9, r4, #8
 800ae9a:	f025 0603 	bic.w	r6, r5, #3
 800ae9e:	d90a      	bls.n	800aeb6 <_realloc_r+0x4a>
 800aea0:	f038 0807 	bics.w	r8, r8, #7
 800aea4:	d509      	bpl.n	800aeba <_realloc_r+0x4e>
 800aea6:	230c      	movs	r3, #12
 800aea8:	f8ca 3000 	str.w	r3, [sl]
 800aeac:	2700      	movs	r7, #0
 800aeae:	4638      	mov	r0, r7
 800aeb0:	b003      	add	sp, #12
 800aeb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb6:	f04f 0810 	mov.w	r8, #16
 800aeba:	4590      	cmp	r8, r2
 800aebc:	d3f3      	bcc.n	800aea6 <_realloc_r+0x3a>
 800aebe:	45b0      	cmp	r8, r6
 800aec0:	f340 8145 	ble.w	800b14e <_realloc_r+0x2e2>
 800aec4:	4ba8      	ldr	r3, [pc, #672]	; (800b168 <_realloc_r+0x2fc>)
 800aec6:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800aeca:	eb09 0106 	add.w	r1, r9, r6
 800aece:	4571      	cmp	r1, lr
 800aed0:	469b      	mov	fp, r3
 800aed2:	684b      	ldr	r3, [r1, #4]
 800aed4:	d005      	beq.n	800aee2 <_realloc_r+0x76>
 800aed6:	f023 0001 	bic.w	r0, r3, #1
 800aeda:	4408      	add	r0, r1
 800aedc:	6840      	ldr	r0, [r0, #4]
 800aede:	07c7      	lsls	r7, r0, #31
 800aee0:	d447      	bmi.n	800af72 <_realloc_r+0x106>
 800aee2:	f023 0303 	bic.w	r3, r3, #3
 800aee6:	4571      	cmp	r1, lr
 800aee8:	eb06 0703 	add.w	r7, r6, r3
 800aeec:	d119      	bne.n	800af22 <_realloc_r+0xb6>
 800aeee:	f108 0010 	add.w	r0, r8, #16
 800aef2:	4287      	cmp	r7, r0
 800aef4:	db3f      	blt.n	800af76 <_realloc_r+0x10a>
 800aef6:	eb09 0308 	add.w	r3, r9, r8
 800aefa:	eba7 0708 	sub.w	r7, r7, r8
 800aefe:	f047 0701 	orr.w	r7, r7, #1
 800af02:	f8cb 3008 	str.w	r3, [fp, #8]
 800af06:	605f      	str	r7, [r3, #4]
 800af08:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800af0c:	f003 0301 	and.w	r3, r3, #1
 800af10:	ea43 0308 	orr.w	r3, r3, r8
 800af14:	f844 3c04 	str.w	r3, [r4, #-4]
 800af18:	4650      	mov	r0, sl
 800af1a:	f7ff fad1 	bl	800a4c0 <__malloc_unlock>
 800af1e:	4627      	mov	r7, r4
 800af20:	e7c5      	b.n	800aeae <_realloc_r+0x42>
 800af22:	45b8      	cmp	r8, r7
 800af24:	dc27      	bgt.n	800af76 <_realloc_r+0x10a>
 800af26:	68cb      	ldr	r3, [r1, #12]
 800af28:	688a      	ldr	r2, [r1, #8]
 800af2a:	60d3      	str	r3, [r2, #12]
 800af2c:	609a      	str	r2, [r3, #8]
 800af2e:	eba7 0008 	sub.w	r0, r7, r8
 800af32:	280f      	cmp	r0, #15
 800af34:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800af38:	eb09 0207 	add.w	r2, r9, r7
 800af3c:	f240 8109 	bls.w	800b152 <_realloc_r+0x2e6>
 800af40:	eb09 0108 	add.w	r1, r9, r8
 800af44:	f003 0301 	and.w	r3, r3, #1
 800af48:	ea43 0308 	orr.w	r3, r3, r8
 800af4c:	f040 0001 	orr.w	r0, r0, #1
 800af50:	f8c9 3004 	str.w	r3, [r9, #4]
 800af54:	6048      	str	r0, [r1, #4]
 800af56:	6853      	ldr	r3, [r2, #4]
 800af58:	f043 0301 	orr.w	r3, r3, #1
 800af5c:	6053      	str	r3, [r2, #4]
 800af5e:	3108      	adds	r1, #8
 800af60:	4650      	mov	r0, sl
 800af62:	f7ff fe91 	bl	800ac88 <_free_r>
 800af66:	4650      	mov	r0, sl
 800af68:	f7ff faaa 	bl	800a4c0 <__malloc_unlock>
 800af6c:	f109 0708 	add.w	r7, r9, #8
 800af70:	e79d      	b.n	800aeae <_realloc_r+0x42>
 800af72:	2300      	movs	r3, #0
 800af74:	4619      	mov	r1, r3
 800af76:	07e8      	lsls	r0, r5, #31
 800af78:	f100 8084 	bmi.w	800b084 <_realloc_r+0x218>
 800af7c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800af80:	eba9 0505 	sub.w	r5, r9, r5
 800af84:	6868      	ldr	r0, [r5, #4]
 800af86:	f020 0003 	bic.w	r0, r0, #3
 800af8a:	4430      	add	r0, r6
 800af8c:	2900      	cmp	r1, #0
 800af8e:	d076      	beq.n	800b07e <_realloc_r+0x212>
 800af90:	4571      	cmp	r1, lr
 800af92:	d150      	bne.n	800b036 <_realloc_r+0x1ca>
 800af94:	4403      	add	r3, r0
 800af96:	f108 0110 	add.w	r1, r8, #16
 800af9a:	428b      	cmp	r3, r1
 800af9c:	db6f      	blt.n	800b07e <_realloc_r+0x212>
 800af9e:	462f      	mov	r7, r5
 800afa0:	68ea      	ldr	r2, [r5, #12]
 800afa2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800afa6:	60ca      	str	r2, [r1, #12]
 800afa8:	6091      	str	r1, [r2, #8]
 800afaa:	1f32      	subs	r2, r6, #4
 800afac:	2a24      	cmp	r2, #36	; 0x24
 800afae:	d83b      	bhi.n	800b028 <_realloc_r+0x1bc>
 800afb0:	2a13      	cmp	r2, #19
 800afb2:	d936      	bls.n	800b022 <_realloc_r+0x1b6>
 800afb4:	6821      	ldr	r1, [r4, #0]
 800afb6:	60a9      	str	r1, [r5, #8]
 800afb8:	6861      	ldr	r1, [r4, #4]
 800afba:	60e9      	str	r1, [r5, #12]
 800afbc:	2a1b      	cmp	r2, #27
 800afbe:	d81c      	bhi.n	800affa <_realloc_r+0x18e>
 800afc0:	f105 0210 	add.w	r2, r5, #16
 800afc4:	f104 0108 	add.w	r1, r4, #8
 800afc8:	6808      	ldr	r0, [r1, #0]
 800afca:	6010      	str	r0, [r2, #0]
 800afcc:	6848      	ldr	r0, [r1, #4]
 800afce:	6050      	str	r0, [r2, #4]
 800afd0:	6889      	ldr	r1, [r1, #8]
 800afd2:	6091      	str	r1, [r2, #8]
 800afd4:	eb05 0208 	add.w	r2, r5, r8
 800afd8:	eba3 0308 	sub.w	r3, r3, r8
 800afdc:	f043 0301 	orr.w	r3, r3, #1
 800afe0:	f8cb 2008 	str.w	r2, [fp, #8]
 800afe4:	6053      	str	r3, [r2, #4]
 800afe6:	686b      	ldr	r3, [r5, #4]
 800afe8:	f003 0301 	and.w	r3, r3, #1
 800afec:	ea43 0308 	orr.w	r3, r3, r8
 800aff0:	606b      	str	r3, [r5, #4]
 800aff2:	4650      	mov	r0, sl
 800aff4:	f7ff fa64 	bl	800a4c0 <__malloc_unlock>
 800aff8:	e759      	b.n	800aeae <_realloc_r+0x42>
 800affa:	68a1      	ldr	r1, [r4, #8]
 800affc:	6129      	str	r1, [r5, #16]
 800affe:	68e1      	ldr	r1, [r4, #12]
 800b000:	6169      	str	r1, [r5, #20]
 800b002:	2a24      	cmp	r2, #36	; 0x24
 800b004:	bf01      	itttt	eq
 800b006:	6922      	ldreq	r2, [r4, #16]
 800b008:	61aa      	streq	r2, [r5, #24]
 800b00a:	6960      	ldreq	r0, [r4, #20]
 800b00c:	61e8      	streq	r0, [r5, #28]
 800b00e:	bf19      	ittee	ne
 800b010:	f105 0218 	addne.w	r2, r5, #24
 800b014:	f104 0110 	addne.w	r1, r4, #16
 800b018:	f105 0220 	addeq.w	r2, r5, #32
 800b01c:	f104 0118 	addeq.w	r1, r4, #24
 800b020:	e7d2      	b.n	800afc8 <_realloc_r+0x15c>
 800b022:	463a      	mov	r2, r7
 800b024:	4621      	mov	r1, r4
 800b026:	e7cf      	b.n	800afc8 <_realloc_r+0x15c>
 800b028:	4621      	mov	r1, r4
 800b02a:	4638      	mov	r0, r7
 800b02c:	9301      	str	r3, [sp, #4]
 800b02e:	f7ff fefb 	bl	800ae28 <memmove>
 800b032:	9b01      	ldr	r3, [sp, #4]
 800b034:	e7ce      	b.n	800afd4 <_realloc_r+0x168>
 800b036:	18c7      	adds	r7, r0, r3
 800b038:	45b8      	cmp	r8, r7
 800b03a:	dc20      	bgt.n	800b07e <_realloc_r+0x212>
 800b03c:	68cb      	ldr	r3, [r1, #12]
 800b03e:	688a      	ldr	r2, [r1, #8]
 800b040:	60d3      	str	r3, [r2, #12]
 800b042:	609a      	str	r2, [r3, #8]
 800b044:	4628      	mov	r0, r5
 800b046:	68eb      	ldr	r3, [r5, #12]
 800b048:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b04c:	60d3      	str	r3, [r2, #12]
 800b04e:	609a      	str	r2, [r3, #8]
 800b050:	1f32      	subs	r2, r6, #4
 800b052:	2a24      	cmp	r2, #36	; 0x24
 800b054:	d842      	bhi.n	800b0dc <_realloc_r+0x270>
 800b056:	2a13      	cmp	r2, #19
 800b058:	d93e      	bls.n	800b0d8 <_realloc_r+0x26c>
 800b05a:	6823      	ldr	r3, [r4, #0]
 800b05c:	60ab      	str	r3, [r5, #8]
 800b05e:	6863      	ldr	r3, [r4, #4]
 800b060:	60eb      	str	r3, [r5, #12]
 800b062:	2a1b      	cmp	r2, #27
 800b064:	d824      	bhi.n	800b0b0 <_realloc_r+0x244>
 800b066:	f105 0010 	add.w	r0, r5, #16
 800b06a:	f104 0308 	add.w	r3, r4, #8
 800b06e:	681a      	ldr	r2, [r3, #0]
 800b070:	6002      	str	r2, [r0, #0]
 800b072:	685a      	ldr	r2, [r3, #4]
 800b074:	6042      	str	r2, [r0, #4]
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	6083      	str	r3, [r0, #8]
 800b07a:	46a9      	mov	r9, r5
 800b07c:	e757      	b.n	800af2e <_realloc_r+0xc2>
 800b07e:	4580      	cmp	r8, r0
 800b080:	4607      	mov	r7, r0
 800b082:	dddf      	ble.n	800b044 <_realloc_r+0x1d8>
 800b084:	4611      	mov	r1, r2
 800b086:	4650      	mov	r0, sl
 800b088:	f7fe fffa 	bl	800a080 <_malloc_r>
 800b08c:	4607      	mov	r7, r0
 800b08e:	2800      	cmp	r0, #0
 800b090:	d0af      	beq.n	800aff2 <_realloc_r+0x186>
 800b092:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b096:	f023 0301 	bic.w	r3, r3, #1
 800b09a:	f1a0 0208 	sub.w	r2, r0, #8
 800b09e:	444b      	add	r3, r9
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d11f      	bne.n	800b0e4 <_realloc_r+0x278>
 800b0a4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b0a8:	f027 0703 	bic.w	r7, r7, #3
 800b0ac:	4437      	add	r7, r6
 800b0ae:	e73e      	b.n	800af2e <_realloc_r+0xc2>
 800b0b0:	68a3      	ldr	r3, [r4, #8]
 800b0b2:	612b      	str	r3, [r5, #16]
 800b0b4:	68e3      	ldr	r3, [r4, #12]
 800b0b6:	616b      	str	r3, [r5, #20]
 800b0b8:	2a24      	cmp	r2, #36	; 0x24
 800b0ba:	bf01      	itttt	eq
 800b0bc:	6923      	ldreq	r3, [r4, #16]
 800b0be:	61ab      	streq	r3, [r5, #24]
 800b0c0:	6962      	ldreq	r2, [r4, #20]
 800b0c2:	61ea      	streq	r2, [r5, #28]
 800b0c4:	bf19      	ittee	ne
 800b0c6:	f105 0018 	addne.w	r0, r5, #24
 800b0ca:	f104 0310 	addne.w	r3, r4, #16
 800b0ce:	f105 0020 	addeq.w	r0, r5, #32
 800b0d2:	f104 0318 	addeq.w	r3, r4, #24
 800b0d6:	e7ca      	b.n	800b06e <_realloc_r+0x202>
 800b0d8:	4623      	mov	r3, r4
 800b0da:	e7c8      	b.n	800b06e <_realloc_r+0x202>
 800b0dc:	4621      	mov	r1, r4
 800b0de:	f7ff fea3 	bl	800ae28 <memmove>
 800b0e2:	e7ca      	b.n	800b07a <_realloc_r+0x20e>
 800b0e4:	1f32      	subs	r2, r6, #4
 800b0e6:	2a24      	cmp	r2, #36	; 0x24
 800b0e8:	d82d      	bhi.n	800b146 <_realloc_r+0x2da>
 800b0ea:	2a13      	cmp	r2, #19
 800b0ec:	d928      	bls.n	800b140 <_realloc_r+0x2d4>
 800b0ee:	6823      	ldr	r3, [r4, #0]
 800b0f0:	6003      	str	r3, [r0, #0]
 800b0f2:	6863      	ldr	r3, [r4, #4]
 800b0f4:	6043      	str	r3, [r0, #4]
 800b0f6:	2a1b      	cmp	r2, #27
 800b0f8:	d80e      	bhi.n	800b118 <_realloc_r+0x2ac>
 800b0fa:	f100 0308 	add.w	r3, r0, #8
 800b0fe:	f104 0208 	add.w	r2, r4, #8
 800b102:	6811      	ldr	r1, [r2, #0]
 800b104:	6019      	str	r1, [r3, #0]
 800b106:	6851      	ldr	r1, [r2, #4]
 800b108:	6059      	str	r1, [r3, #4]
 800b10a:	6892      	ldr	r2, [r2, #8]
 800b10c:	609a      	str	r2, [r3, #8]
 800b10e:	4621      	mov	r1, r4
 800b110:	4650      	mov	r0, sl
 800b112:	f7ff fdb9 	bl	800ac88 <_free_r>
 800b116:	e76c      	b.n	800aff2 <_realloc_r+0x186>
 800b118:	68a3      	ldr	r3, [r4, #8]
 800b11a:	6083      	str	r3, [r0, #8]
 800b11c:	68e3      	ldr	r3, [r4, #12]
 800b11e:	60c3      	str	r3, [r0, #12]
 800b120:	2a24      	cmp	r2, #36	; 0x24
 800b122:	bf01      	itttt	eq
 800b124:	6923      	ldreq	r3, [r4, #16]
 800b126:	6103      	streq	r3, [r0, #16]
 800b128:	6961      	ldreq	r1, [r4, #20]
 800b12a:	6141      	streq	r1, [r0, #20]
 800b12c:	bf19      	ittee	ne
 800b12e:	f100 0310 	addne.w	r3, r0, #16
 800b132:	f104 0210 	addne.w	r2, r4, #16
 800b136:	f100 0318 	addeq.w	r3, r0, #24
 800b13a:	f104 0218 	addeq.w	r2, r4, #24
 800b13e:	e7e0      	b.n	800b102 <_realloc_r+0x296>
 800b140:	4603      	mov	r3, r0
 800b142:	4622      	mov	r2, r4
 800b144:	e7dd      	b.n	800b102 <_realloc_r+0x296>
 800b146:	4621      	mov	r1, r4
 800b148:	f7ff fe6e 	bl	800ae28 <memmove>
 800b14c:	e7df      	b.n	800b10e <_realloc_r+0x2a2>
 800b14e:	4637      	mov	r7, r6
 800b150:	e6ed      	b.n	800af2e <_realloc_r+0xc2>
 800b152:	f003 0301 	and.w	r3, r3, #1
 800b156:	431f      	orrs	r7, r3
 800b158:	f8c9 7004 	str.w	r7, [r9, #4]
 800b15c:	6853      	ldr	r3, [r2, #4]
 800b15e:	f043 0301 	orr.w	r3, r3, #1
 800b162:	6053      	str	r3, [r2, #4]
 800b164:	e6ff      	b.n	800af66 <_realloc_r+0xfa>
 800b166:	bf00      	nop
 800b168:	200001c4 	.word	0x200001c4

0800b16c <__ascii_wctomb>:
 800b16c:	b149      	cbz	r1, 800b182 <__ascii_wctomb+0x16>
 800b16e:	2aff      	cmp	r2, #255	; 0xff
 800b170:	bf85      	ittet	hi
 800b172:	238a      	movhi	r3, #138	; 0x8a
 800b174:	6003      	strhi	r3, [r0, #0]
 800b176:	700a      	strbls	r2, [r1, #0]
 800b178:	f04f 30ff 	movhi.w	r0, #4294967295
 800b17c:	bf98      	it	ls
 800b17e:	2001      	movls	r0, #1
 800b180:	4770      	bx	lr
 800b182:	4608      	mov	r0, r1
 800b184:	4770      	bx	lr
	...

0800b188 <_sbrk>:
 800b188:	4b04      	ldr	r3, [pc, #16]	; (800b19c <_sbrk+0x14>)
 800b18a:	6819      	ldr	r1, [r3, #0]
 800b18c:	4602      	mov	r2, r0
 800b18e:	b909      	cbnz	r1, 800b194 <_sbrk+0xc>
 800b190:	4903      	ldr	r1, [pc, #12]	; (800b1a0 <_sbrk+0x18>)
 800b192:	6019      	str	r1, [r3, #0]
 800b194:	6818      	ldr	r0, [r3, #0]
 800b196:	4402      	add	r2, r0
 800b198:	601a      	str	r2, [r3, #0]
 800b19a:	4770      	bx	lr
 800b19c:	20000a24 	.word	0x20000a24
 800b1a0:	20000d70 	.word	0x20000d70

0800b1a4 <_init>:
 800b1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a6:	bf00      	nop
 800b1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1aa:	bc08      	pop	{r3}
 800b1ac:	469e      	mov	lr, r3
 800b1ae:	4770      	bx	lr

0800b1b0 <_fini>:
 800b1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1b2:	bf00      	nop
 800b1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1b6:	bc08      	pop	{r3}
 800b1b8:	469e      	mov	lr, r3
 800b1ba:	4770      	bx	lr
