#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  8 19:32:21 2017
# Process ID: 7292
# Current directory: C:/Users/rhino/Desktop/Piano_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15592 C:\Users\rhino\Desktop\Piano_Project\Piano_Project.xpr
# Log file: C:/Users/rhino/Desktop/Piano_Project/vivado.log
# Journal file: C:/Users/rhino/Desktop/Piano_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rhino/Desktop/Piano_Project/Piano_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 741.367 ; gain = 25.957
update_compile_order -fileset sources_1
close [ open C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd w ]
add_files C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd w ]
add_files C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd
update_compile_order -fileset sources_1
set_property top Octave_State_Machine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Octave_State_Machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Octave_State_Machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Octave_State_Machine_behav xil_defaultlib.Octave_State_Machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.octave_state_machine
Built simulation snapshot Octave_State_Machine_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Octave_State_Machine_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Octave_State_Machine_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  8 22:54:56 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 61.328 ; gain = 1.207
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 22:54:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 842.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Octave_State_Machine_behav -key {Behavioral:sim_1:Functional:Octave_State_Machine} -tclbatch {Octave_State_Machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source Octave_State_Machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
ERROR: Array sizes do not match, left array has 7 elements, right array has 8 elements
Time: 0 ps  Iteration: 0  Process: /Octave_State_Machine/ST
  File: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd

HDL Line: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd:26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Octave_State_Machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 842.855 ; gain = 0.000
add_force {/Octave_State_Machine/up} -radix hex {0 5ns} {1 5500ps} -repeat_every 1000ps
add_force {/Octave_State_Machine/down} -radix hex {0 10ns} {1 10500ps} -repeat_every 1000ps
run 20 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 20 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/Octave_State_Machine/up} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/Octave_State_Machine/down} -radix hex {0 0ns}
run 20 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 20 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
set_property used_in_synthesis false [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/piano2.vhd]
set_property used_in_simulation false [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/piano2.vhd]
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano.vhd]
set_property used_in_simulation false [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano.vhd]
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd]
set_property used_in_simulation false [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd]
update_compile_order -fileset sources_1
set_property top Octave_State_Machine [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 22:59:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 23:02:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 23:03:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 23:04:18 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jun  8 23:05:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Octave_State_Machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Octave_State_Machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Octave_State_Machine_behav xil_defaultlib.Octave_State_Machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.octave_state_machine
Built simulation snapshot Octave_State_Machine_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Octave_State_Machine_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Octave_State_Machine_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  8 23:07:12 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 23:07:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Octave_State_Machine_behav -key {Behavioral:sim_1:Functional:Octave_State_Machine} -tclbatch {Octave_State_Machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source Octave_State_Machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Octave_State_Machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 849.184 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Octave_State_Machine/up} -radix hex {0 5ns} {1 5500ps} -repeat_every 1000ps -cancel_after 12ns
add_force {/Octave_State_Machine/down} -radix hex {0 12ns} {1 12500ps} -repeat_every 1000ps
run 20 ns
set_property used_in_synthesis true [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd]
set_property used_in_simulation true [get_files  C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd]
set_property top Piano_Final [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Piano_Final [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/Octave_State_Machine_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_Final_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_Final_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun  9 00:09:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  9 00:09:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Piano_Final_behav -key {Behavioral:sim_1:Functional:Piano_Final} -tclbatch {Piano_Final.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source Piano_Final.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
ERROR: Array sizes do not match, left array has 4 elements, right array has 3 elements
Time: 0 ps  Iteration: 0  Process: /Piano_Final/OCT/ST
  File: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd

HDL Line: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd:25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Piano_Final_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 864.086 ; gain = 0.000
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Piano_Final/Octave_in} -radix bin {0000000000001 0ns}
run 3 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jun  9 00:11:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jun  9 00:12:57 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 864.086 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Piano_Final/Octave_in} -radix bin {0000000000001 0ns}
run 3 s
run: Time (s): cpu = 00:09:29 ; elapsed = 00:10:21 . Memory (MB): peak = 865.914 ; gain = 1.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_Final_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_Final_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun  9 00:26:02 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  9 00:26:02 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Piano_Final_behav -key {Behavioral:sim_1:Functional:Piano_Final} -tclbatch {Piano_Final.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source Piano_Final.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Piano_Final_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 868.973 ; gain = 0.000
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {1 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/Piano_Final/Octave_in} -radix bin {0000000000001 0ns}
run 3 s
run: Time (s): cpu = 00:20:29 ; elapsed = 00:22:14 . Memory (MB): peak = 895.613 ; gain = 26.641
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.613 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 895.613 ; gain = 0.000
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Piano_Final/Octave_in} -radix bin {0000000000001 0ns}
run 3 s
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 895.613 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 100 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 901.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Piano_Final/Octave_in} -radix hex {1 0ns}
run 100 ms
run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 915.887 ; gain = 7.641
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 929.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 01:11:09 2017...
