==39214== Cachegrind, a cache and branch-prediction profiler
==39214== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39214== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39214== Command: ./sift .
==39214== 
--39214-- warning: L3 cache found, using its data for the LL simulation.
--39214-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39214-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39214== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39214== (see section Limitations in user manual)
==39214== NOTE: further instances of this message will not be shown
==39214== 
==39214== I   refs:      3,167,698,646
==39214== I1  misses:            1,822
==39214== LLi misses:            1,817
==39214== I1  miss rate:          0.00%
==39214== LLi miss rate:          0.00%
==39214== 
==39214== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39214== D1  misses:        5,395,748  (  3,230,750 rd   +   2,164,998 wr)
==39214== LLd misses:        4,262,774  (  2,270,814 rd   +   1,991,960 wr)
==39214== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39214== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39214== 
==39214== LL refs:           5,397,570  (  3,232,572 rd   +   2,164,998 wr)
==39214== LL misses:         4,264,591  (  2,272,631 rd   +   1,991,960 wr)
==39214== LL miss rate:            0.1% (        0.1%     +         0.7%  )
