#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f20e7bc50 .scope module, "tb_ClockedReg" "tb_ClockedReg" 2 17;
 .timescale -9 -12;
v0000021f20e76a50_0 .var "WE", 0 0;
v0000021f20e76af0_0 .var "clk", 0 0;
v0000021f20e76b90_0 .var "d", 7 0;
v0000021f20e76c30_0 .net "q", 7 0, v0000021f20e769b0_0;  1 drivers
S_0000021f20e7bde0 .scope module, "UUT" "ClockedReg" 2 28, 2 1 0, S_0000021f20e7bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
v0000021f20e77230_0 .net "WE", 0 0, v0000021f20e76a50_0;  1 drivers
v0000021f20e77010_0 .net "clk", 0 0, v0000021f20e76af0_0;  1 drivers
v0000021f20e79af0_0 .net "d", 7 0, v0000021f20e76b90_0;  1 drivers
v0000021f20e769b0_0 .var "q", 7 0;
E_0000021f20eca0b0 .event posedge, v0000021f20e77010_0;
    .scope S_0000021f20e7bde0;
T_0 ;
    %wait E_0000021f20eca0b0;
    %load/vec4 v0000021f20e77230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021f20e79af0_0;
    %assign/vec4 v0000021f20e769b0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021f20e7bc50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f20e76af0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000021f20e7bc50;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000021f20e76af0_0;
    %inv;
    %store/vec4 v0000021f20e76af0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021f20e7bc50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f20e76a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021f20e76b90_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "=== Test as General-Purpose Register ===" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000021f20e76b90_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "Time=%0t | WE=%b | D=%h | Q=%h", $time, v0000021f20e76a50_0, v0000021f20e76b90_0, v0000021f20e76c30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f20e76a50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "Time=%0t | WE=%b | D=%h | Q=%h", $time, v0000021f20e76a50_0, v0000021f20e76b90_0, v0000021f20e76c30_0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000021f20e76b90_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "Time=%0t | WE=%b | D=%h | Q=%h", $time, v0000021f20e76a50_0, v0000021f20e76b90_0, v0000021f20e76c30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f20e76a50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021f20e76b90_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "Time=%0t | WE=%b | D=%h | Q=%h", $time, v0000021f20e76a50_0, v0000021f20e76b90_0, v0000021f20e76c30_0 {0 0 0};
    %vpi_call 2 69 "$display", "=== Test as Program Counter ===" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021f20e76b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f20e76a50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000021f20e76c30_0;
    %addi 1, 0, 8;
    %store/vec4 v0000021f20e76b90_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 80 "$display", "Time=%0t | PC D=%h | Q=%h", $time, v0000021f20e76b90_0, v0000021f20e76c30_0 {0 0 0};
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ClockedReg.v";
