 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct 23 22:21:53 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU_U0/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.43       0.43 f
  ALU_U0/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.43       0.43 f
  ALU_U0/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.43       0.43 f
  ALU_U0/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.43       0.43 f
  ALU_U0/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.43       0.43 f
  ALU_U0/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.43       0.43 f
  ALU_U0/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_U0/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.43       0.43 f
  ALU_U0/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[2]/SE (SDFFRX1M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/counter_reg[2]/CK (SDFFRX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.63      49.17
  data required time                                                49.17
  --------------------------------------------------------------------------
  data required time                                                49.17
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.88


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/SER_DATA_reg/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/SER_DATA_reg/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[3]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/counter_reg[3]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[1]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/counter_reg[1]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_TX/test_se (UART_TX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/test_se (serializer_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_TX/Serializer/U51/Y (INVXLM)            0.10      11.79 f
  UART_U0/U0_UART_TX/Serializer/U52/Y (INVXLM)            0.50      12.29 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[0]/SE (SDFFRQX2M)
                                                          0.00      12.29 r
  data arrival time                                                 12.29

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_TX/Serializer/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.60      49.20
  data required time                                                49.20
  --------------------------------------------------------------------------
  data required time                                                49.20
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                       36.92


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


  Startpoint: SCAN_EN (input port clocked by SCAN_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  SCAN_EN (in)                                            0.46      10.46 r
  U22/Y (INVXLM)                                          0.19      10.65 f
  U23/Y (INVXLM)                                          0.13      10.78 r
  U16/Y (DLY1X1M)                                         0.91      11.69 r
  UART_U0/test_se (UART_test_1)                           0.00      11.69 r
  UART_U0/U0_UART_RX/test_se (UART_RX_test_1)             0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/test_se (edge_bit_counter_test_1)
                                                          0.00      11.69 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U70/Y (INVXLM)
                                                          0.10      11.79 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U71/Y (INVXLM)
                                                          0.40      12.19 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/SE (SDFFRQX2M)
                                                          0.00      12.19 r
  data arrival time                                                 12.19

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00      49.80 r
  library setup time                                     -0.59      49.21
  data required time                                                49.21
  --------------------------------------------------------------------------
  data required time                                                49.21
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                       37.01


1
