
---------- Begin Simulation Statistics ----------
final_tick                               217928047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842964                       # Number of bytes of host memory used
host_op_rate                                   236303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   867.06                       # Real time elapsed on the host
host_tick_rate                              251340289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   118311303                       # Number of instructions simulated
sim_ops                                     204890154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.217928                       # Number of seconds simulated
sim_ticks                                217928047000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9326373                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 89                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            514772                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9521253                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6446795                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9326373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2879578                       # Number of indirect misses.
system.cpu.branchPred.lookups                10512404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  488748                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       270493                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45434950                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38206865                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            514872                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022520                       # Number of branches committed
system.cpu.commit.bw_lim_events               7281426                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls         7940342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16827502                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            118311303                       # Number of instructions committed
system.cpu.commit.committedOps              204890154                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    215429884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.951076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.766580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    129734510     60.22%     60.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     42919432     19.92%     80.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16430722      7.63%     87.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13127919      6.09%     93.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1658023      0.77%     94.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2285659      1.06%     95.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       531625      0.25%     95.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1460568      0.68%     96.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7281426      3.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    215429884                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   78776666                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 149881378                       # Number of committed integer instructions.
system.cpu.commit.loads                      53767149                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.19%      0.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         87749804     42.83%     43.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.02%     43.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.27%     43.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       20768605     10.14%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1588000      0.78%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.03%     54.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           73606      0.04%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211304      0.10%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        54100      0.03%     54.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt     12727310      6.21%     60.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.01%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        58080      0.03%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        39280189     19.17%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15650535      7.64%     87.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     14486960      7.07%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     11173346      5.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         204890154                       # Class of committed instruction
system.cpu.commit.refs                       80591030                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   118311303                       # Number of Instructions Simulated
system.cpu.committedOps                     204890154                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.841988                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.841988                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             178109931                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              228243658                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8822134                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  21304758                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 529468                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               9077803                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    55351422                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         17590                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    27294556                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3265                       # TLB misses on write requests
system.cpu.fetch.Branches                    10512404                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11869361                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     203991810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                136808                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      134780394                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          591                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1092                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1058936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.048238                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           13320929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6935543                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.618463                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          217844094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.083317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.589969                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                182095092     83.59%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1131752      0.52%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1562516      0.72%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1727348      0.79%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2194925      1.01%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3548499      1.63%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1193383      0.55%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2251747      1.03%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 22138832     10.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            217844094                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  79181428                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 68160372                       # number of floating regfile writes
system.cpu.idleCycles                           83954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               620926                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8585589                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.981562                       # Inst execution rate
system.cpu.iew.exec_refs                     82642222                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   27294137                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1934798                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              56418044                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            8065426                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21434                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28117004                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           221716001                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              55348085                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1067591                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             213909846                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3021                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 33734                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 529468                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 37753                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         17391219                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         9453                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        18342                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1749                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2650895                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1293123                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          18342                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       433031                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         187895                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 178903859                       # num instructions consuming a value
system.cpu.iew.wb_count                     213392104                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.797116                       # average fanout of values written-back
system.cpu.iew.wb_producers                 142607163                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.979186                       # insts written-back per cycle
system.cpu.iew.wb_sent                      213597166                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                271173144                       # number of integer regfile reads
system.cpu.int_regfile_writes               108811381                       # number of integer regfile writes
system.cpu.ipc                               0.542892                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.542892                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            577351      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              94541765     43.98%     44.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41737      0.02%     44.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590386      0.27%     44.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            21389758      9.95%     54.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 454      0.00%     54.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1588000      0.74%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59649      0.03%     55.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79256      0.04%     55.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216397      0.10%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           54719      0.03%     55.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt        12727794      5.92%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19286      0.01%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          58475      0.03%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             40924886     19.04%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16203280      7.54%     87.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        14728750      6.85%     94.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       11175494      5.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214977437                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                79665892                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           159329149                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     79422005                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           83671294                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2508166                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011667                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  902037     35.96%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     68      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1587289     63.28%     99.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15532      0.62%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2208      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1028      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              137242360                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          491119586                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    133970099                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         154888199                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  213604180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 214977437                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             8111821                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16825846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            141601                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         171479                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26381671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     217844094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.986841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.618765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           127592267     58.57%     58.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            43363679     19.91%     78.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14277916      6.55%     85.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10776641      4.95%     89.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7823125      3.59%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7592812      3.49%     97.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3924438      1.80%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2020913      0.93%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              472303      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       217844094                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.986461                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11869556                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           354                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          26139623                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9278360                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             56418044                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28117004                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               119091317                       # number of misc regfile reads
system.cpu.misc_regfile_writes               15880143                       # number of misc regfile writes
system.cpu.numCycles                        217928048                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2118827                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             221548378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1081268                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13510574                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                3326084                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7737                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             549789856                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              225380160                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           245047692                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  25906639                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5114701                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 529468                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              20452882                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 23499314                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          81659794                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        290933850                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles      155325704                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            8042801                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  61475916                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts        8042916                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    429866114                       # The number of ROB reads
system.cpu.rob.rob_writes                   445872288                       # The number of ROB writes
system.cpu.timesIdled                            8981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17006                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          242                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       386237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       774461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6091                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10915                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10915                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6091                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1088384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1088384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1088384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17006                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17006000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89675500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            343256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       306295                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        62776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         63745                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       279512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       190265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       972422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1162687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8097280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40369728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           388227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025113                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 387982     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    245      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             388227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1512603000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         973454991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         191236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                62007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               309212                       # number of demand (read+write) hits
system.l2.demand_hits::total                   371219                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               62007                       # number of overall hits
system.l2.overall_hits::.cpu.data              309212                       # number of overall hits
system.l2.overall_hits::total                  371219                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15270                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17008                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1738                       # number of overall misses
system.l2.overall_misses::.cpu.data             15270                       # number of overall misses
system.l2.overall_misses::total                 17008                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    170389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1467094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1637483000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    170389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1467094000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1637483000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            63745                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           324482                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               388227                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           63745                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          324482                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              388227                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.047060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043809                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.047060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043809                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98037.399310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96076.882777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96277.222484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98037.399310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96076.882777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96277.222484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17007                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17007                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    135649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1161642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1297291000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    135649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1161642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1297291000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.047057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043807                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.047057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043807                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78048.906789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76078.459624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76279.825954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78048.906789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76078.459624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76279.825954                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       306295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           306295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       306295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       306295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        62776                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            62776                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        62776                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        62776                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             34055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34055                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10915                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1035870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1035870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         44970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.242717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94903.344022                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94903.344022                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    817570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    817570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.242717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.242717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74903.344022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74903.344022                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          62007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    170389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        63745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          63745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98037.399310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98037.399310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    135649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78048.906789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78048.906789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        275157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            275157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    431224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    431224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       279512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        279512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99018.140069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99018.140069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    344072000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    344072000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79024.345429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79024.345429                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11959.098211                       # Cycle average of tags in use
system.l2.tags.total_refs                      774217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.526108                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1620.447478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10338.650733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.315511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.364963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.518982                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6210758                       # Number of tag accesses
system.l2.tags.data_accesses                  6210758                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         111168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1088384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       111168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111168                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17006                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            510113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4484122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4994236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       510113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           510113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           510113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4484122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4994236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000587500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106176000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               425038500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6243.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24993.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14810                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.672761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.182568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.840505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          642     29.34%     29.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          308     14.08%     43.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          164      7.50%     50.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      4.39%     55.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           97      4.43%     59.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           64      2.93%     62.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      2.79%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.19%     67.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          708     32.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2188                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1088384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1088384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  217927940000                       # Total gap between requests
system.mem_ctrls.avgGap                   12814767.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       111168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 510113.321944283729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4484122.229572405107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46497500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    378541000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26768.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24791.47                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7289940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3859515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59940300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17202544320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3974506260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      80337417600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       101585557935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.142653                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 208819454500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7276880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1831712500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8389500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4443945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            61482540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17202544320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4124751990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      80210894880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       101612507175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.266314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 208488564000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7276880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2162603000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11794769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11794769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11794769                       # number of overall hits
system.cpu.icache.overall_hits::total        11794769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        74592                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          74592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        74592                       # number of overall misses
system.cpu.icache.overall_misses::total         74592                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1935070000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1935070000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1935070000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1935070000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11869361                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11869361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11869361                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11869361                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006284                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006284                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006284                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006284                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25942.058130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25942.058130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25942.058130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25942.058130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        62776                       # number of writebacks
system.cpu.icache.writebacks::total             62776                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10847                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10847                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10847                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10847                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        63745                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        63745                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        63745                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        63745                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1664341000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1664341000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1664341000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1664341000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005371                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005371                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005371                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005371                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26109.357597                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26109.357597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26109.357597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26109.357597                       # average overall mshr miss latency
system.cpu.icache.replacements                  62776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11794769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11794769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        74592                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         74592                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1935070000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1935070000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11869361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11869361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25942.058130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25942.058130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10847                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10847                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        63745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        63745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1664341000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1664341000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26109.357597                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26109.357597                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           952.802758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11858513                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             63744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            186.033399                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   952.802758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          831                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23802466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23802466                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     64398571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64398571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     64398600                       # number of overall hits
system.cpu.dcache.overall_hits::total        64398600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       365613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         365613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       369086                       # number of overall misses
system.cpu.dcache.overall_misses::total        369086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10897805995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10897805995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10897805995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10897805995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64764184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64764184                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     64767686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64767686                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29806.943394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29806.943394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29526.468072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29526.468072                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        68898                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4300                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.022791                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       306295                       # number of writebacks
system.cpu.dcache.writebacks::total            306295                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44604                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       321009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       321009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       324482                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       324482                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8735991995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8735991995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8956271995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8956271995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004957                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004957                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27214.165319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27214.165319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27601.752932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27601.752932                       # average overall mshr miss latency
system.cpu.dcache.replacements                 323458                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37619667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37619667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       320533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        320533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8919835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8919835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37940200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37940200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27828.133141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27828.133141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       276043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       276043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6849971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6849971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24814.869423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24814.869423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26778904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26778904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        45080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1977970995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1977970995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26823984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26823984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43876.907609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43876.907609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        44966                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44966                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1886020995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1886020995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001676                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001676                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41943.268136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41943.268136                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    220280000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    220280000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63426.432479                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63426.432479                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 217928047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.617964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64723082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            324482                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            199.465863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.617964                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         129859854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        129859854                       # Number of data accesses

---------- End Simulation Statistics   ----------
