============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:08:06 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_17_1)      ext delay                     +100     100 F 
InputVector[2]                   in port        10 143.6    0    +0     100 F 
ADDER/A9[2] 
  g6603__9771/A                                                  +0     100   
  g6603__9771/Z                  XOR2_C          4  56.5  280  +198     298 F 
  g6479__9867/B                                                  +0     298   
  g6479__9867/Z                  XOR2_C          3  44.8  338  +249     547 R 
  CPA_1_g1520__7654/A                                            +0     547   
  CPA_1_g1520__7654/Z            AND2_I          1  19.8   64  +120     667 R 
  CPA_1_g1518__7837/CIN                                          +0     667   
  CPA_1_g1518__7837/COUT         ADDF_E          1  19.8  108  +149     816 R 
  CPA_1_g1517__6179/CIN                                          +0     816   
  CPA_1_g1517__6179/COUT         ADDF_E          1  19.8  109  +152     968 R 
  CPA_1_g1516__1279/CIN                                          +0     968   
  CPA_1_g1516__1279/COUT         ADDF_E          1  19.8  109  +152    1120 R 
  CPA_1_g1515__3457/CIN                                          +0    1120   
  CPA_1_g1515__3457/COUT         ADDF_E          1  19.8  109  +152    1272 R 
  CPA_1_g1514__9771/CIN                                          +0    1272   
  CPA_1_g1514__9771/COUT         ADDF_E          1  19.8  109  +152    1425 R 
  CPA_1_g1513__2005/CIN                                          +0    1425   
  CPA_1_g1513__2005/COUT         ADDF_E          1  19.8  109  +152    1577 R 
  CPA_1_g1512__1122/CIN                                          +0    1577   
  CPA_1_g1512__1122/COUT         ADDF_E          1  19.8  109  +152    1729 R 
  CPA_1_g1511__2001/CIN                                          +0    1729   
  CPA_1_g1511__2001/COUT         ADDF_E          1  19.8  109  +152    1881 R 
  CPA_1_g1510__5927/CIN                                          +0    1881   
  CPA_1_g1510__5927/COUT         ADDF_E          1  19.8  109  +152    2033 R 
  CPA_1_g1509__6789/CIN                                          +0    2033   
  CPA_1_g1509__6789/COUT         ADDF_E          1  19.8  109  +152    2186 R 
  CPA_1_g1508__1591/CIN                                          +0    2186   
  CPA_1_g1508__1591/COUT         ADDF_E          1  19.8  109  +152    2338 R 
  CPA_1_g1507__9719/CIN                                          +0    2338   
  CPA_1_g1507__9719/COUT         ADDF_E          1  19.8  109  +152    2490 R 
  CPA_1_g1506__3377/CIN                                          +0    2490   
  CPA_1_g1506__3377/COUT         ADDF_E          1  19.8  109  +152    2642 R 
  CPA_1_g1505__9867/CIN                                          +0    2642   
  CPA_1_g1505__9867/COUT         ADDF_E          1  19.8  109  +152    2794 R 
  CPA_1_g1504__7765/CIN                                          +0    2794   
  CPA_1_g1504__7765/COUT         ADDF_E          1  19.8  109  +152    2947 R 
  CPA_1_g1503__7547/CIN                                          +0    2947   
  CPA_1_g1503__7547/COUT         ADDF_E          1  19.8  109  +152    3099 R 
  CPA_1_g1502__2833/CIN                                          +0    3099   
  CPA_1_g1502__2833/COUT         ADDF_E          1  19.8  109  +152    3251 R 
  CPA_1_g1501__2006/CIN                                          +0    3251   
  CPA_1_g1501__2006/COUT         ADDF_E          1  19.8  109  +152    3403 R 
  CPA_1_g1500__1297/CIN                                          +0    3403   
  CPA_1_g1500__1297/COUT         ADDF_E          1  19.8  109  +152    3555 R 
  CPA_1_g1499__1237/CIN                                          +0    3555   
  CPA_1_g1499__1237/COUT         ADDF_E          1  19.8  109  +152    3708 R 
  CPA_1_g1498__2007/CIN                                          +0    3708   
  CPA_1_g1498__2007/COUT         ADDF_E          1  19.8  109  +152    3860 R 
  CPA_1_g1497__3779/CIN                                          +0    3860   
  CPA_1_g1497__3779/COUT         ADDF_E          1  19.8  109  +152    4012 R 
  CPA_1_g1496__4599/CIN                                          +0    4012   
  CPA_1_g1496__4599/COUT         ADDF_E          1  19.8  109  +152    4164 R 
  CPA_1_g1495__3717/CIN                                          +0    4164   
  CPA_1_g1495__3717/COUT         ADDF_E          1  19.8  109  +152    4316 R 
  CPA_1_g1494__1377/CIN                                          +0    4316   
  CPA_1_g1494__1377/COUT         ADDF_E          1  19.8  109  +152    4469 R 
  CPA_1_g1493__8867/CIN                                          +0    4469   
  CPA_1_g1493__8867/COUT         ADDF_E          1  19.8  109  +152    4621 R 
  CPA_1_g1492__7654/CIN                                          +0    4621   
  CPA_1_g1492__7654/COUT         ADDF_E          1  19.8  109  +152    4773 R 
  CPA_1_g1491__7557/CIN                                          +0    4773   
  CPA_1_g1491__7557/COUT         ADDF_E          1  19.8  109  +152    4925 R 
  CPA_1_g1490__7837/CIN                                          +0    4925   
  CPA_1_g1490__7837/COUT         ADDF_E          1  19.8  109  +152    5077 R 
  CPA_1_g1489__6179/CIN                                          +0    5077   
  CPA_1_g1489__6179/COUT         ADDF_E          1  19.8  109  +152    5230 R 
  CPA_1_g1488__1279/CIN                                          +0    5230   
  CPA_1_g1488__1279/COUT         ADDF_E          1  19.8  109  +152    5382 R 
  CPA_1_g1487__3457/CIN                                          +0    5382   
  CPA_1_g1487__3457/COUT         ADDF_E          1  19.8  109  +152    5534 R 
  CPA_1_g1486__9771/CIN                                          +0    5534   
  CPA_1_g1486__9771/COUT         ADDF_E          1  19.8  109  +152    5686 R 
  CPA_1_g1485__2005/CIN                                          +0    5686   
  CPA_1_g1485__2005/COUT         ADDF_E          1  19.8  109  +152    5838 R 
  CPA_1_g1484__1122/CIN                                          +0    5838   
  CPA_1_g1484__1122/SUM          ADDF_E          1   8.8   70  +142    5981 F 
ADDER/OutputVector[38] 
OutputVector[38]            <<<  out port                        +0    5981 F 
(AddShift.sdc_line_12_21_1)      ext delay                     +200    6181 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13819ps 
Start-point  : InputVector[2]
End-point    : OutputVector[38]
