Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot accel_tb_behav xil_defaultlib.accel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'wd_C_o' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wd_C_o' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wd_C_o' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.type_pkg
Compiling package xil_defaultlib.cfg_param
Compiling module xil_defaultlib.ram_addr_port(RAM_HIGHT=3)
Compiling module xil_defaultlib.ram_addr_port(RAM_WIDTH=7,RAM_HI...
Compiling module xil_defaultlib.ram_addr_port(RAM_WIDTH=7)
Compiling module xil_defaultlib.ram_addr_port(RAM_WIDTH=7,RAM_HI...
Compiling module xil_defaultlib.data_matrix_mem(MATRIX_HIGHT=3)(...
Compiling module xil_defaultlib.wght_matrix_mem(DATA_WIDTH=2,MAT...
Compiling module xil_defaultlib.bias_matrix_mem(DATA_WIDTH=32,MA...
Compiling module xil_defaultlib.mmul_control_logic(OP_NEUR_WIDTH...
Compiling module xil_defaultlib.mmul(IPWGHT_BNNENC=1,OP_ACTV_LAY...
Compiling module xil_defaultlib.accel_wrapper(IPWGHT_BNNENC=1,OP...
Compiling module xil_defaultlib.data_matrix_mem(DATA_WIDTH=1,MAT...
Compiling module xil_defaultlib.wght_matrix_mem(DATA_WIDTH=2,MAT...
Compiling module xil_defaultlib.mmul_control_logic(IP_NEUR_WIDTH...
Compiling module xil_defaultlib.mmul(IPDATA_BNNENC=1,IPWGHT_BNNE...
Compiling module xil_defaultlib.accel_wrapper(IPDATA_BNNENC=1,IP...
Compiling module xil_defaultlib.mmul(IPDATA_BNNENC=1,IPWGHT_BNNE...
Compiling module xil_defaultlib.accel_wrapper(IPDATA_BNNENC=1,IP...
Compiling module xil_defaultlib.BNN_wrapper_default
Compiling module xil_defaultlib.accel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot accel_tb_behav
