{"sha": "b11f6c195cebccaaf973480512fb38281cb2a613", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjExZjZjMTk1Y2ViY2NhYWY5NzM0ODA1MTJmYjM4MjgxY2IyYTYxMw==", "commit": {"author": {"name": "Gerald Pfeifer", "email": "gerald@pfeifer.com", "date": "2017-02-05T11:09:18Z"}, "committer": {"name": "Gerald Pfeifer", "email": "gerald@gcc.gnu.org", "date": "2017-02-05T11:09:18Z"}, "message": "extend.texi (x86 specific memory model extensions for transactional memory): Simplify a phrase.\n\n\t* doc/extend.texi (x86 specific memory model extensions for\n\ttransactional memory): Simplify a phrase.\n\nFrom-SVN: r245189", "tree": {"sha": "fda613f6ae2e626cb7f664f842b0579c0530e6fc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fda613f6ae2e626cb7f664f842b0579c0530e6fc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b11f6c195cebccaaf973480512fb38281cb2a613", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b11f6c195cebccaaf973480512fb38281cb2a613", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b11f6c195cebccaaf973480512fb38281cb2a613", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b11f6c195cebccaaf973480512fb38281cb2a613/comments", "author": {"login": "GeraldPfeifer", "id": 4573532, "node_id": "MDQ6VXNlcjQ1NzM1MzI=", "avatar_url": "https://avatars.githubusercontent.com/u/4573532?v=4", "gravatar_id": "", "url": "https://api.github.com/users/GeraldPfeifer", "html_url": "https://github.com/GeraldPfeifer", "followers_url": "https://api.github.com/users/GeraldPfeifer/followers", "following_url": "https://api.github.com/users/GeraldPfeifer/following{/other_user}", "gists_url": "https://api.github.com/users/GeraldPfeifer/gists{/gist_id}", "starred_url": "https://api.github.com/users/GeraldPfeifer/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/GeraldPfeifer/subscriptions", "organizations_url": "https://api.github.com/users/GeraldPfeifer/orgs", "repos_url": "https://api.github.com/users/GeraldPfeifer/repos", "events_url": "https://api.github.com/users/GeraldPfeifer/events{/privacy}", "received_events_url": "https://api.github.com/users/GeraldPfeifer/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f3877b2f7077963f9c688a4116e6d8abd0d212a6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f3877b2f7077963f9c688a4116e6d8abd0d212a6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f3877b2f7077963f9c688a4116e6d8abd0d212a6"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "e0d251dbcdc30b1e09757ff2634db614ab061c94", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b11f6c195cebccaaf973480512fb38281cb2a613/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b11f6c195cebccaaf973480512fb38281cb2a613/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b11f6c195cebccaaf973480512fb38281cb2a613", "patch": "@@ -1,3 +1,8 @@\n+2017-02-05  Gerald Pfeifer  <gerald@pfeifer.com>\n+\n+\t* doc/extend.texi (x86 specific memory model extensions for\n+\ttransactional memory): Simplify a phrase.\n+\n 2017-02-05  Eric Botcazou  <ebotcazou@adacore.com>\n \n \tPR target/79353"}, {"sha": "24e5053873605a4deb23d84e66fdda97aa5f6c59", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b11f6c195cebccaaf973480512fb38281cb2a613/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b11f6c195cebccaaf973480512fb38281cb2a613/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=b11f6c195cebccaaf973480512fb38281cb2a613", "patch": "@@ -10103,7 +10103,7 @@ after addition, conditional jump on carry etc.\n @section x86-Specific Memory Model Extensions for Transactional Memory\n \n The x86 architecture supports additional memory ordering flags\n-to mark lock critical sections for hardware lock elision. \n+to mark critical sections for hardware lock elision. \n These must be specified in addition to an existing memory order to\n atomic intrinsics.\n "}]}