%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Medium Length Professional CV
% LaTeX Template
% Version 2.0 (8/5/13)
%
% This template has been downloaded from:
% http://www.LaTeXTemplates.com
%
% Original author:
% Trey Hunner (http://www.treyhunner.com/)
%
% Important note:
% This template requires the resume.cls file to be in the same directory as the
% .tex file. The resume.cls file provides the resume style used for structuring the
% document.
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------

\documentclass{resume} % Use the custom resume.cls style

\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage{lmodern}
\usepackage{verbatim}
\usepackage{multicol}

\usepackage[left=0.75in,top=0.6in,right=0.75in,bottom=0.6in]{geometry} % Document margins

\name{Hyun Ryong Lee} % Your name
\address{32 Vassar St, Cambridge, MA 02139} % Your address
\address{(607) 793-6859 \\ hrlee@csail.mit.edu} % Your phone number and email

\begin{document}

%----------------------------------------------------------------------------------------
%	RESEARCH INTERESTS
%----------------------------------------------------------------------------------------

\begin{rSection}{Research Interests}

computer architecture, designing hardware/software for sparse workloads, benchmarking, performance engineering

\end{rSection}

%----------------------------------------------------------------------------------------
%	EDUCATION SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Education}

{\bf Massachusetts Institute of Technology, Cambridge, MA} \hfill { Aug 2016 - Present} \\ 
S.M. in Electrical Engineering and Computer Science \hfill {Spring 2022} \\
Ph.D. in Electrical Engineering and Computer Science \hfill { \it{Expected August 2025}} \\
Cumulative GPA: 4.8/5

{\bf Cornell University, Ithaca, NY} \hfill { Aug 2010 - May 2016} \\ 
B.S. in Electrical and Computer Engineering \\
Dean's List, all semesters \\
Cumulative GPA: 4.22/4.3 

\end{rSection}

%----------------------------------------------------------------------------------------
%	SKILLS
%----------------------------------------------------------------------------------------

\begin{rSection}{Skills}

Simulation and analytical modeling, performance modeling, benchmark development \\
C, C++, CUDA, Python, Pin, and Unix tools. \\

\end{rSection}

%----------------------------------------------------------------------------------------
%	EMPLOYMENT SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Research and Industry Employment}

\begin{rSubsection}{MIT Computer Science and Artificial Intelligence Lab}{September 2016 - Present}{Research Assistant}{Cambridge, Massachusetts}

\item Supervisor: Daniel Sanchez
\item Developed {\it Gist:} Architectural support for DRAM that reduces main memory accesses for sparse workloads.
\item Developed {\it Terminus}, a programmable accelerator for operations on sparse data structures.
\item Developed {\it Datamime}, a tool to automatically generate representative benchmarks of production workloads.
%\item Lead design of simulators for memristive crossbars that utilize in-memory compute capabilities to accelerate irregular algorithms.
\item Designed hardware features and algorithms for the {\it Swarm} multicore architecture.
\end{rSubsection}

\begin{rSubsection}{Apple Inc.}{May 2023 - Aug 2023}{Platform Architecture Intern}{Santa Clara, CA}

\item Developed methodologies to estimate the performance impact of thread migration across CPUs.
\end{rSubsection}

\begin{rSubsection}{IBM Research}{May 2018 - Aug 2018}{Graduate Research Intern}{Yorktown Heights, NY}

\item Developed analytical models and simulators for evaluating the effectiveness of using memristive crossbars
to accelerate irregular algorithms via in-memory computing.
\end{rSubsection}

\begin{rSubsection}{Apple Inc.}{May 2015 - Aug 2015}{Firmware Engineering Intern}{Cupertino, CA}

\item Refactored the codebase of Mac related input devices. 
\end{rSubsection}

\begin{rSubsection}{Computer Systems Laboratory, Cornell University}{Jun 2014 - May 2016}{Undergraduate Research Assistant}{Ithaca, NY}

\item Developed a self-optimizing Solid-State Drive I/O scheduler on the Flash Translation Layer using a reinforcement learning agent. 
\end{rSubsection}

%\begin{rSubsection}{Ministry of National Defense}{Sep 2012 - Jun 2014}{Sergeant}{Seoul, South Korea}
%\item Completed two years of mandatory military service for South Korea
%\end{rSubsection}

\end{rSection}

\vspace{1cm}

%----------------------------------------------------------------------------------------
%	PUBLICATIONS
%----------------------------------------------------------------------------------------

\begin{rSection}{Publications}

{\bf H. Lee} and D. Sanchez,
"Terminus: A Programmable Accelerator for Read and Update Operations on Sparse Data Structures",
in \textit{Proceedings of the 57th International Symposium on Microarchitecture (MICRO)}, 2024 %Acceptance rate: 74/351 (21\%)

{\bf H. Lee} and D. Sanchez,
"Datamime: Generating Representative Benchmarks by Automatically Synthesizing Datasets",
in \textit{Proceedings of the 55th International Symposium on Microarchitecture (MICRO)}, 2022 %Acceptance rate: 74/351 (21\%)
(\textbf{IEEE Micro's Top Picks 2023 Honorable Mention})

M.C. Jeffrey, V.A. Ying, S. Subramanian, {\bf H. Lee}, J. Emer, and D. Sanchez,
"Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism",
in \textit{Proceedings of the 51st International Symposium on Microarchitecture (MICRO)}, 2018 %Acceptance rate: 74/351 (21\%)

S. Subramanian, M.C. Jeffrey, M. Abeydeera, {\bf H. Lee}, V.A. Ying, J. Emer, and D. Sanchez, 
"Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism",
In \textit{Proceedings of the 44th International Symposium on Computer Architecture (ISCA)}, 2017 %Acceptance rate: 54/322 (17\%)

\end{rSection}

%----------------------------------------------------------------------------------------
%	WORKSHOPS AND PRESENTATIONS
%----------------------------------------------------------------------------------------

\begin{rSection}{Workshops}

J. Mukundan, J.B. Kuang, A. Jagmohan, M. Franceschini, H. Hunter, {\bf H. Lee}, S. Bisht, and J.F. Mart√≠nez, "Improving I/O Scheduling in FLASH-based SSDs through Foresight", In Industry-Academia Partnership Workshop, October 2015.

\end{rSection}

%----------------------------------------------------------------------------------------
%	HONORS AND AWARDS
%----------------------------------------------------------------------------------------

\begin{rSection}{Honors and Awards}

{\bf Kwanjeong Educational Foundation Fellowship} \hfill {2016 - 2022} \\
{\bf John G. Pertsch Prize} for highest GPA in ECE class of 2016 \hfill{2016} \\
{\bf Best Undergraduate Poster Award}, Industry-Academia Partnership Workshop \hfill {2015} \\
{\bf Tau Beta Pi} \hfill {2015} \\
{\bf John G. Pertsch Prize} for second highest GPA in ECE class of 2016 \hfill {2015} \\
{\bf Eta Kappa Nu} \hfill {2015} 

\end{rSection}

%----------------------------------------------------------------------------------------
%	TEACHING EXPERIENCE
%----------------------------------------------------------------------------------------

\begin{rSection}{Teaching Experience}
Teaching Assistant, 6.823: Computer Architecture, MIT \hfill {Spring 2019, 2021; Fall 2021, 2023}

\end{rSection}




%----------------------------------------------------------------------------------------
%	EXAMPLE SECTION
%----------------------------------------------------------------------------------------

%\begin{rSection}{Section Name}

%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------

\end{document}
