INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
