#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 10 14:12:24 2022
# Process ID: 15748
# Current directory: D:/mips/MIPS/mips_NonControlFlow_Full
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13428 D:\mips\MIPS\mips_NonControlFlow_Full\mips_NonControlFlow_Full.xpr
# Log file: D:/mips/MIPS/mips_NonControlFlow_Full/vivado.log
# Journal file: D:/mips/MIPS/mips_NonControlFlow_Full\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.xpr
INFO: [Project 1-313] Project file moved from 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full' since last save.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/alu_controller_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/alu_controller_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/alu_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/alu_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/main_controller_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/main_controller_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/program_counter_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/program_counter_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/instruction_mremory_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/instruction_mremory_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/sign_extend_16_to_32_bit_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/sign_extend_16_to_32_bit_tb.v' instead.
WARNING: [Project 1-312] File not found as 'D:/mips/MIPS/mips_ncf/mips_r_i.srcs/sim_1/new/mux_2_1_32bit_tb.v'; using path 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/mux_2_1_32bit_tb.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 739.168 ; gain = 61.492
update_compile_order -fileset sources_1
set_property top r_mips [current_fileset]
update_compile_order -fileset sources_1
set_property top r_mips_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 794.660 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 794.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim/xsim.dir/r_mips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 10 14:49:29 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 794.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '59' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 799.805 ; gain = 2.211
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 808.094 ; gain = 13.434
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:25 . Memory (MB): peak = 808.094 ; gain = 13.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 817.941 ; gain = 0.500
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 817.941 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 817.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 819.168 ; gain = 1.227
save_wave_config {D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg
set_property xsim.view {D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 829.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -view {D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 829.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 829.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -view {D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 829.805 ; gain = 0.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
add_files -norecurse {D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/alu.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/mux_2_1_32bit.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/sign_extend_16_to_32_bit.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/program_counter.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/register_file.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/instruction_memory.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/main_controller.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/r_mips.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/pc_adder.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/mux_2_1_5bit.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/alu_controller.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/r_mips.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/register_file.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/sign_extend_16_to_32_bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/program_counter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/pc_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/mux_2_1_5bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/mux_2_1_32bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/main_controller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/instruction_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/alu_controller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/alu.v] -no_script -reset -force -quiet
remove_files  {D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/r_mips.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/register_file.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/sign_extend_16_to_32_bit.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/program_counter.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/pc_adder.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/mux_2_1_5bit.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/mux_2_1_32bit.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/main_controller.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/instruction_memory.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/alu_controller.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/imports/new/alu.v}
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/alu_controller_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/alu_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/instruction_mremory_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/main_controller_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/mux_2_1_32bit_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/program_counter_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/sign_extend_16_to_32_bit_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/alu_controller_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/alu_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/instruction_mremory_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/main_controller_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/mux_2_1_32bit_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/program_counter_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/sign_extend_16_to_32_bit_tb.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/alu_controller_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/main_controller_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/mux_2_1_32bit_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/instruction_mremory_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/r_mips_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/alu_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/sign_extend_16_to_32_bit_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/program_counter_tb.v D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/register_file_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top r_mips_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 829.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/imports/mips/MIPS/mips_NonControlFlow_Full/r_mips_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/mips/MIPS/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/r_mips_tb.v" Line 44
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 846.301 ; gain = 16.496
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 846.301 ; gain = 16.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 850.848 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 10 18:26:34 2022...
