IDRViewer.config = {"pagecount":520,"title":"Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 4: Model-Specific Registers","author":"Intel Corporation","subject":"","keywords":"","creator":"FrameMaker 16","producer":"Acrobat Distiller 23.0 (Windows)","creationdate":"D:20230621093023Z","moddate":"D:20230622093309-07'00'","trapped":"","fileName":"Intel® 64 and IA-32 Architectures Developer's Manual-4.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Chapter 1 About This Manual","page":9,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":9,"zoom":"XYZ 68 614 null"},{"title":"1.2 Overview of The Model-Specific Registers","page":12,"zoom":"XYZ 68 365 null"},{"title":"1.3 Notational Conventions","page":13,"zoom":"XYZ 70 1110 null","children":[{"title":"1.3.1 Bit and Byte Order","page":13,"zoom":"XYZ 70 1005 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":13,"zoom":"XYZ 70 872 null"},{"title":"1.3.3 Instruction Operands","page":14,"zoom":"XYZ 68 1109 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":14,"zoom":"XYZ 68 698 null"},{"title":"1.3.5 Segmented Addressing","page":14,"zoom":"XYZ 68 524 null"},{"title":"1.3.6 Syntax for CPUID, CR, and MSR Values","page":15,"zoom":"XYZ 70 1109 null"},{"title":"1.3.7 Exceptions","page":15,"zoom":"XYZ 70 359 null"}]},{"title":"1.4 Related Literature","page":16,"zoom":"XYZ 68 1110 null"}]},{"title":"Chapter 2 Model-Specific Registers (MSRs)","page":17,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Architectural MSRs","page":19,"zoom":"XYZ 70 692 null"},{"title":"2.2 MSRs In the Intel® Core™ 2 Processor Family","page":83,"zoom":"XYZ 70 363 null"},{"title":"2.3 MSRs In the 45 nm and 32 nm Intel Atom® Processor Family","page":97,"zoom":"XYZ 70 250 null"},{"title":"2.4 MSRs In Intel Processors Based on Silvermont Microarchitecture","page":109,"zoom":"XYZ 70 1110 null","children":[{"title":"2.4.1 MSRs with Model-Specific Behavior in the Silvermont Microarchitecture","page":122,"zoom":"XYZ 68 771 null"},{"title":"2.4.2 MSRs in Intel Atom® Processors Based on Airmont Microarchitecture","page":125,"zoom":"XYZ 70 435 null"}]},{"title":"2.5 MSRs In Intel Atom® Processors based on Goldmont Microarchitecture","page":127,"zoom":"XYZ 70 265 null"},{"title":"2.6 MSRs In Intel Atom® Processors Based on Goldmont Plus Microarchitecture","page":151,"zoom":"XYZ 70 759 null"},{"title":"2.7 MSRs In Intel Atom® Processors Based on Tremont Microarchitecture","page":155,"zoom":"XYZ 70 440 null"},{"title":"2.8 MSRs In Processors Based on Nehalem Microarchitecture","page":157,"zoom":"XYZ 70 672 null","children":[{"title":"2.8.1 Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series","page":175,"zoom":"XYZ 70 606 null"},{"title":"2.8.2 Additional MSRs in the Intel® Xeon® Processor 7500 Series","page":177,"zoom":"XYZ 70 742 null"}]},{"title":"2.9 MSRs In the Intel® Xeon® Processor 5600 Series Based on Westmere Microarchitecture","page":191,"zoom":"XYZ 70 689 null"},{"title":"2.10 MSRs In the Intel® Xeon® Processor E7 Family Based on Westmere Microarchitecture","page":192,"zoom":"XYZ 68 594 null"},{"title":"2.11 MSRs In the Intel® Processor Family Based on Sandy Bridge Microarchitecture","page":194,"zoom":"XYZ 68 704 null","children":[{"title":"2.11.1 MSRs in the 2nd Generation Intel® Core™ Processor Family Based on Sandy Bridge Microarchitecture","page":214,"zoom":"XYZ 68 744 null"},{"title":"2.11.2 MSRs in the Intel® Xeon® Processor E5 Family Based on Sandy Bridge Microarchitecture","page":218,"zoom":"XYZ 68 794 null"},{"title":"2.11.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family","page":222,"zoom":"XYZ 68 1109 null"}]},{"title":"2.12 MSRs In the 3rd Generation Intel® Core™ Processor Family Based on Ivy Bridge microarchitecture","page":225,"zoom":"XYZ 70 649 null","children":[{"title":"2.12.1 MSRs in the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture","page":229,"zoom":"XYZ 70 1109 null"},{"title":"2.12.2 Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family","page":236,"zoom":"XYZ 68 930 null"},{"title":"2.12.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families","page":238,"zoom":"XYZ 68 513 null"}]},{"title":"2.13 MSRs In the 4th Generation Intel® Core™ Processors Based on Haswell Microarchitecture","page":241,"zoom":"XYZ 70 264 null","children":[{"title":"2.13.1 MSRs in the 4th Generation Intel® Core™ Processor Family Based on Haswell Microarchitecture","page":247,"zoom":"XYZ 70 919 null"},{"title":"2.13.2 Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors","page":259,"zoom":"XYZ 70 850 null"}]},{"title":"2.14 MSRs In the Intel® Xeon® Processor E5 v3 and E7 v3 Product Family","page":260,"zoom":"XYZ 68 293 null","children":[{"title":"2.14.1 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family","page":270,"zoom":"XYZ 68 285 null"}]},{"title":"2.15 MSRs In the Intel® Core™ M Processors and the 5th Generation Intel® Core™ Processors","page":280,"zoom":"XYZ 68 814 null"},{"title":"2.16 MSRs In the Intel® Xeon® Processor E5 v4 Family","page":284,"zoom":"XYZ 68 690 null","children":[{"title":"2.16.1 Additional MSRs Supported in the Intel® Xeon® Processor D Product Family","page":295,"zoom":"XYZ 70 748 null"},{"title":"2.16.2 Additional MSRs Supported in Intel® Xeon® Processors E5 v4 and E7 v4 Families","page":297,"zoom":"XYZ 70 1109 null"}]},{"title":"2.17 MSRs In the 6th Generation, 7th Generation, 8th Generation, 9th Generation, 10th Generation, 11th Generation, 12th Genera ion, and 13th Generation Intel® Core™ Processors, Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation...","page":300,"zoom":"XYZ 68 858 null","children":[{"title":"2.17.1 MSRs Introduced in 7th Generation and 8th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture","page":323,"zoom":"XYZ 70 702 null"},{"title":"2.17.2 MSRs Specific to 8th Generation Intel® Core™ i3 Processors","page":325,"zoom":"XYZ 70 598 null"},{"title":"2.17.3 MSRs Introduced in 10th Generation Intel® Core™ Processors","page":331,"zoom":"XYZ 70 207 null"},{"title":"2.17.4 MSRs Introduced in the 11th Generation Intel® Core™ Processors based on Tiger Lake Microarchitecture","page":335,"zoom":"XYZ 70 566 null"},{"title":"2.17.5 MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting Performance Hybrid Architecture","page":338,"zoom":"XYZ 68 403 null"},{"title":"2.17.6 MSRs Introduced in the Intel® Xeon® Scalable Processor Family","page":347,"zoom":"XYZ 70 941 null"},{"title":"2.17.7 MSRs Specific to 3rd Generation Intel® Xeon® Scalable Processor Family Based on Ice Lake Microarchitecture","page":359,"zoom":"XYZ 70 947 null"},{"title":"2.17.8 MSRs Specific to the 4th Generation Intel® Xeon® Scalable Processor Family Based on Sapphire Rapids Microarchitecture","page":361,"zoom":"XYZ 70 1109 null"}]},{"title":"2.18 MSRs In the Intel® Xeon Phi™ Processor 3200/5200/7200 Series and the Intel® Xeon Phi™ Processor 7215/7285/7295 Series","page":369,"zoom":"XYZ 70 259 null"},{"title":"2.19 MSRs In the Pentium® 4 and Intel® Xeon® Processors","page":386,"zoom":"XYZ 68 482 null","children":[{"title":"2.19.1 MSRs Unique to Intel® Xeon® Processor MP with L3 Cache","page":412,"zoom":"XYZ 68 1109 null"}]},{"title":"2.20 MSRs In Intel® Core™ Solo and Intel® Core™ Duo Processors","page":413,"zoom":"XYZ 70 660 null"},{"title":"2.21 MSRs In the Pentium M Processor","page":422,"zoom":"XYZ 68 346 null"},{"title":"2.22 MSRs In the P6 Family Processors","page":429,"zoom":"XYZ 70 427 null"},{"title":"2.23 MSRs in Pentium Processors","page":438,"zoom":"XYZ 68 337 null"},{"title":"2.24 MSR Index","page":439,"zoom":"XYZ 70 820 null"}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};