proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0) =
{ true && and [a0_0 <=u 9223372036854775808@64, a1_0 <=u 9223372036854775808@64, a2_0 <=u 9223372036854775808@64, a3_0 <=u 9223372036854775808@64, a4_0 <=u 9223372036854775808@64] }
split x29_1 t430_1 a4_0 48;
mul v1_1 x29_1 4294968273@uint64;
add t031_1 v1_1 a0_0;
split v2_1 t033_1 t031_1 52;
add t132_1 v2_1 a1_0;
split v3_1 t135_1 t132_1 52;
add t234_1 v3_1 a2_0;
split v4_1 t237_1 t234_1 52;
add t336_1 v4_1 a3_0;
and m38_1@uint64 t135_1 t237_1;
split v5_1 t340_1 t336_1 52;
add t439_1 v5_1 t430_1;
and m41_1@uint64 m38_1 t340_1;
split v7_1 tmp_to_use_1 t439_1 48;
subb lt_value_1 dontcare_1 t439_1 281474976710655@uint64;
subb gt_value_1 dontcare_2 281474976710655@uint64 t439_1;
or v8_1@uint1 lt_value_1 gt_value_1;
not v8_2@uint1 v8_1;
subb lt_value_2 dontcare_3 m41_1 4503599627370495@uint64;
subb gt_value_2 dontcare_4 4503599627370495@uint64 m41_1;
or v9_1@uint1 lt_value_2 gt_value_2;
not v9_2@uint1 v9_1;
and v10_1@uint1 v8_2 v9_2;
subb v11_1 dontcare_5 4503595332402222@uint64 t033_1;
and v6_1@uint1 v10_1 v11_1;
vpc v12_1@uint64 v6_1;
vpc v7_2@uint64 v7_1;
or x42_1@uint64 v7_2 v12_1;
assume true && x42_1 >u 0@64;
add t043_1 t033_1 4294968273@uint64;
split v13_1 t045_1 t043_1 52;
add t144_1 v13_1 t135_1;
split v14_1 t147_1 t144_1 52;
add t246_1 v14_1 t237_1;
split v15_1 t249_1 t246_1 52;
add t348_1 v15_1 t340_1;
split v16_1 t351_1 t348_1 52;
add t450_1 v16_1 t439_1;
split tmp_and_1 t452_1 t450_1 48;
{ true && and [smod (sub (uext (add (mul (uext t045_1 208) (1@272)) (add (mul (uext t147_1 208) (4503599627370496@272)) (add (mul (uext t249_1 208) (20282409603651670423947251286016@272)) (add (mul (uext t351_1 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext t452_1 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))) 1) (uext (add (mul (uext a0_0 208) (1@272)) (add (mul (uext a1_0 208) (4503599627370496@272)) (add (mul (uext a2_0 208) (20282409603651670423947251286016@272)) (add (mul (uext a3_0 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext a4_0 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))) 1)) (uext (add (mul (uext 4503595332402223@64 208) (1@272)) (add (mul (uext 4503599627370495@64 208) (4503599627370496@272)) (add (mul (uext 4503599627370495@64 208) (20282409603651670423947251286016@272)) (add (mul (uext 4503599627370495@64 208) (91343852333181432387730302044767688728495783936@272)) (mul (uext 281474976710655@64 208) (411376139330301510538742295639337626245683966408394965837152256@272)))))) 1) = 0@273, t045_1 <u 4503599627370496@64, t147_1 <u 4503599627370496@64, t249_1 <u 4503599627370496@64, t351_1 <u 4503599627370496@64, t452_1 <u 4503599627370496@64] }