{
  "module_name": "mt2701-clk.h",
  "hash_id": "40aba5fe0318a03cd796deee91631d2d16d5b28c745f40b2ad2d55925237f102",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt2701-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT2701_H\n#define _DT_BINDINGS_CLK_MT2701_H\n\n \n#define CLK_TOP_SYSPLL\t\t\t\t1\n#define CLK_TOP_SYSPLL_D2\t\t\t2\n#define CLK_TOP_SYSPLL_D3\t\t\t3\n#define CLK_TOP_SYSPLL_D5\t\t\t4\n#define CLK_TOP_SYSPLL_D7\t\t\t5\n#define CLK_TOP_SYSPLL1_D2\t\t\t6\n#define CLK_TOP_SYSPLL1_D4\t\t\t7\n#define CLK_TOP_SYSPLL1_D8\t\t\t8\n#define CLK_TOP_SYSPLL1_D16\t\t\t9\n#define CLK_TOP_SYSPLL2_D2\t\t\t10\n#define CLK_TOP_SYSPLL2_D4\t\t\t11\n#define CLK_TOP_SYSPLL2_D8\t\t\t12\n#define CLK_TOP_SYSPLL3_D2\t\t\t13\n#define CLK_TOP_SYSPLL3_D4\t\t\t14\n#define CLK_TOP_SYSPLL4_D2\t\t\t15\n#define CLK_TOP_SYSPLL4_D4\t\t\t16\n#define CLK_TOP_UNIVPLL\t\t\t\t17\n#define CLK_TOP_UNIVPLL_D2\t\t\t18\n#define CLK_TOP_UNIVPLL_D3\t\t\t19\n#define CLK_TOP_UNIVPLL_D5\t\t\t20\n#define CLK_TOP_UNIVPLL_D7\t\t\t21\n#define CLK_TOP_UNIVPLL_D26\t\t\t22\n#define CLK_TOP_UNIVPLL_D52\t\t\t23\n#define CLK_TOP_UNIVPLL_D108\t\t\t24\n#define CLK_TOP_USB_PHY48M\t\t\t25\n#define CLK_TOP_UNIVPLL1_D2\t\t\t26\n#define CLK_TOP_UNIVPLL1_D4\t\t\t27\n#define CLK_TOP_UNIVPLL1_D8\t\t\t28\n#define CLK_TOP_UNIVPLL2_D2\t\t\t29\n#define CLK_TOP_UNIVPLL2_D4\t\t\t30\n#define CLK_TOP_UNIVPLL2_D8\t\t\t31\n#define CLK_TOP_UNIVPLL2_D16\t\t\t32\n#define CLK_TOP_UNIVPLL2_D32\t\t\t33\n#define CLK_TOP_UNIVPLL3_D2\t\t\t34\n#define CLK_TOP_UNIVPLL3_D4\t\t\t35\n#define CLK_TOP_UNIVPLL3_D8\t\t\t36\n#define CLK_TOP_MSDCPLL\t\t\t\t37\n#define CLK_TOP_MSDCPLL_D2\t\t\t38\n#define CLK_TOP_MSDCPLL_D4\t\t\t39\n#define CLK_TOP_MSDCPLL_D8\t\t\t40\n#define CLK_TOP_MMPLL\t\t\t\t41\n#define CLK_TOP_MMPLL_D2\t\t\t42\n#define CLK_TOP_DMPLL\t\t\t\t43\n#define CLK_TOP_DMPLL_D2\t\t\t44\n#define CLK_TOP_DMPLL_D4\t\t\t45\n#define CLK_TOP_DMPLL_X2\t\t\t46\n#define CLK_TOP_TVDPLL\t\t\t\t47\n#define CLK_TOP_TVDPLL_D2\t\t\t48\n#define CLK_TOP_TVDPLL_D4\t\t\t49\n#define CLK_TOP_TVD2PLL\t\t\t\t50\n#define CLK_TOP_TVD2PLL_D2\t\t\t51\n#define CLK_TOP_HADDS2PLL_98M\t\t\t52\n#define CLK_TOP_HADDS2PLL_294M\t\t\t53\n#define CLK_TOP_HADDS2_FB\t\t\t54\n#define CLK_TOP_MIPIPLL_D2\t\t\t55\n#define CLK_TOP_MIPIPLL_D4\t\t\t56\n#define CLK_TOP_HDMIPLL\t\t\t\t57\n#define CLK_TOP_HDMIPLL_D2\t\t\t58\n#define CLK_TOP_HDMIPLL_D3\t\t\t59\n#define CLK_TOP_HDMI_SCL_RX\t\t\t60\n#define CLK_TOP_HDMI_0_PIX340M\t\t\t61\n#define CLK_TOP_HDMI_0_DEEP340M\t\t\t62\n#define CLK_TOP_HDMI_0_PLL340M\t\t\t63\n#define CLK_TOP_AUD1PLL_98M\t\t\t64\n#define CLK_TOP_AUD2PLL_90M\t\t\t65\n#define CLK_TOP_AUDPLL\t\t\t\t66\n#define CLK_TOP_AUDPLL_D4\t\t\t67\n#define CLK_TOP_AUDPLL_D8\t\t\t68\n#define CLK_TOP_AUDPLL_D16\t\t\t69\n#define CLK_TOP_AUDPLL_D24\t\t\t70\n#define CLK_TOP_ETHPLL_500M\t\t\t71\n#define CLK_TOP_VDECPLL\t\t\t\t72\n#define CLK_TOP_VENCPLL\t\t\t\t73\n#define CLK_TOP_MIPIPLL\t\t\t\t74\n#define CLK_TOP_ARMPLL_1P3G\t\t\t75\n\n#define CLK_TOP_MM_SEL\t\t\t\t76\n#define CLK_TOP_DDRPHYCFG_SEL\t\t\t77\n#define CLK_TOP_MEM_SEL\t\t\t\t78\n#define CLK_TOP_AXI_SEL\t\t\t\t79\n#define CLK_TOP_CAMTG_SEL\t\t\t80\n#define CLK_TOP_MFG_SEL\t\t\t\t81\n#define CLK_TOP_VDEC_SEL\t\t\t82\n#define CLK_TOP_PWM_SEL\t\t\t\t83\n#define CLK_TOP_MSDC30_0_SEL\t\t\t84\n#define CLK_TOP_USB20_SEL\t\t\t85\n#define CLK_TOP_SPI0_SEL\t\t\t86\n#define CLK_TOP_UART_SEL\t\t\t87\n#define CLK_TOP_AUDINTBUS_SEL\t\t\t88\n#define CLK_TOP_AUDIO_SEL\t\t\t89\n#define CLK_TOP_MSDC30_2_SEL\t\t\t90\n#define CLK_TOP_MSDC30_1_SEL\t\t\t91\n#define CLK_TOP_DPI1_SEL\t\t\t92\n#define CLK_TOP_DPI0_SEL\t\t\t93\n#define CLK_TOP_SCP_SEL\t\t\t\t94\n#define CLK_TOP_PMICSPI_SEL\t\t\t95\n#define CLK_TOP_APLL_SEL\t\t\t96\n#define CLK_TOP_HDMI_SEL\t\t\t97\n#define CLK_TOP_TVE_SEL\t\t\t\t98\n#define CLK_TOP_EMMC_HCLK_SEL\t\t\t99\n#define CLK_TOP_NFI2X_SEL\t\t\t100\n#define CLK_TOP_RTC_SEL\t\t\t\t101\n#define CLK_TOP_OSD_SEL\t\t\t\t102\n#define CLK_TOP_NR_SEL\t\t\t\t103\n#define CLK_TOP_DI_SEL\t\t\t\t104\n#define CLK_TOP_FLASH_SEL\t\t\t105\n#define CLK_TOP_ASM_M_SEL\t\t\t106\n#define CLK_TOP_ASM_I_SEL\t\t\t107\n#define CLK_TOP_INTDIR_SEL\t\t\t108\n#define CLK_TOP_HDMIRX_BIST_SEL\t\t\t109\n#define CLK_TOP_ETHIF_SEL\t\t\t110\n#define CLK_TOP_MS_CARD_SEL\t\t\t111\n#define CLK_TOP_ASM_H_SEL\t\t\t112\n#define CLK_TOP_SPI1_SEL\t\t\t113\n#define CLK_TOP_CMSYS_SEL\t\t\t114\n#define CLK_TOP_MSDC30_3_SEL\t\t\t115\n#define CLK_TOP_HDMIRX26_24_SEL\t\t\t116\n#define CLK_TOP_AUD2DVD_SEL\t\t\t117\n#define CLK_TOP_8BDAC_SEL\t\t\t118\n#define CLK_TOP_SPI2_SEL\t\t\t119\n#define CLK_TOP_AUD_MUX1_SEL\t\t\t120\n#define CLK_TOP_AUD_MUX2_SEL\t\t\t121\n#define CLK_TOP_AUDPLL_MUX_SEL\t\t\t122\n#define CLK_TOP_AUD_K1_SRC_SEL\t\t\t123\n#define CLK_TOP_AUD_K2_SRC_SEL\t\t\t124\n#define CLK_TOP_AUD_K3_SRC_SEL\t\t\t125\n#define CLK_TOP_AUD_K4_SRC_SEL\t\t\t126\n#define CLK_TOP_AUD_K5_SRC_SEL\t\t\t127\n#define CLK_TOP_AUD_K6_SRC_SEL\t\t\t128\n#define CLK_TOP_PADMCLK_SEL\t\t\t129\n#define CLK_TOP_AUD_EXTCK1_DIV\t\t\t130\n#define CLK_TOP_AUD_EXTCK2_DIV\t\t\t131\n#define CLK_TOP_AUD_MUX1_DIV\t\t\t132\n#define CLK_TOP_AUD_MUX2_DIV\t\t\t133\n#define CLK_TOP_AUD_K1_SRC_DIV\t\t\t134\n#define CLK_TOP_AUD_K2_SRC_DIV\t\t\t135\n#define CLK_TOP_AUD_K3_SRC_DIV\t\t\t136\n#define CLK_TOP_AUD_K4_SRC_DIV\t\t\t137\n#define CLK_TOP_AUD_K5_SRC_DIV\t\t\t138\n#define CLK_TOP_AUD_K6_SRC_DIV\t\t\t139\n#define CLK_TOP_AUD_I2S1_MCLK\t\t\t140\n#define CLK_TOP_AUD_I2S2_MCLK\t\t\t141\n#define CLK_TOP_AUD_I2S3_MCLK\t\t\t142\n#define CLK_TOP_AUD_I2S4_MCLK\t\t\t143\n#define CLK_TOP_AUD_I2S5_MCLK\t\t\t144\n#define CLK_TOP_AUD_I2S6_MCLK\t\t\t145\n#define CLK_TOP_AUD_48K_TIMING\t\t\t146\n#define CLK_TOP_AUD_44K_TIMING\t\t\t147\n\n#define CLK_TOP_32K_INTERNAL\t\t\t148\n#define CLK_TOP_32K_EXTERNAL\t\t\t149\n#define CLK_TOP_CLK26M_D8\t\t\t150\n#define CLK_TOP_8BDAC\t\t\t\t151\n#define CLK_TOP_WBG_DIG_416M\t\t\t152\n#define CLK_TOP_DPI\t\t\t\t153\n#define CLK_TOP_DSI0_LNTC_DSI\t\t\t154\n#define CLK_TOP_AUD_EXT1\t\t\t155\n#define CLK_TOP_AUD_EXT2\t\t\t156\n#define CLK_TOP_NFI1X_PAD\t\t\t157\n#define CLK_TOP_AXISEL_D4\t\t\t158\n#define CLK_TOP_NR\t\t\t\t159\n\n \n\n#define CLK_APMIXED_ARMPLL\t\t\t1\n#define CLK_APMIXED_MAINPLL\t\t\t2\n#define CLK_APMIXED_UNIVPLL\t\t\t3\n#define CLK_APMIXED_MMPLL\t\t\t4\n#define CLK_APMIXED_MSDCPLL\t\t\t5\n#define CLK_APMIXED_TVDPLL\t\t\t6\n#define CLK_APMIXED_AUD1PLL\t\t\t7\n#define CLK_APMIXED_TRGPLL\t\t\t8\n#define CLK_APMIXED_ETHPLL\t\t\t9\n#define CLK_APMIXED_VDECPLL\t\t\t10\n#define CLK_APMIXED_HADDS2PLL\t\t\t11\n#define CLK_APMIXED_AUD2PLL\t\t\t12\n#define CLK_APMIXED_TVD2PLL\t\t\t13\n#define CLK_APMIXED_HDMI_REF\t\t\t14\n#define CLK_APMIXED_NR\t\t\t\t15\n\n \n\n#define CLK_DDRPHY_VENCPLL\t\t\t1\n#define CLK_DDRPHY_NR\t\t\t\t2\n\n \n\n#define CLK_INFRA_DBG\t\t\t\t1\n#define CLK_INFRA_SMI\t\t\t\t2\n#define CLK_INFRA_QAXI_CM4\t\t\t3\n#define CLK_INFRA_AUD_SPLIN_B\t\t\t4\n#define CLK_INFRA_AUDIO\t\t\t\t5\n#define CLK_INFRA_EFUSE\t\t\t\t6\n#define CLK_INFRA_L2C_SRAM\t\t\t7\n#define CLK_INFRA_M4U\t\t\t\t8\n#define CLK_INFRA_CONNMCU\t\t\t9\n#define CLK_INFRA_TRNG\t\t\t\t10\n#define CLK_INFRA_RAMBUFIF\t\t\t11\n#define CLK_INFRA_CPUM\t\t\t\t12\n#define CLK_INFRA_KP\t\t\t\t13\n#define CLK_INFRA_CEC\t\t\t\t14\n#define CLK_INFRA_IRRX\t\t\t\t15\n#define CLK_INFRA_PMICSPI\t\t\t16\n#define CLK_INFRA_PMICWRAP\t\t\t17\n#define CLK_INFRA_DDCCI\t\t\t\t18\n#define CLK_INFRA_CLK_13M\t\t\t19\n#define CLK_INFRA_CPUSEL                        20\n#define CLK_INFRA_NR\t\t\t\t21\n\n \n\n#define CLK_PERI_NFI\t\t\t\t1\n#define CLK_PERI_THERM\t\t\t\t2\n#define CLK_PERI_PWM1\t\t\t\t3\n#define CLK_PERI_PWM2\t\t\t\t4\n#define CLK_PERI_PWM3\t\t\t\t5\n#define CLK_PERI_PWM4\t\t\t\t6\n#define CLK_PERI_PWM5\t\t\t\t7\n#define CLK_PERI_PWM6\t\t\t\t8\n#define CLK_PERI_PWM7\t\t\t\t9\n#define CLK_PERI_PWM\t\t\t\t10\n#define CLK_PERI_USB0\t\t\t\t11\n#define CLK_PERI_USB1\t\t\t\t12\n#define CLK_PERI_AP_DMA\t\t\t\t13\n#define CLK_PERI_MSDC30_0\t\t\t14\n#define CLK_PERI_MSDC30_1\t\t\t15\n#define CLK_PERI_MSDC30_2\t\t\t16\n#define CLK_PERI_MSDC30_3\t\t\t17\n#define CLK_PERI_MSDC50_3\t\t\t18\n#define CLK_PERI_NLI\t\t\t\t19\n#define CLK_PERI_UART0\t\t\t\t20\n#define CLK_PERI_UART1\t\t\t\t21\n#define CLK_PERI_UART2\t\t\t\t22\n#define CLK_PERI_UART3\t\t\t\t23\n#define CLK_PERI_BTIF\t\t\t\t24\n#define CLK_PERI_I2C0\t\t\t\t25\n#define CLK_PERI_I2C1\t\t\t\t26\n#define CLK_PERI_I2C2\t\t\t\t27\n#define CLK_PERI_I2C3\t\t\t\t28\n#define CLK_PERI_AUXADC\t\t\t\t29\n#define CLK_PERI_SPI0\t\t\t\t30\n#define CLK_PERI_ETH\t\t\t\t31\n#define CLK_PERI_USB0_MCU\t\t\t32\n\n#define CLK_PERI_USB1_MCU\t\t\t33\n#define CLK_PERI_USB_SLV\t\t\t34\n#define CLK_PERI_GCPU\t\t\t\t35\n#define CLK_PERI_NFI_ECC\t\t\t36\n#define CLK_PERI_NFI_PAD\t\t\t37\n#define CLK_PERI_FLASH\t\t\t\t38\n#define CLK_PERI_HOST89_INT\t\t\t39\n#define CLK_PERI_HOST89_SPI\t\t\t40\n#define CLK_PERI_HOST89_DVD\t\t\t41\n#define CLK_PERI_SPI1\t\t\t\t42\n#define CLK_PERI_SPI2\t\t\t\t43\n#define CLK_PERI_FCI\t\t\t\t44\n\n#define CLK_PERI_UART0_SEL\t\t\t45\n#define CLK_PERI_UART1_SEL\t\t\t46\n#define CLK_PERI_UART2_SEL\t\t\t47\n#define CLK_PERI_UART3_SEL\t\t\t48\n#define CLK_PERI_NR\t\t\t\t49\n\n \n\n#define CLK_AUD_AFE\t\t\t\t1\n#define CLK_AUD_LRCK_DETECT\t\t\t2\n#define CLK_AUD_I2S\t\t\t\t3\n#define CLK_AUD_APLL_TUNER\t\t\t4\n#define CLK_AUD_HDMI\t\t\t\t5\n#define CLK_AUD_SPDF\t\t\t\t6\n#define CLK_AUD_SPDF2\t\t\t\t7\n#define CLK_AUD_APLL\t\t\t\t8\n#define CLK_AUD_TML\t\t\t\t9\n#define CLK_AUD_AHB_IDLE_EXT\t\t\t10\n#define CLK_AUD_AHB_IDLE_INT\t\t\t11\n\n#define CLK_AUD_I2SIN1\t\t\t\t12\n#define CLK_AUD_I2SIN2\t\t\t\t13\n#define CLK_AUD_I2SIN3\t\t\t\t14\n#define CLK_AUD_I2SIN4\t\t\t\t15\n#define CLK_AUD_I2SIN5\t\t\t\t16\n#define CLK_AUD_I2SIN6\t\t\t\t17\n#define CLK_AUD_I2SO1\t\t\t\t18\n#define CLK_AUD_I2SO2\t\t\t\t19\n#define CLK_AUD_I2SO3\t\t\t\t20\n#define CLK_AUD_I2SO4\t\t\t\t21\n#define CLK_AUD_I2SO5\t\t\t\t22\n#define CLK_AUD_I2SO6\t\t\t\t23\n#define CLK_AUD_ASRCI1\t\t\t\t24\n#define CLK_AUD_ASRCI2\t\t\t\t25\n#define CLK_AUD_ASRCO1\t\t\t\t26\n#define CLK_AUD_ASRCO2\t\t\t\t27\n#define CLK_AUD_ASRC11\t\t\t\t28\n#define CLK_AUD_ASRC12\t\t\t\t29\n#define CLK_AUD_HDMIRX\t\t\t\t30\n#define CLK_AUD_INTDIR\t\t\t\t31\n#define CLK_AUD_A1SYS\t\t\t\t32\n#define CLK_AUD_A2SYS\t\t\t\t33\n#define CLK_AUD_AFE_CONN\t\t\t34\n#define CLK_AUD_AFE_PCMIF\t\t\t35\n#define CLK_AUD_AFE_MRGIF\t\t\t36\n\n#define CLK_AUD_MMIF_UL1\t\t\t37\n#define CLK_AUD_MMIF_UL2\t\t\t38\n#define CLK_AUD_MMIF_UL3\t\t\t39\n#define CLK_AUD_MMIF_UL4\t\t\t40\n#define CLK_AUD_MMIF_UL5\t\t\t41\n#define CLK_AUD_MMIF_UL6\t\t\t42\n#define CLK_AUD_MMIF_DL1\t\t\t43\n#define CLK_AUD_MMIF_DL2\t\t\t44\n#define CLK_AUD_MMIF_DL3\t\t\t45\n#define CLK_AUD_MMIF_DL4\t\t\t46\n#define CLK_AUD_MMIF_DL5\t\t\t47\n#define CLK_AUD_MMIF_DL6\t\t\t48\n#define CLK_AUD_MMIF_DLMCH\t\t\t49\n#define CLK_AUD_MMIF_ARB1\t\t\t50\n#define CLK_AUD_MMIF_AWB1\t\t\t51\n#define CLK_AUD_MMIF_AWB2\t\t\t52\n#define CLK_AUD_MMIF_DAI\t\t\t53\n\n#define CLK_AUD_DMIC1\t\t\t\t54\n#define CLK_AUD_DMIC2\t\t\t\t55\n#define CLK_AUD_ASRCI3\t\t\t\t56\n#define CLK_AUD_ASRCI4\t\t\t\t57\n#define CLK_AUD_ASRCI5\t\t\t\t58\n#define CLK_AUD_ASRCI6\t\t\t\t59\n#define CLK_AUD_ASRCO3\t\t\t\t60\n#define CLK_AUD_ASRCO4\t\t\t\t61\n#define CLK_AUD_ASRCO5\t\t\t\t62\n#define CLK_AUD_ASRCO6\t\t\t\t63\n#define CLK_AUD_MEM_ASRC1\t\t\t64\n#define CLK_AUD_MEM_ASRC2\t\t\t65\n#define CLK_AUD_MEM_ASRC3\t\t\t66\n#define CLK_AUD_MEM_ASRC4\t\t\t67\n#define CLK_AUD_MEM_ASRC5\t\t\t68\n#define CLK_AUD_DSD_ENC\t\t\t\t69\n#define CLK_AUD_ASRC_BRG\t\t\t70\n#define CLK_AUD_NR\t\t\t\t71\n\n \n\n#define CLK_MM_SMI_COMMON\t\t\t1\n#define CLK_MM_SMI_LARB0\t\t\t2\n#define CLK_MM_CMDQ\t\t\t\t3\n#define CLK_MM_MUTEX\t\t\t\t4\n#define CLK_MM_DISP_COLOR\t\t\t5\n#define CLK_MM_DISP_BLS\t\t\t\t6\n#define CLK_MM_DISP_WDMA\t\t\t7\n#define CLK_MM_DISP_RDMA\t\t\t8\n#define CLK_MM_DISP_OVL\t\t\t\t9\n#define CLK_MM_MDP_TDSHP\t\t\t10\n#define CLK_MM_MDP_WROT\t\t\t\t11\n#define CLK_MM_MDP_WDMA\t\t\t\t12\n#define CLK_MM_MDP_RSZ1\t\t\t\t13\n#define CLK_MM_MDP_RSZ0\t\t\t\t14\n#define CLK_MM_MDP_RDMA\t\t\t\t15\n#define CLK_MM_MDP_BLS_26M\t\t\t16\n#define CLK_MM_CAM_MDP\t\t\t\t17\n#define CLK_MM_FAKE_ENG\t\t\t\t18\n#define CLK_MM_MUTEX_32K\t\t\t19\n#define CLK_MM_DISP_RDMA1\t\t\t20\n#define CLK_MM_DISP_UFOE\t\t\t21\n\n#define CLK_MM_DSI_ENGINE\t\t\t22\n#define CLK_MM_DSI_DIG\t\t\t\t23\n#define CLK_MM_DPI_DIGL\t\t\t\t24\n#define CLK_MM_DPI_ENGINE\t\t\t25\n#define CLK_MM_DPI1_DIGL\t\t\t26\n#define CLK_MM_DPI1_ENGINE\t\t\t27\n#define CLK_MM_TVE_OUTPUT\t\t\t28\n#define CLK_MM_TVE_INPUT\t\t\t29\n#define CLK_MM_HDMI_PIXEL\t\t\t30\n#define CLK_MM_HDMI_PLL\t\t\t\t31\n#define CLK_MM_HDMI_AUDIO\t\t\t32\n#define CLK_MM_HDMI_SPDIF\t\t\t33\n#define CLK_MM_TVE_FMM\t\t\t\t34\n#define CLK_MM_NR\t\t\t\t35\n\n \n\n#define CLK_IMG_SMI_COMM\t\t\t1\n#define CLK_IMG_RESZ\t\t\t\t2\n#define CLK_IMG_JPGDEC_SMI\t\t\t3\n#define CLK_IMG_JPGDEC\t\t\t\t4\n#define CLK_IMG_VENC_LT\t\t\t\t5\n#define CLK_IMG_VENC\t\t\t\t6\n#define CLK_IMG_NR\t\t\t\t7\n\n \n\n#define CLK_VDEC_CKGEN\t\t\t\t1\n#define CLK_VDEC_LARB\t\t\t\t2\n#define CLK_VDEC_NR\t\t\t\t3\n\n \n\n#define CLK_HIFSYS_USB0PHY\t\t\t1\n#define CLK_HIFSYS_USB1PHY\t\t\t2\n#define CLK_HIFSYS_PCIE0\t\t\t3\n#define CLK_HIFSYS_PCIE1\t\t\t4\n#define CLK_HIFSYS_PCIE2\t\t\t5\n#define CLK_HIFSYS_NR\t\t\t\t6\n\n \n#define CLK_ETHSYS_HSDMA\t\t\t1\n#define CLK_ETHSYS_ESW\t\t\t\t2\n#define CLK_ETHSYS_GP2\t\t\t\t3\n#define CLK_ETHSYS_GP1\t\t\t\t4\n#define CLK_ETHSYS_PCM\t\t\t\t5\n#define CLK_ETHSYS_GDMA\t\t\t\t6\n#define CLK_ETHSYS_I2S\t\t\t\t7\n#define CLK_ETHSYS_CRYPTO\t\t\t8\n#define CLK_ETHSYS_NR\t\t\t\t9\n\n \n#define CLK_G3DSYS_CORE\t\t\t\t1\n#define CLK_G3DSYS_NR\t\t\t\t2\n\n \n\n#define CLK_BDP_BRG_BA\t\t\t\t1\n#define CLK_BDP_BRG_DRAM\t\t\t2\n#define CLK_BDP_LARB_DRAM\t\t\t3\n#define CLK_BDP_WR_VDI_PXL\t\t\t4\n#define CLK_BDP_WR_VDI_DRAM\t\t\t5\n#define CLK_BDP_WR_B\t\t\t\t6\n#define CLK_BDP_DGI_IN\t\t\t\t7\n#define CLK_BDP_DGI_OUT\t\t\t\t8\n#define CLK_BDP_FMT_MAST_27\t\t\t9\n#define CLK_BDP_FMT_B\t\t\t\t10\n#define CLK_BDP_OSD_B\t\t\t\t11\n#define CLK_BDP_OSD_DRAM\t\t\t12\n#define CLK_BDP_OSD_AGENT\t\t\t13\n#define CLK_BDP_OSD_PXL\t\t\t\t14\n#define CLK_BDP_RLE_B\t\t\t\t15\n#define CLK_BDP_RLE_AGENT\t\t\t16\n#define CLK_BDP_RLE_DRAM\t\t\t17\n#define CLK_BDP_F27M\t\t\t\t18\n#define CLK_BDP_F27M_VDOUT\t\t\t19\n#define CLK_BDP_F27_74_74\t\t\t20\n#define CLK_BDP_F2FS\t\t\t\t21\n#define CLK_BDP_F2FS74_148\t\t\t22\n#define CLK_BDP_FB\t\t\t\t23\n#define CLK_BDP_VDO_DRAM\t\t\t24\n#define CLK_BDP_VDO_2FS\t\t\t\t25\n#define CLK_BDP_VDO_B\t\t\t\t26\n#define CLK_BDP_WR_DI_PXL\t\t\t27\n#define CLK_BDP_WR_DI_DRAM\t\t\t28\n#define CLK_BDP_WR_DI_B\t\t\t\t29\n#define CLK_BDP_NR_PXL\t\t\t\t30\n#define CLK_BDP_NR_DRAM\t\t\t\t31\n#define CLK_BDP_NR_B\t\t\t\t32\n\n#define CLK_BDP_RX_F\t\t\t\t33\n#define CLK_BDP_RX_X\t\t\t\t34\n#define CLK_BDP_RXPDT\t\t\t\t35\n#define CLK_BDP_RX_CSCL_N\t\t\t36\n#define CLK_BDP_RX_CSCL\t\t\t\t37\n#define CLK_BDP_RX_DDCSCL_N\t\t\t38\n#define CLK_BDP_RX_DDCSCL\t\t\t39\n#define CLK_BDP_RX_VCO\t\t\t\t40\n#define CLK_BDP_RX_DP\t\t\t\t41\n#define CLK_BDP_RX_P\t\t\t\t42\n#define CLK_BDP_RX_M\t\t\t\t43\n#define CLK_BDP_RX_PLL\t\t\t\t44\n#define CLK_BDP_BRG_RT_B\t\t\t45\n#define CLK_BDP_BRG_RT_DRAM\t\t\t46\n#define CLK_BDP_LARBRT_DRAM\t\t\t47\n#define CLK_BDP_TMDS_SYN\t\t\t48\n#define CLK_BDP_HDMI_MON\t\t\t49\n#define CLK_BDP_NR\t\t\t\t50\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}