Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/maria/marias2/fpga/3vga topmodule/vga/tb_top_isim_par.exe -prj D:/maria/marias2/fpga/3vga topmodule/vga/tb_top_par.prj work.tb_top work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/maria/marias2/fpga/3vga topmodule/vga/netgen/par/top_timesim.v" into library work
Analyzing Verilog file "D:/maria/marias2/fpga/3vga topmodule/vga/tb_top.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106148 KB
Fuse CPU Usage: 295 ms
Compiling module X_ZERO
Compiling module X_ONE
Compiling module X_BUF
Compiling module X_XOR2
Compiling module mux
Compiling module X_MUX2
Compiling module X_AND2
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_LUT4(INIT=16'b1111111100000000...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_BUFGMUX(LOC="BUFGMUX3")
Compiling module X_INV(LOC="BUFGMUX3")
Compiling module x_dcm_clock_divide_by_2
Compiling module x_dcm_maximum_period_check(clock...
Compiling module x_dcm_maximum_period_check(clock...
Compiling module x_dcm_clock_lost
Compiling module X_DCM(CLKFX_DIVIDE=3,CLKFX_MULTI...
Compiling module top
Compiling module tb_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 271 Verilog Units
Built simulation executable D:/maria/marias2/fpga/3vga topmodule/vga/tb_top_isim_par.exe
Fuse Memory Usage: 114512 KB
Fuse CPU Usage: 779 ms
