# serbenas.gethub.FIFO_UVM
Our FIFO design verification plan utilizes UVM methodology with strategically placed assertions and coverage groups to ensure rigorous validation. By tracking stimuli and responses exhaustively, we aim for 100% coverage, ensuring the robustness and reliability of the design
contains:
fifo design
uvm environment 
assertions
coverage groups
do file

