Simulation Parameters:
Trace Prefix: app2
Set Index Bits: 5
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 32
Cache Size (KB per core): 2 KB
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Simulation Results:
Core 0 Statistics:
  Reads: 1, Writes: 0 (Total: 1)
  Read Misses: 1, Write Misses: 0 (Total: 1)
  Total execution cycles: 101
  Idle cycles: 100 (99.01%)
  Miss rate: 100.00%
  Hit rate: 0.00%
  Evictions: 0
  Writebacks: 0
  Bus Invalidations: 0
  Data traffic (Bytes): 64 bytes

Core 1 Statistics:
  Reads: 0, Writes: 1 (Total: 1)
  Read Misses: 0, Write Misses: 1 (Total: 1)
  Total execution cycles: 202
  Idle cycles: 201 (99.50%)
  Miss rate: 100.00%
  Hit rate: 0.00%
  Evictions: 0
  Writebacks: 0
  Bus Invalidations: 0
  Data traffic (Bytes): 32 bytes

Core 2 Statistics:
  Reads: 1, Writes: 0 (Total: 1)
  Read Misses: 1, Write Misses: 0 (Total: 1)
  Total execution cycles: 303
  Idle cycles: 302 (99.67%)
  Miss rate: 100.00%
  Hit rate: 0.00%
  Evictions: 0
  Writebacks: 0
  Bus Invalidations: 0
  Data traffic (Bytes): 64 bytes

Core 3 Statistics:
  Reads: 0, Writes: 1 (Total: 1)
  Read Misses: 0, Write Misses: 1 (Total: 1)
  Total execution cycles: 404
  Idle cycles: 403 (99.75%)
  Miss rate: 100.00%
  Hit rate: 0.00%
  Evictions: 0
  Writebacks: 0
  Bus Invalidations: 0
  Data traffic (Bytes): 32 bytes

Overall Bus Summary:
  Total Bus Transactions: 4
  Total Bus Traffic (Bytes): 192
Maximum execution time: 404 cycles
Total global cycles: 404 cycles

Cache Utilization:
  Core 0: 1.56% (1/64 lines)
  Core 1: 1.56% (1/64 lines)
  Core 2: 1.56% (1/64 lines)
  Core 3: 1.56% (1/64 lines)
