
fobos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e68  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08006108  08006108  00016108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080061fc  080061fc  000161fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006204  08006204  00016204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006208  08006208  00016208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000b4  20000000  0800620c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000401c  200000b4  080062c0  000200b4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200040d0  080062c0  000240d0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002fe81  00000000  00000000  000200e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000053da  00000000  00000000  0004ff63  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000122a4  00000000  00000000  0005533d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001550  00000000  00000000  000675e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001d18  00000000  00000000  00068b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bfd3  00000000  00000000  0006a850  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009cab  00000000  00000000  00076823  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000804ce  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000403c  00000000  00000000  0008054c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200000b4 	.word	0x200000b4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080060f0 	.word	0x080060f0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200000b8 	.word	0x200000b8
 80002dc:	080060f0 	.word	0x080060f0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b97a 	b.w	80005fc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	468c      	mov	ip, r1
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	9e08      	ldr	r6, [sp, #32]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d151      	bne.n	80003d4 <__udivmoddi4+0xb4>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d96d      	bls.n	8000412 <__udivmoddi4+0xf2>
 8000336:	fab2 fe82 	clz	lr, r2
 800033a:	f1be 0f00 	cmp.w	lr, #0
 800033e:	d00b      	beq.n	8000358 <__udivmoddi4+0x38>
 8000340:	f1ce 0c20 	rsb	ip, lr, #32
 8000344:	fa01 f50e 	lsl.w	r5, r1, lr
 8000348:	fa20 fc0c 	lsr.w	ip, r0, ip
 800034c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000350:	ea4c 0c05 	orr.w	ip, ip, r5
 8000354:	fa00 f40e 	lsl.w	r4, r0, lr
 8000358:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800035c:	0c25      	lsrs	r5, r4, #16
 800035e:	fbbc f8fa 	udiv	r8, ip, sl
 8000362:	fa1f f987 	uxth.w	r9, r7
 8000366:	fb0a cc18 	mls	ip, sl, r8, ip
 800036a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800036e:	fb08 f309 	mul.w	r3, r8, r9
 8000372:	42ab      	cmp	r3, r5
 8000374:	d90a      	bls.n	800038c <__udivmoddi4+0x6c>
 8000376:	19ed      	adds	r5, r5, r7
 8000378:	f108 32ff 	add.w	r2, r8, #4294967295
 800037c:	f080 8123 	bcs.w	80005c6 <__udivmoddi4+0x2a6>
 8000380:	42ab      	cmp	r3, r5
 8000382:	f240 8120 	bls.w	80005c6 <__udivmoddi4+0x2a6>
 8000386:	f1a8 0802 	sub.w	r8, r8, #2
 800038a:	443d      	add	r5, r7
 800038c:	1aed      	subs	r5, r5, r3
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb5 f0fa 	udiv	r0, r5, sl
 8000394:	fb0a 5510 	mls	r5, sl, r0, r5
 8000398:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800039c:	fb00 f909 	mul.w	r9, r0, r9
 80003a0:	45a1      	cmp	r9, r4
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x98>
 80003a4:	19e4      	adds	r4, r4, r7
 80003a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003aa:	f080 810a 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80003ae:	45a1      	cmp	r9, r4
 80003b0:	f240 8107 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80003b4:	3802      	subs	r0, #2
 80003b6:	443c      	add	r4, r7
 80003b8:	eba4 0409 	sub.w	r4, r4, r9
 80003bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003c0:	2100      	movs	r1, #0
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d061      	beq.n	800048a <__udivmoddi4+0x16a>
 80003c6:	fa24 f40e 	lsr.w	r4, r4, lr
 80003ca:	2300      	movs	r3, #0
 80003cc:	6034      	str	r4, [r6, #0]
 80003ce:	6073      	str	r3, [r6, #4]
 80003d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d907      	bls.n	80003e8 <__udivmoddi4+0xc8>
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d054      	beq.n	8000486 <__udivmoddi4+0x166>
 80003dc:	2100      	movs	r1, #0
 80003de:	e886 0021 	stmia.w	r6, {r0, r5}
 80003e2:	4608      	mov	r0, r1
 80003e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e8:	fab3 f183 	clz	r1, r3
 80003ec:	2900      	cmp	r1, #0
 80003ee:	f040 808e 	bne.w	800050e <__udivmoddi4+0x1ee>
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	d302      	bcc.n	80003fc <__udivmoddi4+0xdc>
 80003f6:	4282      	cmp	r2, r0
 80003f8:	f200 80fa 	bhi.w	80005f0 <__udivmoddi4+0x2d0>
 80003fc:	1a84      	subs	r4, r0, r2
 80003fe:	eb65 0503 	sbc.w	r5, r5, r3
 8000402:	2001      	movs	r0, #1
 8000404:	46ac      	mov	ip, r5
 8000406:	2e00      	cmp	r6, #0
 8000408:	d03f      	beq.n	800048a <__udivmoddi4+0x16a>
 800040a:	e886 1010 	stmia.w	r6, {r4, ip}
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	b912      	cbnz	r2, 800041a <__udivmoddi4+0xfa>
 8000414:	2701      	movs	r7, #1
 8000416:	fbb7 f7f2 	udiv	r7, r7, r2
 800041a:	fab7 fe87 	clz	lr, r7
 800041e:	f1be 0f00 	cmp.w	lr, #0
 8000422:	d134      	bne.n	800048e <__udivmoddi4+0x16e>
 8000424:	1beb      	subs	r3, r5, r7
 8000426:	0c3a      	lsrs	r2, r7, #16
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	2101      	movs	r1, #1
 800042e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000432:	0c25      	lsrs	r5, r4, #16
 8000434:	fb02 3318 	mls	r3, r2, r8, r3
 8000438:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800043c:	fb0c f308 	mul.w	r3, ip, r8
 8000440:	42ab      	cmp	r3, r5
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x134>
 8000444:	19ed      	adds	r5, r5, r7
 8000446:	f108 30ff 	add.w	r0, r8, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x132>
 800044c:	42ab      	cmp	r3, r5
 800044e:	f200 80d1 	bhi.w	80005f4 <__udivmoddi4+0x2d4>
 8000452:	4680      	mov	r8, r0
 8000454:	1aed      	subs	r5, r5, r3
 8000456:	b2a3      	uxth	r3, r4
 8000458:	fbb5 f0f2 	udiv	r0, r5, r2
 800045c:	fb02 5510 	mls	r5, r2, r0, r5
 8000460:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000464:	fb0c fc00 	mul.w	ip, ip, r0
 8000468:	45a4      	cmp	ip, r4
 800046a:	d907      	bls.n	800047c <__udivmoddi4+0x15c>
 800046c:	19e4      	adds	r4, r4, r7
 800046e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x15a>
 8000474:	45a4      	cmp	ip, r4
 8000476:	f200 80b8 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 800047a:	4618      	mov	r0, r3
 800047c:	eba4 040c 	sub.w	r4, r4, ip
 8000480:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000484:	e79d      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000486:	4631      	mov	r1, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048e:	f1ce 0420 	rsb	r4, lr, #32
 8000492:	fa05 f30e 	lsl.w	r3, r5, lr
 8000496:	fa07 f70e 	lsl.w	r7, r7, lr
 800049a:	fa20 f804 	lsr.w	r8, r0, r4
 800049e:	0c3a      	lsrs	r2, r7, #16
 80004a0:	fa25 f404 	lsr.w	r4, r5, r4
 80004a4:	ea48 0803 	orr.w	r8, r8, r3
 80004a8:	fbb4 f1f2 	udiv	r1, r4, r2
 80004ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80004b0:	fb02 4411 	mls	r4, r2, r1, r4
 80004b4:	fa1f fc87 	uxth.w	ip, r7
 80004b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004bc:	fb01 f30c 	mul.w	r3, r1, ip
 80004c0:	42ab      	cmp	r3, r5
 80004c2:	fa00 f40e 	lsl.w	r4, r0, lr
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x1bc>
 80004c8:	19ed      	adds	r5, r5, r7
 80004ca:	f101 30ff 	add.w	r0, r1, #4294967295
 80004ce:	f080 808a 	bcs.w	80005e6 <__udivmoddi4+0x2c6>
 80004d2:	42ab      	cmp	r3, r5
 80004d4:	f240 8087 	bls.w	80005e6 <__udivmoddi4+0x2c6>
 80004d8:	3902      	subs	r1, #2
 80004da:	443d      	add	r5, r7
 80004dc:	1aeb      	subs	r3, r5, r3
 80004de:	fa1f f588 	uxth.w	r5, r8
 80004e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004e6:	fb02 3310 	mls	r3, r2, r0, r3
 80004ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004ee:	fb00 f30c 	mul.w	r3, r0, ip
 80004f2:	42ab      	cmp	r3, r5
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x1e6>
 80004f6:	19ed      	adds	r5, r5, r7
 80004f8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fc:	d26f      	bcs.n	80005de <__udivmoddi4+0x2be>
 80004fe:	42ab      	cmp	r3, r5
 8000500:	d96d      	bls.n	80005de <__udivmoddi4+0x2be>
 8000502:	3802      	subs	r0, #2
 8000504:	443d      	add	r5, r7
 8000506:	1aeb      	subs	r3, r5, r3
 8000508:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800050c:	e78f      	b.n	800042e <__udivmoddi4+0x10e>
 800050e:	f1c1 0720 	rsb	r7, r1, #32
 8000512:	fa22 f807 	lsr.w	r8, r2, r7
 8000516:	408b      	lsls	r3, r1
 8000518:	fa05 f401 	lsl.w	r4, r5, r1
 800051c:	ea48 0303 	orr.w	r3, r8, r3
 8000520:	fa20 fe07 	lsr.w	lr, r0, r7
 8000524:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000528:	40fd      	lsrs	r5, r7
 800052a:	ea4e 0e04 	orr.w	lr, lr, r4
 800052e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000532:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000536:	fb0c 5519 	mls	r5, ip, r9, r5
 800053a:	fa1f f883 	uxth.w	r8, r3
 800053e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000542:	fb09 f408 	mul.w	r4, r9, r8
 8000546:	42ac      	cmp	r4, r5
 8000548:	fa02 f201 	lsl.w	r2, r2, r1
 800054c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000550:	d908      	bls.n	8000564 <__udivmoddi4+0x244>
 8000552:	18ed      	adds	r5, r5, r3
 8000554:	f109 30ff 	add.w	r0, r9, #4294967295
 8000558:	d243      	bcs.n	80005e2 <__udivmoddi4+0x2c2>
 800055a:	42ac      	cmp	r4, r5
 800055c:	d941      	bls.n	80005e2 <__udivmoddi4+0x2c2>
 800055e:	f1a9 0902 	sub.w	r9, r9, #2
 8000562:	441d      	add	r5, r3
 8000564:	1b2d      	subs	r5, r5, r4
 8000566:	fa1f fe8e 	uxth.w	lr, lr
 800056a:	fbb5 f0fc 	udiv	r0, r5, ip
 800056e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000572:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000576:	fb00 f808 	mul.w	r8, r0, r8
 800057a:	45a0      	cmp	r8, r4
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x26e>
 800057e:	18e4      	adds	r4, r4, r3
 8000580:	f100 35ff 	add.w	r5, r0, #4294967295
 8000584:	d229      	bcs.n	80005da <__udivmoddi4+0x2ba>
 8000586:	45a0      	cmp	r8, r4
 8000588:	d927      	bls.n	80005da <__udivmoddi4+0x2ba>
 800058a:	3802      	subs	r0, #2
 800058c:	441c      	add	r4, r3
 800058e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000592:	eba4 0408 	sub.w	r4, r4, r8
 8000596:	fba0 8902 	umull	r8, r9, r0, r2
 800059a:	454c      	cmp	r4, r9
 800059c:	46c6      	mov	lr, r8
 800059e:	464d      	mov	r5, r9
 80005a0:	d315      	bcc.n	80005ce <__udivmoddi4+0x2ae>
 80005a2:	d012      	beq.n	80005ca <__udivmoddi4+0x2aa>
 80005a4:	b156      	cbz	r6, 80005bc <__udivmoddi4+0x29c>
 80005a6:	ebba 030e 	subs.w	r3, sl, lr
 80005aa:	eb64 0405 	sbc.w	r4, r4, r5
 80005ae:	fa04 f707 	lsl.w	r7, r4, r7
 80005b2:	40cb      	lsrs	r3, r1
 80005b4:	431f      	orrs	r7, r3
 80005b6:	40cc      	lsrs	r4, r1
 80005b8:	6037      	str	r7, [r6, #0]
 80005ba:	6074      	str	r4, [r6, #4]
 80005bc:	2100      	movs	r1, #0
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	4618      	mov	r0, r3
 80005c4:	e6f8      	b.n	80003b8 <__udivmoddi4+0x98>
 80005c6:	4690      	mov	r8, r2
 80005c8:	e6e0      	b.n	800038c <__udivmoddi4+0x6c>
 80005ca:	45c2      	cmp	sl, r8
 80005cc:	d2ea      	bcs.n	80005a4 <__udivmoddi4+0x284>
 80005ce:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d2:	eb69 0503 	sbc.w	r5, r9, r3
 80005d6:	3801      	subs	r0, #1
 80005d8:	e7e4      	b.n	80005a4 <__udivmoddi4+0x284>
 80005da:	4628      	mov	r0, r5
 80005dc:	e7d7      	b.n	800058e <__udivmoddi4+0x26e>
 80005de:	4640      	mov	r0, r8
 80005e0:	e791      	b.n	8000506 <__udivmoddi4+0x1e6>
 80005e2:	4681      	mov	r9, r0
 80005e4:	e7be      	b.n	8000564 <__udivmoddi4+0x244>
 80005e6:	4601      	mov	r1, r0
 80005e8:	e778      	b.n	80004dc <__udivmoddi4+0x1bc>
 80005ea:	3802      	subs	r0, #2
 80005ec:	443c      	add	r4, r7
 80005ee:	e745      	b.n	800047c <__udivmoddi4+0x15c>
 80005f0:	4608      	mov	r0, r1
 80005f2:	e708      	b.n	8000406 <__udivmoddi4+0xe6>
 80005f4:	f1a8 0802 	sub.w	r8, r8, #2
 80005f8:	443d      	add	r5, r7
 80005fa:	e72b      	b.n	8000454 <__udivmoddi4+0x134>

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000600:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <HAL_InitTick+0x3c>)
{
 8000604:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000606:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <HAL_InitTick+0x40>)
 8000608:	7818      	ldrb	r0, [r3, #0]
 800060a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000612:	6810      	ldr	r0, [r2, #0]
 8000614:	fbb0 f0f3 	udiv	r0, r0, r3
 8000618:	f000 f890 	bl	800073c <HAL_SYSTICK_Config>
 800061c:	4604      	mov	r4, r0
 800061e:	b958      	cbnz	r0, 8000638 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000620:	2d0f      	cmp	r5, #15
 8000622:	d809      	bhi.n	8000638 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000624:	4602      	mov	r2, r0
 8000626:	4629      	mov	r1, r5
 8000628:	f04f 30ff 	mov.w	r0, #4294967295
 800062c:	f000 f840 	bl	80006b0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000630:	4b04      	ldr	r3, [pc, #16]	; (8000644 <HAL_InitTick+0x44>)
 8000632:	4620      	mov	r0, r4
 8000634:	601d      	str	r5, [r3, #0]
 8000636:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000638:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800063a:	bd38      	pop	{r3, r4, r5, pc}
 800063c:	20000000 	.word	0x20000000
 8000640:	20000048 	.word	0x20000048
 8000644:	20000004 	.word	0x20000004

08000648 <HAL_Init>:
{
 8000648:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800064a:	2003      	movs	r0, #3
 800064c:	f000 f81e 	bl	800068c <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000650:	200f      	movs	r0, #15
 8000652:	f7ff ffd5 	bl	8000600 <HAL_InitTick>
 8000656:	4604      	mov	r4, r0
 8000658:	b918      	cbnz	r0, 8000662 <HAL_Init+0x1a>
  HAL_MspInit();
 800065a:	f005 fabf 	bl	8005bdc <HAL_MspInit>
}
 800065e:	4620      	mov	r0, r4
 8000660:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000662:	2401      	movs	r4, #1
 8000664:	e7fb      	b.n	800065e <HAL_Init+0x16>
	...

08000668 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000668:	4a03      	ldr	r2, [pc, #12]	; (8000678 <HAL_IncTick+0x10>)
 800066a:	4b04      	ldr	r3, [pc, #16]	; (800067c <HAL_IncTick+0x14>)
 800066c:	6811      	ldr	r1, [r2, #0]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	440b      	add	r3, r1
 8000672:	6013      	str	r3, [r2, #0]
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	200000d0 	.word	0x200000d0
 800067c:	20000000 	.word	0x20000000

08000680 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000680:	4b01      	ldr	r3, [pc, #4]	; (8000688 <HAL_GetTick+0x8>)
 8000682:	6818      	ldr	r0, [r3, #0]
}
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	200000d0 	.word	0x200000d0

0800068c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800068c:	4a07      	ldr	r2, [pc, #28]	; (80006ac <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800068e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000692:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000696:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800069a:	041b      	lsls	r3, r3, #16
 800069c:	0c1b      	lsrs	r3, r3, #16
 800069e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006a6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006a8:	60d3      	str	r3, [r2, #12]
 80006aa:	4770      	bx	lr
 80006ac:	e000ed00 	.word	0xe000ed00

080006b0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b0:	4b19      	ldr	r3, [pc, #100]	; (8000718 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	68dc      	ldr	r4, [r3, #12]
 80006b6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006be:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c0:	2b04      	cmp	r3, #4
 80006c2:	bf28      	it	cs
 80006c4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006cc:	bf8c      	ite	hi
 80006ce:	3c03      	subhi	r4, #3
 80006d0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d2:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80006d6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80006dc:	ea01 0103 	and.w	r1, r1, r3
 80006e0:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e4:	fa05 f404 	lsl.w	r4, r5, r4
 80006e8:	f104 34ff 	add.w	r4, r4, #4294967295
 80006ec:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	ea42 0201 	orr.w	r2, r2, r1
 80006f4:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 80006f8:	db07      	blt.n	800070a <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000704:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000708:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	f000 000f 	and.w	r0, r0, #15
 800070e:	b2d2      	uxtb	r2, r2
 8000710:	4b02      	ldr	r3, [pc, #8]	; (800071c <HAL_NVIC_SetPriority+0x6c>)
 8000712:	541a      	strb	r2, [r3, r0]
 8000714:	bd30      	pop	{r4, r5, pc}
 8000716:	bf00      	nop
 8000718:	e000ed00 	.word	0xe000ed00
 800071c:	e000ed14 	.word	0xe000ed14

08000720 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000720:	2800      	cmp	r0, #0
 8000722:	db08      	blt.n	8000736 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000724:	0942      	lsrs	r2, r0, #5
 8000726:	2301      	movs	r3, #1
 8000728:	f000 001f 	and.w	r0, r0, #31
 800072c:	fa03 f000 	lsl.w	r0, r3, r0
 8000730:	4b01      	ldr	r3, [pc, #4]	; (8000738 <HAL_NVIC_EnableIRQ+0x18>)
 8000732:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000736:	4770      	bx	lr
 8000738:	e000e100 	.word	0xe000e100

0800073c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800073c:	3801      	subs	r0, #1
 800073e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000742:	d20a      	bcs.n	800075a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	21f0      	movs	r1, #240	; 0xf0
 8000748:	4a06      	ldr	r2, [pc, #24]	; (8000764 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800074a:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800074c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000752:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000754:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800075a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000e010 	.word	0xe000e010
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000768:	6803      	ldr	r3, [r0, #0]
 800076a:	2118      	movs	r1, #24
 800076c:	b2da      	uxtb	r2, r3
 800076e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000772:	3a10      	subs	r2, #16
 8000774:	f023 0303 	bic.w	r3, r3, #3
 8000778:	fbb2 f2f1 	udiv	r2, r2, r1

  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800077c:	4904      	ldr	r1, [pc, #16]	; (8000790 <DMA_CalcBaseAndBitshift+0x28>)

  if (stream_number > 3U)
 800077e:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000780:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000782:	bf88      	it	hi
 8000784:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000786:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000788:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 800078a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	08006138 	.word	0x08006138

08000794 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = 0U;
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
 8000794:	6801      	ldr	r1, [r0, #0]

  if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 8000796:	4b13      	ldr	r3, [pc, #76]	; (80007e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000798:	440b      	add	r3, r1
 800079a:	2b8c      	cmp	r3, #140	; 0x8c
 800079c:	b2cb      	uxtb	r3, r1
 800079e:	d810      	bhi.n	80007c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2e>
     (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
  {
    /*BDMA Channels are connected to DMAMUX2 channels*/
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80007a0:	2214      	movs	r2, #20
 80007a2:	3b08      	subs	r3, #8
 80007a4:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80007a8:	f103 52b0 	add.w	r2, r3, #369098752	; 0x16000000
 80007ac:	f502 4216 	add.w	r2, r2, #38400	; 0x9600
 80007b0:	0092      	lsls	r2, r2, #2
 80007b2:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80007b4:	4a0c      	ldr	r2, [pc, #48]	; (80007e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
     (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80007b6:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1U << stream_number;
 80007b8:	2201      	movs	r2, #1
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	6683      	str	r3, [r0, #104]	; 0x68
 80007c0:	4770      	bx	lr
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80007c2:	2218      	movs	r2, #24
 80007c4:	3b10      	subs	r3, #16
 80007c6:	fbb3 f3f2 	udiv	r3, r3, r2
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80007ca:	4a08      	ldr	r2, [pc, #32]	; (80007ec <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 80007cc:	440a      	add	r2, r1
 80007ce:	2aa8      	cmp	r2, #168	; 0xa8
      stream_number += 8U;
 80007d0:	bf98      	it	ls
 80007d2:	3308      	addls	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80007d4:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 80007d8:	f502 4202 	add.w	r2, r2, #33280	; 0x8200
 80007dc:	0092      	lsls	r2, r2, #2
 80007de:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80007e0:	4a03      	ldr	r2, [pc, #12]	; (80007f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 80007e2:	e7e8      	b.n	80007b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x22>
 80007e4:	a7fdabf8 	.word	0xa7fdabf8
 80007e8:	58025880 	.word	0x58025880
 80007ec:	bffdfbf0 	.word	0xbffdfbf0
 80007f0:	40020880 	.word	0x40020880

080007f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80007f4:	7902      	ldrb	r2, [r0, #4]
{
 80007f6:	b510      	push	{r4, lr}

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80007f8:	1e54      	subs	r4, r2, #1
 80007fa:	2c07      	cmp	r4, #7
 80007fc:	d80d      	bhi.n	800081a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x26>
  {
    if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 80007fe:	6803      	ldr	r3, [r0, #0]
 8000800:	4909      	ldr	r1, [pc, #36]	; (8000828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x34>)
 8000802:	4419      	add	r1, r3
 8000804:	298c      	cmp	r1, #140	; 0x8c
 8000806:	d809      	bhi.n	800081c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>
      (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
    {
      /*BDMA Channels are connected to DMAMUX2 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x38>)
 800080a:	4413      	add	r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8000810:	4b07      	ldr	r3, [pc, #28]	; (8000830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x3c>)
    else
    {
      /*DMA1 and DMA2 Streams use DMAMUX1 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000812:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1U << (request - 1U);
 8000814:	2301      	movs	r3, #1
 8000816:	40a3      	lsls	r3, r4
 8000818:	6743      	str	r3, [r0, #116]	; 0x74
 800081a:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800081c:	4b05      	ldr	r3, [pc, #20]	; (8000834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800081e:	4413      	add	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000824:	4b04      	ldr	r3, [pc, #16]	; (8000838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000826:	e7f4      	b.n	8000812 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x1e>
 8000828:	a7fdabf8 	.word	0xa7fdabf8
 800082c:	1600963f 	.word	0x1600963f
 8000830:	58025940 	.word	0x58025940
 8000834:	1000823f 	.word	0x1000823f
 8000838:	40020940 	.word	0x40020940

0800083c <HAL_DMA_Init>:
{
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000840:	f7ff ff1e 	bl	8000680 <HAL_GetTick>
 8000844:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000846:	2c00      	cmp	r4, #0
 8000848:	d075      	beq.n	8000936 <HAL_DMA_Init+0xfa>
  if(IS_D2_DMA_INSTANCE(hdma) != RESET) /*DMA2/DMA1 stream , D2 domain*/
 800084a:	6821      	ldr	r1, [r4, #0]
 800084c:	4b67      	ldr	r3, [pc, #412]	; (80009ec <HAL_DMA_Init+0x1b0>)
 800084e:	440b      	add	r3, r1
 8000850:	f5b3 6f95 	cmp.w	r3, #1192	; 0x4a8
 8000854:	f200 808f 	bhi.w	8000976 <HAL_DMA_Init+0x13a>
    __HAL_UNLOCK(hdma);
 8000858:	2300      	movs	r3, #0
 800085a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 800085e:	2302      	movs	r3, #2
 8000860:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000864:	680b      	ldr	r3, [r1, #0]
 8000866:	f023 0301 	bic.w	r3, r3, #1
 800086a:	600b      	str	r3, [r1, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 800086c:	6821      	ldr	r1, [r4, #0]
 800086e:	680b      	ldr	r3, [r1, #0]
 8000870:	07d8      	lsls	r0, r3, #31
 8000872:	d456      	bmi.n	8000922 <HAL_DMA_Init+0xe6>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000874:	680b      	ldr	r3, [r1, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000876:	4d5e      	ldr	r5, [pc, #376]	; (80009f0 <HAL_DMA_Init+0x1b4>)
    registerValue |=  hdma->Init.Direction           |
 8000878:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800087a:	401d      	ands	r5, r3
    registerValue |=  hdma->Init.Direction           |
 800087c:	68e3      	ldr	r3, [r4, #12]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800087e:	69a0      	ldr	r0, [r4, #24]
    registerValue |=  hdma->Init.Direction           |
 8000880:	4313      	orrs	r3, r2
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000882:	6922      	ldr	r2, [r4, #16]
 8000884:	4313      	orrs	r3, r2
 8000886:	6962      	ldr	r2, [r4, #20]
 8000888:	4313      	orrs	r3, r2
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800088a:	69e2      	ldr	r2, [r4, #28]
 800088c:	4303      	orrs	r3, r0
 800088e:	4313      	orrs	r3, r2
            hdma->Init.Mode                | hdma->Init.Priority;
 8000890:	6a22      	ldr	r2, [r4, #32]
 8000892:	4313      	orrs	r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000894:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000896:	2a04      	cmp	r2, #4
    registerValue |=  hdma->Init.Direction           |
 8000898:	ea43 0305 	orr.w	r3, r3, r5
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800089c:	bf01      	itttt	eq
 800089e:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80008a0:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80008a2:	4335      	orreq	r5, r6
 80008a4:	432b      	orreq	r3, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008a6:	2a04      	cmp	r2, #4
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80008a8:	600b      	str	r3, [r1, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80008aa:	694b      	ldr	r3, [r1, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80008ac:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80008b0:	ea43 0302 	orr.w	r3, r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008b4:	d10c      	bne.n	80008d0 <HAL_DMA_Init+0x94>
      registerValue |= hdma->Init.FIFOThreshold;
 80008b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008b8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80008ba:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008bc:	b145      	cbz	r5, 80008d0 <HAL_DMA_Init+0x94>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80008be:	2800      	cmp	r0, #0
 80008c0:	d13b      	bne.n	800093a <HAL_DMA_Init+0xfe>
    switch (hdma->Init.FIFOThreshold)
 80008c2:	2a01      	cmp	r2, #1
 80008c4:	d04a      	beq.n	800095c <HAL_DMA_Init+0x120>
 80008c6:	d301      	bcc.n	80008cc <HAL_DMA_Init+0x90>
 80008c8:	2a02      	cmp	r2, #2
    switch (hdma->Init.FIFOThreshold)
 80008ca:	d101      	bne.n	80008d0 <HAL_DMA_Init+0x94>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80008cc:	01ea      	lsls	r2, r5, #7
 80008ce:	d448      	bmi.n	8000962 <HAL_DMA_Init+0x126>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80008d0:	614b      	str	r3, [r1, #20]
    regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80008d2:	4620      	mov	r0, r4
 80008d4:	f7ff ff48 	bl	8000768 <DMA_CalcBaseAndBitshift>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008d8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80008da:	233f      	movs	r3, #63	; 0x3f
 80008dc:	4093      	lsls	r3, r2
 80008de:	6083      	str	r3, [r0, #8]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80008e0:	4620      	mov	r0, r4
 80008e2:	2500      	movs	r5, #0
 80008e4:	f7ff ff56 	bl	8000794 <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80008e8:	68a3      	ldr	r3, [r4, #8]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008ea:	6e22      	ldr	r2, [r4, #96]	; 0x60
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80008ec:	2b80      	cmp	r3, #128	; 0x80
     hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80008ee:	bf04      	itt	eq
 80008f0:	2300      	moveq	r3, #0
 80008f2:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008f4:	6863      	ldr	r3, [r4, #4]
 80008f6:	b2d9      	uxtb	r1, r3
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008f8:	3b01      	subs	r3, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008fa:	6011      	str	r1, [r2, #0]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008fc:	2b07      	cmp	r3, #7
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80008fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8000900:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8000902:	6051      	str	r1, [r2, #4]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8000904:	d86e      	bhi.n	80009e4 <HAL_DMA_Init+0x1a8>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000906:	4620      	mov	r0, r4
 8000908:	f7ff ff74 	bl	80007f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
     hdma->DMAmuxRequestGen->RGCR = 0U;
 800090c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800090e:	6f62      	ldr	r2, [r4, #116]	; 0x74
     hdma->DMAmuxRequestGen->RGCR = 0U;
 8000910:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000912:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000914:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000916:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000918:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800091a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800091c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000920:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000922:	f7ff fead 	bl	8000680 <HAL_GetTick>
 8000926:	1b40      	subs	r0, r0, r5
 8000928:	2805      	cmp	r0, #5
 800092a:	d99f      	bls.n	800086c <HAL_DMA_Init+0x30>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800092c:	2320      	movs	r3, #32
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800092e:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000930:	2303      	movs	r3, #3
 8000932:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8000936:	2001      	movs	r0, #1
 8000938:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800093a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800093e:	d116      	bne.n	800096e <HAL_DMA_Init+0x132>
    switch (hdma->Init.FIFOThreshold)
 8000940:	2a03      	cmp	r2, #3
 8000942:	d8c5      	bhi.n	80008d0 <HAL_DMA_Init+0x94>
 8000944:	a001      	add	r0, pc, #4	; (adr r0, 800094c <HAL_DMA_Init+0x110>)
 8000946:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800094a:	bf00      	nop
 800094c:	08000963 	.word	0x08000963
 8000950:	080008cd 	.word	0x080008cd
 8000954:	08000963 	.word	0x08000963
 8000958:	0800095d 	.word	0x0800095d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800095c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8000960:	d1b6      	bne.n	80008d0 <HAL_DMA_Init+0x94>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000962:	2340      	movs	r3, #64	; 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8000964:	2001      	movs	r0, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000966:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8000968:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800096c:	bd70      	pop	{r4, r5, r6, pc}
    switch (hdma->Init.FIFOThreshold)
 800096e:	2a02      	cmp	r2, #2
 8000970:	d9f7      	bls.n	8000962 <HAL_DMA_Init+0x126>
 8000972:	2a03      	cmp	r2, #3
 8000974:	e7a9      	b.n	80008ca <HAL_DMA_Init+0x8e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET) /*<BDMA channel , D3 domain*/
 8000976:	4a1f      	ldr	r2, [pc, #124]	; (80009f4 <HAL_DMA_Init+0x1b8>)
 8000978:	440a      	add	r2, r1
 800097a:	2a8c      	cmp	r2, #140	; 0x8c
 800097c:	d830      	bhi.n	80009e0 <HAL_DMA_Init+0x1a4>
    __HAL_UNLOCK(hdma);
 800097e:	2300      	movs	r3, #0
 8000980:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8000984:	2302      	movs	r3, #2
 8000986:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800098a:	68a3      	ldr	r3, [r4, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800098c:	6808      	ldr	r0, [r1, #0]
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800098e:	2b40      	cmp	r3, #64	; 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE  | BDMA_CCR_PSIZE  | \
 8000990:	f420 40ff 	bic.w	r0, r0, #32640	; 0x7f80
 8000994:	f020 0070 	bic.w	r0, r0, #112	; 0x70
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 8000998:	d020      	beq.n	80009dc <HAL_DMA_Init+0x1a0>
 800099a:	2b80      	cmp	r3, #128	; 0x80
 800099c:	bf0c      	ite	eq
 800099e:	f44f 4580 	moveq.w	r5, #16384	; 0x4000
 80009a2:	2500      	movne	r5, #0
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 80009a4:	6923      	ldr	r3, [r4, #16]
                      D2_TO_D3_DMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80009a6:	68e6      	ldr	r6, [r4, #12]
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 80009a8:	08db      	lsrs	r3, r3, #3
 80009aa:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80009ae:	6966      	ldr	r6, [r4, #20]
 80009b0:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80009b4:	69a6      	ldr	r6, [r4, #24]
 80009b6:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_PRIORITY(hdma->Init.Priority);
 80009ba:	6a26      	ldr	r6, [r4, #32]
 80009bc:	ea43 1316 	orr.w	r3, r3, r6, lsr #4
 80009c0:	4303      	orrs	r3, r0
                      D2_TO_D3_DMA_MODE(hdma->Init.Mode)                      |
 80009c2:	69e0      	ldr	r0, [r4, #28]
 80009c4:	08c0      	lsrs	r0, r0, #3
 80009c6:	f000 0020 	and.w	r0, r0, #32
 80009ca:	4303      	orrs	r3, r0
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 80009cc:	432b      	orrs	r3, r5
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80009ce:	600b      	str	r3, [r1, #0]
    hdma->StreamIndex = (((uint32_t)hdma->Instance - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80009d0:	2314      	movs	r3, #20
 80009d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80009d6:	0092      	lsls	r2, r2, #2
 80009d8:	65e2      	str	r2, [r4, #92]	; 0x5c
 80009da:	e781      	b.n	80008e0 <HAL_DMA_Init+0xa4>
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 80009dc:	2510      	movs	r5, #16
 80009de:	e7e1      	b.n	80009a4 <HAL_DMA_Init+0x168>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009e0:	2340      	movs	r3, #64	; 0x40
 80009e2:	e7a4      	b.n	800092e <HAL_DMA_Init+0xf2>
    hdma->DMAmuxRequestGen = 0U;
 80009e4:	66e5      	str	r5, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 80009e6:	6725      	str	r5, [r4, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80009e8:	6765      	str	r5, [r4, #116]	; 0x74
 80009ea:	e794      	b.n	8000916 <HAL_DMA_Init+0xda>
 80009ec:	bffdfff0 	.word	0xbffdfff0
 80009f0:	fe10803f 	.word	0xfe10803f
 80009f4:	a7fdabf8 	.word	0xa7fdabf8

080009f8 <HAL_DMA_Abort_IT>:
{
 80009f8:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80009fa:	b128      	cbz	r0, 8000a08 <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009fc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	d003      	beq.n	8000a0c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a04:	2380      	movs	r3, #128	; 0x80
 8000a06:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000a08:	2001      	movs	r0, #1
 8000a0a:	bd10      	pop	{r4, pc}
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2*/
 8000a0c:	6803      	ldr	r3, [r0, #0]
 8000a0e:	4a1b      	ldr	r2, [pc, #108]	; (8000a7c <HAL_DMA_Abort_IT+0x84>)
 8000a10:	441a      	add	r2, r3
 8000a12:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000a16:	d808      	bhi.n	8000a2a <HAL_DMA_Abort_IT+0x32>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000a18:	2204      	movs	r2, #4
 8000a1a:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	f022 0201 	bic.w	r2, r2, #1
 8000a24:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000a26:	2000      	movs	r0, #0
 8000a28:	bd10      	pop	{r4, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	f022 020e 	bic.w	r2, r2, #14
 8000a30:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	f022 0201 	bic.w	r2, r2, #1
 8000a38:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000a3a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8000a3c:	6813      	ldr	r3, [r2, #0]
 8000a3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a42:	6013      	str	r3, [r2, #0]
      BDMA->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex));
 8000a44:	2301      	movs	r3, #1
 8000a46:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000a48:	4093      	lsls	r3, r2
 8000a4a:	4a0d      	ldr	r2, [pc, #52]	; (8000a80 <HAL_DMA_Abort_IT+0x88>)
 8000a4c:	6053      	str	r3, [r2, #4]
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000a4e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8000a50:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8000a52:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8000a54:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8000a56:	b133      	cbz	r3, 8000a66 <HAL_DMA_Abort_IT+0x6e>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000a5e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000a60:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8000a62:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8000a64:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8000a66:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000a68:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8000a6a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8000a6e:	6d03      	ldr	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8000a70:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d0d6      	beq.n	8000a26 <HAL_DMA_Abort_IT+0x2e>
        hdma->XferAbortCallback(hdma);
 8000a78:	4798      	blx	r3
 8000a7a:	e7d4      	b.n	8000a26 <HAL_DMA_Abort_IT+0x2e>
 8000a7c:	bffdfff0 	.word	0xbffdfff0
 8000a80:	58025400 	.word	0x58025400

08000a84 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8000a84:	2300      	movs	r3, #0
{
 8000a86:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a8a:	4d92      	ldr	r5, [pc, #584]	; (8000cd4 <HAL_DMA_IRQHandler+0x250>)
{
 8000a8c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000a8e:	9301      	str	r3, [sp, #4]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a90:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a92:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a94:	195a      	adds	r2, r3, r5
  tmpisr = regs->ISR;
 8000a96:	f8d6 8000 	ldr.w	r8, [r6]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a9a:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000a9e:	f200 80c0 	bhi.w	8000c22 <HAL_DMA_IRQHandler+0x19e>
  uint32_t timeout = SystemCoreClock / 9600U;
 8000aa2:	4a8d      	ldr	r2, [pc, #564]	; (8000cd8 <HAL_DMA_IRQHandler+0x254>)
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aa4:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600U;
 8000aa6:	6817      	ldr	r7, [r2, #0]
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aa8:	2208      	movs	r2, #8
 8000aaa:	408a      	lsls	r2, r1
 8000aac:	ea18 0f02 	tst.w	r8, r2
 8000ab0:	d00b      	beq.n	8000aca <HAL_DMA_IRQHandler+0x46>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ab2:	6818      	ldr	r0, [r3, #0]
 8000ab4:	0740      	lsls	r0, r0, #29
 8000ab6:	d508      	bpl.n	8000aca <HAL_DMA_IRQHandler+0x46>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8000ab8:	6818      	ldr	r0, [r3, #0]
 8000aba:	f020 0004 	bic.w	r0, r0, #4
 8000abe:	6018      	str	r0, [r3, #0]
        regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000ac0:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ac2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ac4:	f042 0201 	orr.w	r2, r2, #1
 8000ac8:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aca:	4a84      	ldr	r2, [pc, #528]	; (8000cdc <HAL_DMA_IRQHandler+0x258>)
 8000acc:	408a      	lsls	r2, r1
 8000ace:	ea18 0f02 	tst.w	r8, r2
 8000ad2:	d007      	beq.n	8000ae4 <HAL_DMA_IRQHandler+0x60>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000ad4:	6958      	ldr	r0, [r3, #20]
 8000ad6:	0600      	lsls	r0, r0, #24
 8000ad8:	d504      	bpl.n	8000ae4 <HAL_DMA_IRQHandler+0x60>
        regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000ada:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000adc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ade:	f042 0202 	orr.w	r2, r2, #2
 8000ae2:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ae4:	4a7e      	ldr	r2, [pc, #504]	; (8000ce0 <HAL_DMA_IRQHandler+0x25c>)
 8000ae6:	408a      	lsls	r2, r1
 8000ae8:	ea18 0f02 	tst.w	r8, r2
 8000aec:	d007      	beq.n	8000afe <HAL_DMA_IRQHandler+0x7a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000aee:	6818      	ldr	r0, [r3, #0]
 8000af0:	0780      	lsls	r0, r0, #30
 8000af2:	d504      	bpl.n	8000afe <HAL_DMA_IRQHandler+0x7a>
        regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000af4:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000af6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000af8:	f042 0204 	orr.w	r2, r2, #4
 8000afc:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000afe:	2210      	movs	r2, #16
 8000b00:	408a      	lsls	r2, r1
 8000b02:	ea18 0f02 	tst.w	r8, r2
 8000b06:	d00f      	beq.n	8000b28 <HAL_DMA_IRQHandler+0xa4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000b08:	6819      	ldr	r1, [r3, #0]
 8000b0a:	0709      	lsls	r1, r1, #28
 8000b0c:	d50c      	bpl.n	8000b28 <HAL_DMA_IRQHandler+0xa4>
        regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000b0e:	60b2      	str	r2, [r6, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	0350      	lsls	r0, r2, #13
 8000b14:	d53f      	bpl.n	8000b96 <HAL_DMA_IRQHandler+0x112>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	0319      	lsls	r1, r3, #12
 8000b1a:	d401      	bmi.n	8000b20 <HAL_DMA_IRQHandler+0x9c>
          if(hdma->XferHalfCpltCallback != NULL)
 8000b1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b1e:	e000      	b.n	8000b22 <HAL_DMA_IRQHandler+0x9e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8000b20:	6ca3      	ldr	r3, [r4, #72]	; 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 8000b22:	b10b      	cbz	r3, 8000b28 <HAL_DMA_IRQHandler+0xa4>
            hdma->XferHalfCpltCallback(hdma);
 8000b24:	4620      	mov	r0, r4
 8000b26:	4798      	blx	r3
    if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000b28:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000b2a:	2120      	movs	r1, #32
 8000b2c:	4081      	lsls	r1, r0
 8000b2e:	ea18 0f01 	tst.w	r8, r1
 8000b32:	d041      	beq.n	8000bb8 <HAL_DMA_IRQHandler+0x134>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000b34:	6823      	ldr	r3, [r4, #0]
 8000b36:	195a      	adds	r2, r3, r5
 8000b38:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	bf94      	ite	ls
 8000b40:	f3c2 1200 	ubfxls	r2, r2, #4, #1
 8000b44:	f3c2 0240 	ubfxhi	r2, r2, #1, #1
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d035      	beq.n	8000bb8 <HAL_DMA_IRQHandler+0x134>
        regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000b4c:	60b1      	str	r1, [r6, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b4e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000b52:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b54:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b56:	d126      	bne.n	8000ba6 <HAL_DMA_IRQHandler+0x122>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b58:	f022 0216 	bic.w	r2, r2, #22
 8000b5c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8000b5e:	695a      	ldr	r2, [r3, #20]
 8000b60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b64:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b66:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b68:	b90a      	cbnz	r2, 8000b6e <HAL_DMA_IRQHandler+0xea>
 8000b6a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000b6c:	b11a      	cbz	r2, 8000b76 <HAL_DMA_IRQHandler+0xf2>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	f022 0208 	bic.w	r2, r2, #8
 8000b74:	601a      	str	r2, [r3, #0]
          regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b76:	233f      	movs	r3, #63	; 0x3f
 8000b78:	4083      	lsls	r3, r0
 8000b7a:	60b3      	str	r3, [r6, #8]
          __HAL_UNLOCK(hdma);
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8000b88:	6d23      	ldr	r3, [r4, #80]	; 0x50
      if (hdma->XferErrorCallback != NULL)
 8000b8a:	b10b      	cbz	r3, 8000b90 <HAL_DMA_IRQHandler+0x10c>
        hdma->XferErrorCallback(hdma);
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4798      	blx	r3
}
 8000b90:	b002      	add	sp, #8
 8000b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	05d2      	lsls	r2, r2, #23
 8000b9a:	d4bf      	bmi.n	8000b1c <HAL_DMA_IRQHandler+0x98>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	f022 0208 	bic.w	r2, r2, #8
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	e7ba      	b.n	8000b1c <HAL_DMA_IRQHandler+0x98>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000ba6:	0356      	lsls	r6, r2, #13
 8000ba8:	d52c      	bpl.n	8000c04 <HAL_DMA_IRQHandler+0x180>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	0318      	lsls	r0, r3, #12
 8000bae:	d436      	bmi.n	8000c1e <HAL_DMA_IRQHandler+0x19a>
            if(hdma->XferM1CpltCallback != NULL)
 8000bb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if(hdma->XferCpltCallback != NULL)
 8000bb2:	b10b      	cbz	r3, 8000bb8 <HAL_DMA_IRQHandler+0x134>
            hdma->XferCpltCallback(hdma);
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000bb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d0e8      	beq.n	8000b90 <HAL_DMA_IRQHandler+0x10c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000bbe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bc0:	07d9      	lsls	r1, r3, #31
 8000bc2:	d51d      	bpl.n	8000c00 <HAL_DMA_IRQHandler+0x17c>
        hdma->State = HAL_DMA_STATE_ABORT;
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8000bca:	6823      	ldr	r3, [r4, #0]
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	f022 0201 	bic.w	r2, r2, #1
 8000bd2:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000bd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000bd8:	fbb7 f7f2 	udiv	r7, r7, r2
          if (++count > timeout)
 8000bdc:	9a01      	ldr	r2, [sp, #4]
 8000bde:	3201      	adds	r2, #1
 8000be0:	4297      	cmp	r7, r2
 8000be2:	9201      	str	r2, [sp, #4]
 8000be4:	d302      	bcc.n	8000bec <HAL_DMA_IRQHandler+0x168>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET);
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	07d2      	lsls	r2, r2, #31
 8000bea:	d4f7      	bmi.n	8000bdc <HAL_DMA_IRQHandler+0x158>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8000bec:	681b      	ldr	r3, [r3, #0]
        __HAL_UNLOCK(hdma);
 8000bee:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8000bf0:	07de      	lsls	r6, r3, #31
        __HAL_UNLOCK(hdma);
 8000bf2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 8000bf6:	bf4c      	ite	mi
 8000bf8:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8000bfa:	2301      	movpl	r3, #1
 8000bfc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8000c00:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000c02:	e7c2      	b.n	8000b8a <HAL_DMA_IRQHandler+0x106>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000c0a:	d108      	bne.n	8000c1e <HAL_DMA_IRQHandler+0x19a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8000c0c:	6819      	ldr	r1, [r3, #0]
 8000c0e:	f021 0110 	bic.w	r1, r1, #16
 8000c12:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8000c14:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 8000c16:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8000c1a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferCpltCallback != NULL)
 8000c1e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c20:	e7c7      	b.n	8000bb2 <HAL_DMA_IRQHandler+0x12e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET)  /*D3 domain BDMA */
 8000c22:	4a30      	ldr	r2, [pc, #192]	; (8000ce4 <HAL_DMA_IRQHandler+0x260>)
 8000c24:	441a      	add	r2, r3
 8000c26:	2a8c      	cmp	r2, #140	; 0x8c
 8000c28:	d8b2      	bhi.n	8000b90 <HAL_DMA_IRQHandler+0x10c>
    if ((RESET != (BDMA->ISR & (BDMA_FLAG_HT0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_HTIE)))
 8000c2a:	4a2f      	ldr	r2, [pc, #188]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8000c30:	6815      	ldr	r5, [r2, #0]
 8000c32:	4081      	lsls	r1, r0
 8000c34:	4229      	tst	r1, r5
 8000c36:	d012      	beq.n	8000c5e <HAL_DMA_IRQHandler+0x1da>
 8000c38:	6819      	ldr	r1, [r3, #0]
 8000c3a:	074d      	lsls	r5, r1, #29
 8000c3c:	d50f      	bpl.n	8000c5e <HAL_DMA_IRQHandler+0x1da>
        if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	0690      	lsls	r0, r2, #26
 8000c42:	d403      	bmi.n	8000c4c <HAL_DMA_IRQHandler+0x1c8>
          (*ccr_reg) &= ~BDMA_CCR_HTIE;
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	f022 0204 	bic.w	r2, r2, #4
 8000c4a:	601a      	str	r2, [r3, #0]
        BDMA->IFCR  |= (BDMA_ISR_HTIF0 << hdma->StreamIndex);
 8000c4c:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c4e:	2304      	movs	r3, #4
 8000c50:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000c52:	6851      	ldr	r1, [r2, #4]
 8000c54:	4083      	lsls	r3, r0
 8000c56:	430b      	orrs	r3, r1
 8000c58:	6053      	str	r3, [r2, #4]
       if(hdma->XferHalfCpltCallback != NULL)
 8000c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c5c:	e795      	b.n	8000b8a <HAL_DMA_IRQHandler+0x106>
    else if ((RESET != (BDMA->ISR & (BDMA_FLAG_TC0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TCIE)))
 8000c5e:	6811      	ldr	r1, [r2, #0]
 8000c60:	2202      	movs	r2, #2
 8000c62:	4082      	lsls	r2, r0
 8000c64:	420a      	tst	r2, r1
 8000c66:	d018      	beq.n	8000c9a <HAL_DMA_IRQHandler+0x216>
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	0791      	lsls	r1, r2, #30
 8000c6c:	d515      	bpl.n	8000c9a <HAL_DMA_IRQHandler+0x216>
      if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	f012 0220 	ands.w	r2, r2, #32
 8000c74:	d108      	bne.n	8000c88 <HAL_DMA_IRQHandler+0x204>
        (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE);
 8000c76:	6819      	ldr	r1, [r3, #0]
 8000c78:	f021 010a 	bic.w	r1, r1, #10
 8000c7c:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8000c7e:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000c80:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000c84:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      BDMA->IFCR |= (BDMA_ISR_TCIF0 << hdma->StreamIndex);
 8000c88:	4a17      	ldr	r2, [pc, #92]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000c8e:	6851      	ldr	r1, [r2, #4]
 8000c90:	4083      	lsls	r3, r0
 8000c92:	430b      	orrs	r3, r1
 8000c94:	6053      	str	r3, [r2, #4]
      if(hdma->XferCpltCallback != NULL)
 8000c96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c98:	e777      	b.n	8000b8a <HAL_DMA_IRQHandler+0x106>
    else if (( RESET != (BDMA->ISR & (BDMA_FLAG_TE0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TEIE)))
 8000c9a:	4913      	ldr	r1, [pc, #76]	; (8000ce8 <HAL_DMA_IRQHandler+0x264>)
 8000c9c:	2208      	movs	r2, #8
 8000c9e:	680d      	ldr	r5, [r1, #0]
 8000ca0:	4082      	lsls	r2, r0
 8000ca2:	422a      	tst	r2, r5
 8000ca4:	f43f af74 	beq.w	8000b90 <HAL_DMA_IRQHandler+0x10c>
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	0712      	lsls	r2, r2, #28
 8000cac:	f57f af70 	bpl.w	8000b90 <HAL_DMA_IRQHandler+0x10c>
      (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE | BDMA_CCR_HTIE);
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	f022 020e 	bic.w	r2, r2, #14
 8000cb6:	601a      	str	r2, [r3, #0]
      BDMA->IFCR  |= (BDMA_ISR_GIF0 << hdma->StreamIndex);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000cbc:	6848      	ldr	r0, [r1, #4]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	4303      	orrs	r3, r0
 8000cc4:	604b      	str	r3, [r1, #4]
      __HAL_UNLOCK(hdma);
 8000cc6:	2300      	movs	r3, #0
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000cc8:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8000cca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000cce:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 8000cd2:	e795      	b.n	8000c00 <HAL_DMA_IRQHandler+0x17c>
 8000cd4:	bffdfff0 	.word	0xbffdfff0
 8000cd8:	20000048 	.word	0x20000048
 8000cdc:	00800001 	.word	0x00800001
 8000ce0:	00800004 	.word	0x00800004
 8000ce4:	a7fdabf8 	.word	0xa7fdabf8
 8000ce8:	58025400 	.word	0x58025400

08000cec <FDCAN_CopyMessageToRAM>:
  * @param  pTxData: pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex: index of the buffer to be configured.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 8000cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cee:	690c      	ldr	r4, [r1, #16]
 8000cf0:	688e      	ldr	r6, [r1, #8]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if(pTxHeader->IdType == FDCAN_STANDARD_ID)
 8000cf2:	684f      	ldr	r7, [r1, #4]
 8000cf4:	680d      	ldr	r5, [r1, #0]
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8000cf6:	4334      	orrs	r4, r6
  if(pTxHeader->IdType == FDCAN_STANDARD_ID)
 8000cf8:	b9f7      	cbnz	r7, 8000d38 <FDCAN_CopyMessageToRAM+0x4c>
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000cfa:	ea44 4585 	orr.w	r5, r4, r5, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8000cfe:	698e      	ldr	r6, [r1, #24]
 8000d00:	69cc      	ldr	r4, [r1, #28]
 8000d02:	4334      	orrs	r4, r6
 8000d04:	694e      	ldr	r6, [r1, #20]
 8000d06:	4334      	orrs	r4, r6
 8000d08:	68ce      	ldr	r6, [r1, #12]
 8000d0a:	4334      	orrs	r4, r6
 8000d0c:	6a0e      	ldr	r6, [r1, #32]
 8000d0e:	ea44 6406 	orr.w	r4, r4, r6, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4));
 8000d12:	009e      	lsls	r6, r3, #2
 8000d14:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000d16:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 8000d1a:	4373      	muls	r3, r6
  /* Write Tx element header to the message RAM */
  *TxAddress++ = TxElementW1;
  *TxAddress++ = TxElementW2;

  /* Write Tx payload to the message RAM */
  for(ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4)
 8000d1c:	4e11      	ldr	r6, [pc, #68]	; (8000d64 <FDCAN_CopyMessageToRAM+0x78>)
  *TxAddress++ = TxElementW1;
 8000d1e:	501d      	str	r5, [r3, r0]
  *TxAddress++ = TxElementW2;
 8000d20:	4403      	add	r3, r0
 8000d22:	f843 4f04 	str.w	r4, [r3, #4]!
  for(ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4)
 8000d26:	4614      	mov	r4, r2
 8000d28:	89cd      	ldrh	r5, [r1, #14]
 8000d2a:	1aa0      	subs	r0, r4, r2
 8000d2c:	3404      	adds	r4, #4
 8000d2e:	5d75      	ldrb	r5, [r6, r5]
 8000d30:	4285      	cmp	r5, r0
 8000d32:	d805      	bhi.n	8000d40 <FDCAN_CopyMessageToRAM+0x54>
                    pTxData[ByteCounter]);
  }

  /* Return function status */
  return HAL_OK;
}
 8000d34:	2000      	movs	r0, #0
 8000d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000d38:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	e7de      	b.n	8000cfe <FDCAN_CopyMessageToRAM+0x12>
                    (pTxData[ByteCounter+2] << 16) |
 8000d40:	f814 0c02 	ldrb.w	r0, [r4, #-2]
    *TxAddress++ = ((pTxData[ByteCounter+3] << 24) |
 8000d44:	f814 5c01 	ldrb.w	r5, [r4, #-1]
                    (pTxData[ByteCounter+2] << 16) |
 8000d48:	0400      	lsls	r0, r0, #16
    *TxAddress++ = ((pTxData[ByteCounter+3] << 24) |
 8000d4a:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
                    pTxData[ByteCounter]);
 8000d4e:	f814 5c04 	ldrb.w	r5, [r4, #-4]
                    (pTxData[ByteCounter+1] << 8) |
 8000d52:	4328      	orrs	r0, r5
 8000d54:	f814 5c03 	ldrb.w	r5, [r4, #-3]
 8000d58:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
    *TxAddress++ = ((pTxData[ByteCounter+3] << 24) |
 8000d5c:	f843 0f04 	str.w	r0, [r3, #4]!
 8000d60:	e7e2      	b.n	8000d28 <FDCAN_CopyMessageToRAM+0x3c>
 8000d62:	bf00      	nop
 8000d64:	08006153 	.word	0x08006153

08000d68 <HAL_FDCAN_Init>:
{
 8000d68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if(hfdcan == NULL)
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	2800      	cmp	r0, #0
 8000d70:	f000 8192 	beq.w	8001098 <HAL_FDCAN_Init+0x330>
  if(hfdcan->Instance == FDCAN1)
 8000d74:	4bcd      	ldr	r3, [pc, #820]	; (80010ac <HAL_FDCAN_Init+0x344>)
 8000d76:	6802      	ldr	r2, [r0, #0]
 8000d78:	429a      	cmp	r2, r3
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100);
 8000d7a:	bf04      	itt	eq
 8000d7c:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000d80:	6043      	streq	r3, [r0, #4]
  if(hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000d82:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 8000d86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d8a:	b91b      	cbnz	r3, 8000d94 <HAL_FDCAN_Init+0x2c>
    hfdcan->Lock = HAL_UNLOCKED;
 8000d8c:	f880 2095 	strb.w	r2, [r0, #149]	; 0x95
    HAL_FDCAN_MspInit(hfdcan);
 8000d90:	f004 ff3e 	bl	8005c10 <HAL_FDCAN_MspInit>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000d94:	6822      	ldr	r2, [r4, #0]
 8000d96:	6993      	ldr	r3, [r2, #24]
 8000d98:	f023 0310 	bic.w	r3, r3, #16
 8000d9c:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8000d9e:	f7ff fc6f 	bl	8000680 <HAL_GetTick>
 8000da2:	4605      	mov	r5, r0
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000da4:	6823      	ldr	r3, [r4, #0]
 8000da6:	699a      	ldr	r2, [r3, #24]
 8000da8:	0711      	lsls	r1, r2, #28
 8000daa:	f100 8166 	bmi.w	800107a <HAL_FDCAN_Init+0x312>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000dae:	699a      	ldr	r2, [r3, #24]
 8000db0:	f042 0201 	orr.w	r2, r2, #1
 8000db4:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8000db6:	f7ff fc63 	bl	8000680 <HAL_GetTick>
 8000dba:	4605      	mov	r5, r0
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == RESET)
 8000dbc:	6823      	ldr	r3, [r4, #0]
 8000dbe:	699a      	ldr	r2, [r3, #24]
 8000dc0:	07d2      	lsls	r2, r2, #31
 8000dc2:	f140 816c 	bpl.w	800109e <HAL_FDCAN_Init+0x336>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000dc6:	699a      	ldr	r2, [r3, #24]
 8000dc8:	f042 0202 	orr.w	r2, r2, #2
 8000dcc:	619a      	str	r2, [r3, #24]
  if(hfdcan->Init.AutoRetransmission == ENABLE)
 8000dce:	7c22      	ldrb	r2, [r4, #16]
 8000dd0:	2a01      	cmp	r2, #1
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000dd2:	699a      	ldr	r2, [r3, #24]
 8000dd4:	bf0c      	ite	eq
 8000dd6:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000dda:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8000dde:	619a      	str	r2, [r3, #24]
  if(hfdcan->Init.TransmitPause == ENABLE)
 8000de0:	7c62      	ldrb	r2, [r4, #17]
 8000de2:	2a01      	cmp	r2, #1
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000de4:	699a      	ldr	r2, [r3, #24]
 8000de6:	bf0c      	ite	eq
 8000de8:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000dec:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8000df0:	619a      	str	r2, [r3, #24]
  if(hfdcan->Init.ProtocolException == ENABLE)
 8000df2:	7ca2      	ldrb	r2, [r4, #18]
 8000df4:	2a01      	cmp	r2, #1
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000df6:	699a      	ldr	r2, [r3, #24]
 8000df8:	bf0c      	ite	eq
 8000dfa:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000dfe:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8000e02:	619a      	str	r2, [r3, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000e04:	699a      	ldr	r2, [r3, #24]
 8000e06:	68a0      	ldr	r0, [r4, #8]
 8000e08:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000e0c:	4302      	orrs	r2, r0
 8000e0e:	619a      	str	r2, [r3, #24]
  if(hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000e10:	68e2      	ldr	r2, [r4, #12]
 8000e12:	2a01      	cmp	r2, #1
 8000e14:	f040 8152 	bne.w	80010bc <HAL_FDCAN_Init+0x354>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000e18:	699a      	ldr	r2, [r3, #24]
 8000e1a:	f042 0204 	orr.w	r2, r2, #4
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000e1e:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000e20:	69a2      	ldr	r2, [r4, #24]
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000e22:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000e26:	f102 31ff 	add.w	r1, r2, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8000e2a:	69e2      	ldr	r2, [r4, #28]
 8000e2c:	f102 32ff 	add.w	r2, r2, #4294967295
 8000e30:	ea4f 2202 	mov.w	r2, r2, lsl #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000e34:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 8000e38:	6a21      	ldr	r1, [r4, #32]
 8000e3a:	f101 31ff 	add.w	r1, r1, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8000e3e:	ea42 0201 	orr.w	r2, r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));
 8000e42:	6961      	ldr	r1, [r4, #20]
 8000e44:	f101 31ff 	add.w	r1, r1, #4294967295
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 8000e48:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000e4c:	61da      	str	r2, [r3, #28]
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000e4e:	d10e      	bne.n	8000e6e <HAL_FDCAN_Init+0x106>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000e50:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e52:	1e51      	subs	r1, r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8000e54:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000e56:	3a01      	subs	r2, #1
 8000e58:	0112      	lsls	r2, r2, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000e5a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8000e5e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000e60:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000e62:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1) << 16));
 8000e64:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000e66:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8000e68:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8000e6c:	60da      	str	r2, [r3, #12]
  if(hfdcan->Init.TxFifoQueueElmtsNbr > 0)
 8000e6e:	6e26      	ldr	r6, [r4, #96]	; 0x60
 8000e70:	b12e      	cbz	r6, 8000e7e <HAL_FDCAN_Init+0x116>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000e72:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8000e76:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
 8000e7e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000e80:	42c6      	cmn	r6, r0
 8000e82:	d009      	beq.n	8000e98 <HAL_FDCAN_Init+0x130>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8000e84:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8000e88:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8000e8a:	4d89      	ldr	r5, [pc, #548]	; (80010b0 <HAL_FDCAN_Init+0x348>)
 8000e8c:	f021 0107 	bic.w	r1, r1, #7
 8000e90:	5caa      	ldrb	r2, [r5, r2]
 8000e92:	430a      	orrs	r2, r1
 8000e94:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  if(hfdcan->Init.RxFifo0ElmtsNbr > 0)
 8000e98:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
 8000e9c:	f1b8 0f00 	cmp.w	r8, #0
 8000ea0:	d009      	beq.n	8000eb6 <HAL_FDCAN_Init+0x14e>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, CvtEltSize[hfdcan->Init.RxFifo0ElmtSize]);
 8000ea2:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 8000ea6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000ea8:	4d81      	ldr	r5, [pc, #516]	; (80010b0 <HAL_FDCAN_Init+0x348>)
 8000eaa:	f021 0107 	bic.w	r1, r1, #7
 8000eae:	5caa      	ldrb	r2, [r5, r2]
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  if(hfdcan->Init.RxFifo1ElmtsNbr > 0)
 8000eb6:	f8d4 c048 	ldr.w	ip, [r4, #72]	; 0x48
 8000eba:	f1bc 0f00 	cmp.w	ip, #0
 8000ebe:	d00a      	beq.n	8000ed6 <HAL_FDCAN_Init+0x16e>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << 4));
 8000ec0:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8000ec4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8000ec6:	4d7a      	ldr	r5, [pc, #488]	; (80010b0 <HAL_FDCAN_Init+0x348>)
 8000ec8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000ecc:	5c69      	ldrb	r1, [r5, r1]
 8000ece:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8000ed2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  if(hfdcan->Init.RxBuffersNbr > 0)
 8000ed6:	f8d4 a050 	ldr.w	sl, [r4, #80]	; 0x50
 8000eda:	f1ba 0f00 	cmp.w	sl, #0
 8000ede:	d00a      	beq.n	8000ef6 <HAL_FDCAN_Init+0x18e>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << 8));
 8000ee0:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8000ee4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000ee6:	4d72      	ldr	r5, [pc, #456]	; (80010b0 <HAL_FDCAN_Init+0x348>)
 8000ee8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000eec:	5c69      	ldrb	r1, [r5, r1]
 8000eee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ef2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  if(hfdcan->Instance == FDCAN1)
 8000ef6:	4a6d      	ldr	r2, [pc, #436]	; (80010ac <HAL_FDCAN_Init+0x344>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d104      	bne.n	8000f06 <HAL_FDCAN_Init+0x19e>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8000efc:	6861      	ldr	r1, [r4, #4]
 8000efe:	688a      	ldr	r2, [r1, #8]
 8000f00:	f022 0203 	bic.w	r2, r2, #3
 8000f04:	608a      	str	r2, [r1, #8]
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000f06:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000f0a:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 80010b8 <HAL_FDCAN_Init+0x350>
  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;
 8000f0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000f10:	ea02 020e 	and.w	r2, r2, lr
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 8000f14:	f8d4 903c 	ldr.w	r9, [r4, #60]	; 0x3c
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000f18:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8000f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000f20:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8000f24:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000f26:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
 8000f2a:	188f      	adds	r7, r1, r2
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000f2c:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000f30:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000f34:	f501 512c 	add.w	r1, r1, #11008	; 0x2b00
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000f38:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000f3c:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000f40:	0089      	lsls	r1, r1, #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000f42:	ea05 050e 	and.w	r5, r5, lr
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 8000f46:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000f4a:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2);
 8000f4e:	eb07 0749 	add.w	r7, r7, r9, lsl #1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000f52:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 8000f56:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8000f5a:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
 8000f5e:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8000f62:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (hfdcan->msgRam.RxFIFO0SA << 2));
 8000f66:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 8000f6a:	ea05 050e 	and.w	r5, r5, lr
 8000f6e:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8000f72:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << 16));
 8000f76:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 8000f7a:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8000f7e:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8000f82:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f86:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8000f88:	fb05 f808 	mul.w	r8, r5, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8000f8c:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f90:	4447      	add	r7, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8000f92:	f025 05fc 	bic.w	r5, r5, #252	; 0xfc
 8000f96:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8000f9a:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << 16));
 8000f9e:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8000fa2:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8000fa6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000faa:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000fae:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8000fb0:	fb05 fc0c 	mul.w	ip, r5, ip
 8000fb4:	eb07 050c 	add.w	r5, r7, ip
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (hfdcan->msgRam.RxBufferSA << 2));
 8000fb8:	f8d3 70ac 	ldr.w	r7, [r3, #172]	; 0xac
 8000fbc:	f027 07fc 	bic.w	r7, r7, #252	; 0xfc
 8000fc0:	ea47 0785 	orr.w	r7, r7, r5, lsl #2
 8000fc4:	f8c3 70ac 	str.w	r7, [r3, #172]	; 0xac
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000fc8:	6d67      	ldr	r7, [r4, #84]	; 0x54
 8000fca:	fb07 f70a 	mul.w	r7, r7, sl
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 8000fce:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000fd2:	443d      	add	r5, r7
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 8000fd4:	ea0a 0e0e 	and.w	lr, sl, lr
 8000fd8:	ea4e 0e85 	orr.w	lr, lr, r5, lsl #2
 8000fdc:	f8c3 e0f0 	str.w	lr, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 8000fe0:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
 8000fe4:	f8d4 e058 	ldr.w	lr, [r4, #88]	; 0x58
 8000fe8:	f42a 1a7c 	bic.w	sl, sl, #4128768	; 0x3f0000
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2);
 8000fec:	eb05 0b4e 	add.w	fp, r5, lr, lsl #1
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 8000ff0:	ea4a 4a0e 	orr.w	sl, sl, lr, lsl #16
 8000ff4:	f8c3 a0f0 	str.w	sl, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (hfdcan->msgRam.TxBufferSA << 2));
 8000ff8:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
 8000ffc:	f02a 05fc 	bic.w	r5, sl, #252	; 0xfc
 8001000:	ea45 058b 	orr.w	r5, r5, fp, lsl #2
 8001004:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << 16));
 8001008:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
 800100c:	f425 157c 	bic.w	r5, r5, #4128768	; 0x3f0000
 8001010:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001014:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8001018:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 800101c:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 800101e:	f02a 5a7c 	bic.w	sl, sl, #1056964608	; 0x3f000000
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8001022:	4368      	muls	r0, r5
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8001024:	ea4a 6a06 	orr.w	sl, sl, r6, lsl #24
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8001028:	4375      	muls	r5, r6
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 800102a:	f8c3 a0c0 	str.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 800102e:	6722      	str	r2, [r4, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8001030:	eb02 02c9 	add.w	r2, r2, r9, lsl #3
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8001034:	66e1      	str	r1, [r4, #108]	; 0x6c
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8001036:	6762      	str	r2, [r4, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8001038:	eb02 0288 	add.w	r2, r2, r8, lsl #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 800103c:	eb02 038c 	add.w	r3, r2, ip, lsl #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8001040:	67a2      	str	r2, [r4, #120]	; 0x78
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8001042:	4a1c      	ldr	r2, [pc, #112]	; (80010b4 <HAL_FDCAN_Init+0x34c>)
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8001044:	67e3      	str	r3, [r4, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
 8001046:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800104a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
 800104e:	eb03 03ce 	add.w	r3, r3, lr, lsl #3
 8001052:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);
 8001056:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800105a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 800105e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8001062:	4293      	cmp	r3, r2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8001064:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8001068:	d83c      	bhi.n	80010e4 <HAL_FDCAN_Init+0x37c>
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 800106a:	2200      	movs	r2, #0
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
 800106c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001070:	4299      	cmp	r1, r3
 8001072:	d23d      	bcs.n	80010f0 <HAL_FDCAN_Init+0x388>
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 8001074:	f841 2b04 	str.w	r2, [r1], #4
 8001078:	e7f8      	b.n	800106c <HAL_FDCAN_Init+0x304>
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800107a:	f7ff fb01 	bl	8000680 <HAL_GetTick>
 800107e:	1b40      	subs	r0, r0, r5
 8001080:	280a      	cmp	r0, #10
 8001082:	f67f ae8f 	bls.w	8000da4 <HAL_FDCAN_Init+0x3c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001086:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001092:	2303      	movs	r3, #3
 8001094:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
     return HAL_ERROR;
 8001098:	2001      	movs	r0, #1
}
 800109a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800109e:	f7ff faef 	bl	8000680 <HAL_GetTick>
 80010a2:	1b40      	subs	r0, r0, r5
 80010a4:	280a      	cmp	r0, #10
 80010a6:	f67f ae89 	bls.w	8000dbc <HAL_FDCAN_Init+0x54>
 80010aa:	e7ec      	b.n	8001086 <HAL_FDCAN_Init+0x31e>
 80010ac:	4000a000 	.word	0x4000a000
 80010b0:	08006140 	.word	0x08006140
 80010b4:	4000b5fc 	.word	0x4000b5fc
 80010b8:	ffff0003 	.word	0xffff0003
  else if(hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80010bc:	2a00      	cmp	r2, #0
 80010be:	f43f aeaf 	beq.w	8000e20 <HAL_FDCAN_Init+0xb8>
    if(hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80010c2:	2a02      	cmp	r2, #2
 80010c4:	d00a      	beq.n	80010dc <HAL_FDCAN_Init+0x374>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80010c6:	6999      	ldr	r1, [r3, #24]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80010c8:	2a03      	cmp	r2, #3
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80010ca:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80010ce:	6199      	str	r1, [r3, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010d0:	6919      	ldr	r1, [r3, #16]
 80010d2:	f041 0110 	orr.w	r1, r1, #16
 80010d6:	6119      	str	r1, [r3, #16]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80010d8:	f47f aea2 	bne.w	8000e20 <HAL_FDCAN_Init+0xb8>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80010dc:	699a      	ldr	r2, [r3, #24]
 80010de:	f042 0220 	orr.w	r2, r2, #32
 80010e2:	e69c      	b.n	8000e1e <HAL_FDCAN_Init+0xb6>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80010e4:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80010e8:	f043 0320 	orr.w	r3, r3, #32
 80010ec:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80010f0:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80010f2:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80010f4:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80010f8:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 80010fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001100 <HAL_FDCAN_ConfigFilter>:
  if((hfdcan->State == HAL_FDCAN_STATE_READY) || (hfdcan->State == HAL_FDCAN_STATE_BUSY))
 8001100:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 8001104:	2b01      	cmp	r3, #1
{
 8001106:	b530      	push	{r4, r5, lr}
  if((hfdcan->State == HAL_FDCAN_STATE_READY) || (hfdcan->State == HAL_FDCAN_STATE_BUSY))
 8001108:	d003      	beq.n	8001112 <HAL_FDCAN_ConfigFilter+0x12>
 800110a:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 800110e:	2b02      	cmp	r3, #2
 8001110:	d12c      	bne.n	800116c <HAL_FDCAN_ConfigFilter+0x6c>
    if(sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001112:	680a      	ldr	r2, [r1, #0]
    if(sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001114:	68cb      	ldr	r3, [r1, #12]
 8001116:	690c      	ldr	r4, [r1, #16]
 8001118:	684d      	ldr	r5, [r1, #4]
    if(sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800111a:	b9ba      	cbnz	r2, 800114c <HAL_FDCAN_ConfigFilter+0x4c>
      if(sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800111c:	2b07      	cmp	r3, #7
 800111e:	d10c      	bne.n	800113a <HAL_FDCAN_ConfigFilter+0x3a>
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27)       |
 8001120:	698a      	ldr	r2, [r1, #24]
 8001122:	f042 5360 	orr.w	r3, r2, #939524096	; 0x38000000
                           (sFilterConfig->IsCalibrationMsg << 8) |
 8001126:	69ca      	ldr	r2, [r1, #28]
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27)       |
 8001128:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800112c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      *FilterAddress = FilterElementW1;
 8001130:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001132:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
    return HAL_OK;
 8001136:	2000      	movs	r0, #0
 8001138:	bd30      	pop	{r4, r5, pc}
        FilterElementW1 = ((sFilterConfig->FilterType << 30)   |
 800113a:	688a      	ldr	r2, [r1, #8]
                           (sFilterConfig->FilterConfig << 27) |
 800113c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30)   |
 800113e:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8001142:	694a      	ldr	r2, [r1, #20]
 8001144:	4313      	orrs	r3, r2
 8001146:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800114a:	e7f1      	b.n	8001130 <HAL_FDCAN_ConfigFilter+0x30>
      if(sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800114c:	2b07      	cmp	r3, #7
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29) | sFilterConfig->FilterID1);
 800114e:	ea44 7443 	orr.w	r4, r4, r3, lsl #29
        FilterElementW2 = ((sFilterConfig->FilterType << 30) | sFilterConfig->FilterID2);
 8001152:	bf1b      	ittet	ne
 8001154:	688a      	ldrne	r2, [r1, #8]
 8001156:	694b      	ldrne	r3, [r1, #20]
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001158:	698b      	ldreq	r3, [r1, #24]
        FilterElementW2 = ((sFilterConfig->FilterType << 30) | sFilterConfig->FilterID2);
 800115a:	ea43 7382 	orrne.w	r3, r3, r2, lsl #30
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4 * 2));
 800115e:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8001160:	eb02 01c5 	add.w	r1, r2, r5, lsl #3
      *FilterAddress++ = FilterElementW1;
 8001164:	f842 4035 	str.w	r4, [r2, r5, lsl #3]
      *FilterAddress = FilterElementW2;
 8001168:	604b      	str	r3, [r1, #4]
 800116a:	e7e4      	b.n	8001136 <HAL_FDCAN_ConfigFilter+0x36>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800116c:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 8001170:	f043 0302 	orr.w	r3, r3, #2
 8001174:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    return HAL_ERROR;
 8001178:	2001      	movs	r0, #1
}
 800117a:	bd30      	pop	{r4, r5, pc}

0800117c <HAL_FDCAN_ConfigGlobalFilter>:
{
 800117c:	b510      	push	{r4, lr}
  if(hfdcan->State == HAL_FDCAN_STATE_READY)
 800117e:	f890 4094 	ldrb.w	r4, [r0, #148]	; 0x94
 8001182:	2c01      	cmp	r4, #1
 8001184:	d10b      	bne.n	800119e <HAL_FDCAN_ConfigGlobalFilter+0x22>
    hfdcan->Instance->GFC = ((NonMatchingStd << 4U) | (NonMatchingExt << 2U) | (RejectRemoteStd << 1U) | RejectRemoteExt);
 8001186:	6804      	ldr	r4, [r0, #0]
 8001188:	9802      	ldr	r0, [sp, #8]
 800118a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 800118e:	ea40 0282 	orr.w	r2, r0, r2, lsl #2
    return HAL_OK;
 8001192:	2000      	movs	r0, #0
    hfdcan->Instance->GFC = ((NonMatchingStd << 4U) | (NonMatchingExt << 2U) | (RejectRemoteStd << 1U) | RejectRemoteExt);
 8001194:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
 8001198:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    return HAL_OK;
 800119c:	bd10      	pop	{r4, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800119e:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 80011a2:	f043 0304 	orr.w	r3, r3, #4
 80011a6:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    return HAL_ERROR;
 80011aa:	2001      	movs	r0, #1
}
 80011ac:	bd10      	pop	{r4, pc}

080011ae <HAL_FDCAN_Start>:
  if(hfdcan->State == HAL_FDCAN_STATE_READY)
 80011ae:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d10c      	bne.n	80011d0 <HAL_FDCAN_Start+0x22>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80011b6:	6802      	ldr	r2, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80011b8:	2302      	movs	r3, #2
 80011ba:	f880 3094 	strb.w	r3, [r0, #148]	; 0x94
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80011be:	6993      	ldr	r3, [r2, #24]
 80011c0:	f023 0301 	bic.w	r3, r3, #1
 80011c4:	6193      	str	r3, [r2, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    return HAL_OK;
 80011cc:	4618      	mov	r0, r3
 80011ce:	4770      	bx	lr
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80011d0:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    return HAL_ERROR;
 80011dc:	2001      	movs	r0, #1
}
 80011de:	4770      	bx	lr

080011e0 <HAL_FDCAN_AddMessageToTxBuffer>:
{
 80011e0:	b570      	push	{r4, r5, r6, lr}
  if((hfdcan->State == HAL_FDCAN_STATE_READY) || (hfdcan->State == HAL_FDCAN_STATE_BUSY))
 80011e2:	f890 4094 	ldrb.w	r4, [r0, #148]	; 0x94
 80011e6:	2c01      	cmp	r4, #1
 80011e8:	d003      	beq.n	80011f2 <HAL_FDCAN_AddMessageToTxBuffer+0x12>
 80011ea:	f890 4094 	ldrb.w	r4, [r0, #148]	; 0x94
 80011ee:	2c02      	cmp	r4, #2
 80011f0:	d123      	bne.n	800123a <HAL_FDCAN_AddMessageToTxBuffer+0x5a>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f2:	fa93 f5a3 	rbit	r5, r3
    if(POSITION_VAL(BufferIndex) >= ((hfdcan->Instance->TXBC & FDCAN_TXBC_NDTB) >> 16))
 80011f6:	6806      	ldr	r6, [r0, #0]
 80011f8:	fab5 f585 	clz	r5, r5
 80011fc:	f8d6 40c0 	ldr.w	r4, [r6, #192]	; 0xc0
 8001200:	f3c4 4405 	ubfx	r4, r4, #16, #6
 8001204:	42a5      	cmp	r5, r4
 8001206:	d307      	bcc.n	8001218 <HAL_FDCAN_AddMessageToTxBuffer+0x38>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001208:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 800120c:	f043 0320 	orr.w	r3, r3, #32
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001210:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    return HAL_ERROR;
 8001214:	2001      	movs	r0, #1
}
 8001216:	bd70      	pop	{r4, r5, r6, pc}
    if((hfdcan->Instance->TXBRP & BufferIndex) != 0)
 8001218:	f8d6 40cc 	ldr.w	r4, [r6, #204]	; 0xcc
 800121c:	401c      	ands	r4, r3
 800121e:	d004      	beq.n	800122a <HAL_FDCAN_AddMessageToTxBuffer+0x4a>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PENDING;
 8001220:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 8001224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001228:	e7f2      	b.n	8001210 <HAL_FDCAN_AddMessageToTxBuffer+0x30>
 800122a:	fa93 f3a3 	rbit	r3, r3
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, POSITION_VAL(BufferIndex));
 800122e:	fab3 f383 	clz	r3, r3
 8001232:	f7ff fd5b 	bl	8000cec <FDCAN_CopyMessageToRAM>
    return HAL_OK;
 8001236:	4620      	mov	r0, r4
 8001238:	bd70      	pop	{r4, r5, r6, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800123a:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 800123e:	f043 0302 	orr.w	r3, r3, #2
 8001242:	e7e5      	b.n	8001210 <HAL_FDCAN_AddMessageToTxBuffer+0x30>

08001244 <HAL_FDCAN_EnableTxBufferRequest>:
  if(hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001244:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 8001248:	2b02      	cmp	r3, #2
 800124a:	d104      	bne.n	8001256 <HAL_FDCAN_EnableTxBufferRequest+0x12>
    hfdcan->Instance->TXBAR = BufferIndex;
 800124c:	6803      	ldr	r3, [r0, #0]
    return HAL_OK;
 800124e:	2000      	movs	r0, #0
    hfdcan->Instance->TXBAR = BufferIndex;
 8001250:	f8c3 10d0 	str.w	r1, [r3, #208]	; 0xd0
    return HAL_OK;
 8001254:	4770      	bx	lr
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001256:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 800125a:	f043 0308 	orr.w	r3, r3, #8
 800125e:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    return HAL_ERROR;
 8001262:	2001      	movs	r0, #1
}
 8001264:	4770      	bx	lr
	...

08001268 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800126c:	680b      	ldr	r3, [r1, #0]
{
 800126e:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001270:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001434 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001274:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001278:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 800127a:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 800127c:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001438 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8001280:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001282:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8001284:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001286:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 800128a:	42af      	cmp	r7, r5
 800128c:	f040 80b7 	bne.w	80013fe <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001290:	684a      	ldr	r2, [r1, #4]
 8001292:	f022 0610 	bic.w	r6, r2, #16
 8001296:	2e02      	cmp	r6, #2
 8001298:	d116      	bne.n	80012c8 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 800129a:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800129e:	f003 0b07 	and.w	fp, r3, #7
 80012a2:	f04f 0e0f 	mov.w	lr, #15
 80012a6:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80012aa:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80012ae:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012b2:	fa0e fe0b 	lsl.w	lr, lr, fp
 80012b6:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80012ba:	690c      	ldr	r4, [r1, #16]
 80012bc:	fa04 f40b 	lsl.w	r4, r4, fp
 80012c0:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 80012c4:	f8ca 4020 	str.w	r4, [sl, #32]
 80012c8:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80012cc:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80012ce:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80012d2:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80012d6:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012da:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80012dc:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80012e0:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012e2:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80012e4:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80012e8:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 80012ec:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012f0:	d810      	bhi.n	8001314 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 80012f2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80012f4:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80012f8:	68ce      	ldr	r6, [r1, #12]
 80012fa:	fa06 fe0a 	lsl.w	lr, r6, sl
 80012fe:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8001302:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001304:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001306:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800130a:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800130e:	409e      	lsls	r6, r3
 8001310:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 8001312:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001314:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001316:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001318:	688e      	ldr	r6, [r1, #8]
 800131a:	fa06 f60a 	lsl.w	r6, r6, sl
 800131e:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 8001320:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001322:	00d4      	lsls	r4, r2, #3
 8001324:	d56b      	bpl.n	80013fe <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 800132a:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800132e:	f003 0703 	and.w	r7, r3, #3
 8001332:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001336:	f044 0402 	orr.w	r4, r4, #2
 800133a:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800133e:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001340:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8001344:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001348:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 800134c:	f004 0402 	and.w	r4, r4, #2
 8001350:	9403      	str	r4, [sp, #12]
 8001352:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001354:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 8001358:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800135c:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001360:	4c33      	ldr	r4, [pc, #204]	; (8001430 <HAL_GPIO_Init+0x1c8>)
 8001362:	42a0      	cmp	r0, r4
 8001364:	d052      	beq.n	800140c <HAL_GPIO_Init+0x1a4>
 8001366:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800136a:	42a0      	cmp	r0, r4
 800136c:	d050      	beq.n	8001410 <HAL_GPIO_Init+0x1a8>
 800136e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001372:	42a0      	cmp	r0, r4
 8001374:	d04e      	beq.n	8001414 <HAL_GPIO_Init+0x1ac>
 8001376:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800137a:	42a0      	cmp	r0, r4
 800137c:	d04c      	beq.n	8001418 <HAL_GPIO_Init+0x1b0>
 800137e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001382:	42a0      	cmp	r0, r4
 8001384:	d04a      	beq.n	800141c <HAL_GPIO_Init+0x1b4>
 8001386:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800138a:	42a0      	cmp	r0, r4
 800138c:	d048      	beq.n	8001420 <HAL_GPIO_Init+0x1b8>
 800138e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001392:	42a0      	cmp	r0, r4
 8001394:	d046      	beq.n	8001424 <HAL_GPIO_Init+0x1bc>
 8001396:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800139a:	42a0      	cmp	r0, r4
 800139c:	d044      	beq.n	8001428 <HAL_GPIO_Init+0x1c0>
 800139e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013a2:	42a0      	cmp	r0, r4
 80013a4:	d042      	beq.n	800142c <HAL_GPIO_Init+0x1c4>
 80013a6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013aa:	42a0      	cmp	r0, r4
 80013ac:	bf14      	ite	ne
 80013ae:	240a      	movne	r4, #10
 80013b0:	2409      	moveq	r4, #9
 80013b2:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013b4:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013b6:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80013ba:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80013bc:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 80013c0:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 80013c4:	bf54      	ite	pl
 80013c6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80013c8:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013ca:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 80013cc:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 80013d0:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 80013d4:	bf54      	ite	pl
 80013d6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80013d8:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013da:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80013dc:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 80013e0:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 80013e4:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	bf54      	ite	pl
 80013ea:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80013ec:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013ee:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 80013f0:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 80013f2:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 80013f4:	bf54      	ite	pl
 80013f6:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80013f8:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 80013fa:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80013fe:	3301      	adds	r3, #1
 8001400:	2b10      	cmp	r3, #16
 8001402:	f47f af3d 	bne.w	8001280 <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 8001406:	b005      	add	sp, #20
 8001408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800140c:	2400      	movs	r4, #0
 800140e:	e7d0      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001410:	2401      	movs	r4, #1
 8001412:	e7ce      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001414:	2402      	movs	r4, #2
 8001416:	e7cc      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001418:	2403      	movs	r4, #3
 800141a:	e7ca      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 800141c:	2404      	movs	r4, #4
 800141e:	e7c8      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001420:	2405      	movs	r4, #5
 8001422:	e7c6      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001424:	2406      	movs	r4, #6
 8001426:	e7c4      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001428:	2407      	movs	r4, #7
 800142a:	e7c2      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 800142c:	2408      	movs	r4, #8
 800142e:	e7c0      	b.n	80013b2 <HAL_GPIO_Init+0x14a>
 8001430:	58020000 	.word	0x58020000
 8001434:	58024400 	.word	0x58024400
 8001438:	58000080 	.word	0x58000080

0800143c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800143c:	6903      	ldr	r3, [r0, #16]
 800143e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001440:	bf14      	ite	ne
 8001442:	2001      	movne	r0, #1
 8001444:	2000      	moveq	r0, #0
 8001446:	4770      	bx	lr

08001448 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001448:	b10a      	cbz	r2, 800144e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800144a:	8301      	strh	r1, [r0, #24]
 800144c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800144e:	8341      	strh	r1, [r0, #26]
 8001450:	4770      	bx	lr
	...

08001454 <HAL_I2CEx_EnableFastModePlus>:
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <HAL_I2CEx_EnableFastModePlus+0x28>)
{
 8001456:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001458:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800145c:	f042 0202 	orr.w	r2, r2, #2
 8001460:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001464:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8001468:	4a05      	ldr	r2, [pc, #20]	; (8001480 <HAL_I2CEx_EnableFastModePlus+0x2c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8001472:	6853      	ldr	r3, [r2, #4]
 8001474:	4318      	orrs	r0, r3
 8001476:	6050      	str	r0, [r2, #4]
}
 8001478:	b002      	add	sp, #8
 800147a:	4770      	bx	lr
 800147c:	58024400 	.word	0x58024400
 8001480:	58000400 	.word	0x58000400

08001484 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001484:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8001486:	4604      	mov	r4, r0
 8001488:	b308      	cbz	r0, 80014ce <HAL_IWDG_Init+0x4a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 800148a:	6803      	ldr	r3, [r0, #0]
 800148c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001490:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001492:	f245 5255 	movw	r2, #21845	; 0x5555
 8001496:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001498:	6842      	ldr	r2, [r0, #4]
 800149a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800149c:	6882      	ldr	r2, [r0, #8]
 800149e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80014a0:	f7ff f8ee 	bl	8000680 <HAL_GetTick>
 80014a4:	4605      	mov	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 80014a6:	6823      	ldr	r3, [r4, #0]
 80014a8:	68d8      	ldr	r0, [r3, #12]
 80014aa:	b928      	cbnz	r0, 80014b8 <HAL_IWDG_Init+0x34>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 80014ac:	6919      	ldr	r1, [r3, #16]
 80014ae:	68e2      	ldr	r2, [r4, #12]
 80014b0:	4291      	cmp	r1, r2
 80014b2:	d008      	beq.n	80014c6 <HAL_IWDG_Init+0x42>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80014b8:	f7ff f8e2 	bl	8000680 <HAL_GetTick>
 80014bc:	1b40      	subs	r0, r0, r5
 80014be:	2830      	cmp	r0, #48	; 0x30
 80014c0:	d9f1      	bls.n	80014a6 <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 80014c2:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 80014c4:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80014c6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80014ce:	2001      	movs	r0, #1
 80014d0:	bd38      	pop	{r3, r4, r5, pc}

080014d2 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80014d2:	6803      	ldr	r3, [r0, #0]
 80014d4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 80014d8:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80014da:	601a      	str	r2, [r3, #0]
}
 80014dc:	4770      	bx	lr
	...

080014e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014e2:	6803      	ldr	r3, [r0, #0]
{
 80014e4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014e6:	07d8      	lsls	r0, r3, #31
 80014e8:	d45c      	bmi.n	80015a4 <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ea:	682b      	ldr	r3, [r5, #0]
 80014ec:	0799      	lsls	r1, r3, #30
 80014ee:	f100 80af 	bmi.w	8001650 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80014f2:	682b      	ldr	r3, [r5, #0]
 80014f4:	06d9      	lsls	r1, r3, #27
 80014f6:	d525      	bpl.n	8001544 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80014f8:	4bac      	ldr	r3, [pc, #688]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001500:	2a08      	cmp	r2, #8
 8001502:	d00b      	beq.n	800151c <HAL_RCC_OscConfig+0x3c>
 8001504:	691a      	ldr	r2, [r3, #16]
 8001506:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800150a:	2a18      	cmp	r2, #24
 800150c:	f040 80f7 	bne.w	80016fe <HAL_RCC_OscConfig+0x21e>
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	f003 0303 	and.w	r3, r3, #3
 8001516:	2b01      	cmp	r3, #1
 8001518:	f040 80f1 	bne.w	80016fe <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800151c:	4ba3      	ldr	r3, [pc, #652]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	05d2      	lsls	r2, r2, #23
 8001522:	d502      	bpl.n	800152a <HAL_RCC_OscConfig+0x4a>
 8001524:	69ea      	ldr	r2, [r5, #28]
 8001526:	2a80      	cmp	r2, #128	; 0x80
 8001528:	d153      	bne.n	80015d2 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800152a:	6858      	ldr	r0, [r3, #4]
 800152c:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8001530:	fa92 f2a2 	rbit	r2, r2
 8001534:	fab2 f182 	clz	r1, r2
 8001538:	6a2a      	ldr	r2, [r5, #32]
 800153a:	408a      	lsls	r2, r1
 800153c:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 8001540:	430a      	orrs	r2, r1
 8001542:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001544:	682b      	ldr	r3, [r5, #0]
 8001546:	0719      	lsls	r1, r3, #28
 8001548:	f100 810b 	bmi.w	8001762 <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800154c:	682b      	ldr	r3, [r5, #0]
 800154e:	069a      	lsls	r2, r3, #26
 8001550:	f100 8130 	bmi.w	80017b4 <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001554:	682b      	ldr	r3, [r5, #0]
 8001556:	075c      	lsls	r4, r3, #29
 8001558:	d51e      	bpl.n	8001598 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800155a:	4c95      	ldr	r4, [pc, #596]	; (80017b0 <HAL_RCC_OscConfig+0x2d0>)
 800155c:	6823      	ldr	r3, [r4, #0]
 800155e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001562:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001564:	f7ff f88c 	bl	8000680 <HAL_GetTick>
 8001568:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	05da      	lsls	r2, r3, #23
 800156e:	f140 8146 	bpl.w	80017fe <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001572:	68ab      	ldr	r3, [r5, #8]
 8001574:	4c8d      	ldr	r4, [pc, #564]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 8001576:	2b01      	cmp	r3, #1
 8001578:	f040 8148 	bne.w	800180c <HAL_RCC_OscConfig+0x32c>
 800157c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001584:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001588:	f7ff f87a 	bl	8000680 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158c:	4e87      	ldr	r6, [pc, #540]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 800158e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001590:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001592:	079b      	lsls	r3, r3, #30
 8001594:	f140 8160 	bpl.w	8001858 <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001598:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800159a:	2a00      	cmp	r2, #0
 800159c:	f040 8163 	bne.w	8001866 <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80015a0:	2000      	movs	r0, #0
 80015a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80015a4:	4b81      	ldr	r3, [pc, #516]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 80015a6:	691a      	ldr	r2, [r3, #16]
 80015a8:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80015ac:	2a10      	cmp	r2, #16
 80015ae:	d009      	beq.n	80015c4 <HAL_RCC_OscConfig+0xe4>
 80015b0:	691a      	ldr	r2, [r3, #16]
 80015b2:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80015b6:	2a18      	cmp	r2, #24
 80015b8:	d10d      	bne.n	80015d6 <HAL_RCC_OscConfig+0xf6>
 80015ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d108      	bne.n	80015d6 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c4:	4b79      	ldr	r3, [pc, #484]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	039a      	lsls	r2, r3, #14
 80015ca:	d58e      	bpl.n	80014ea <HAL_RCC_OscConfig+0xa>
 80015cc:	686b      	ldr	r3, [r5, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d18b      	bne.n	80014ea <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 80015d2:	2001      	movs	r0, #1
 80015d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015d6:	686b      	ldr	r3, [r5, #4]
 80015d8:	4c74      	ldr	r4, [pc, #464]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 80015da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015de:	d112      	bne.n	8001606 <HAL_RCC_OscConfig+0x126>
 80015e0:	6823      	ldr	r3, [r4, #0]
 80015e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015e8:	f7ff f84a 	bl	8000680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ec:	4c6f      	ldr	r4, [pc, #444]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 80015ee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f0:	6823      	ldr	r3, [r4, #0]
 80015f2:	039b      	lsls	r3, r3, #14
 80015f4:	f53f af79 	bmi.w	80014ea <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015f8:	f7ff f842 	bl	8000680 <HAL_GetTick>
 80015fc:	1b80      	subs	r0, r0, r6
 80015fe:	2864      	cmp	r0, #100	; 0x64
 8001600:	d9f6      	bls.n	80015f0 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8001602:	2003      	movs	r0, #3
 8001604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001606:	b9a3      	cbnz	r3, 8001632 <HAL_RCC_OscConfig+0x152>
 8001608:	6823      	ldr	r3, [r4, #0]
 800160a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800160e:	6023      	str	r3, [r4, #0]
 8001610:	6823      	ldr	r3, [r4, #0]
 8001612:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001616:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001618:	f7ff f832 	bl	8000680 <HAL_GetTick>
 800161c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800161e:	6823      	ldr	r3, [r4, #0]
 8001620:	039f      	lsls	r7, r3, #14
 8001622:	f57f af62 	bpl.w	80014ea <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001626:	f7ff f82b 	bl	8000680 <HAL_GetTick>
 800162a:	1b80      	subs	r0, r0, r6
 800162c:	2864      	cmp	r0, #100	; 0x64
 800162e:	d9f6      	bls.n	800161e <HAL_RCC_OscConfig+0x13e>
 8001630:	e7e7      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001632:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	d103      	bne.n	8001642 <HAL_RCC_OscConfig+0x162>
 800163a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800163e:	6023      	str	r3, [r4, #0]
 8001640:	e7ce      	b.n	80015e0 <HAL_RCC_OscConfig+0x100>
 8001642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001646:	6023      	str	r3, [r4, #0]
 8001648:	6823      	ldr	r3, [r4, #0]
 800164a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800164e:	e7ca      	b.n	80015e6 <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001650:	4b56      	ldr	r3, [pc, #344]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 8001652:	68e9      	ldr	r1, [r5, #12]
 8001654:	691a      	ldr	r2, [r3, #16]
 8001656:	f012 0f38 	tst.w	r2, #56	; 0x38
 800165a:	d007      	beq.n	800166c <HAL_RCC_OscConfig+0x18c>
 800165c:	691a      	ldr	r2, [r3, #16]
 800165e:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001662:	2a18      	cmp	r2, #24
 8001664:	d128      	bne.n	80016b8 <HAL_RCC_OscConfig+0x1d8>
 8001666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001668:	079c      	lsls	r4, r3, #30
 800166a:	d125      	bne.n	80016b8 <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800166c:	4a4f      	ldr	r2, [pc, #316]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 800166e:	6813      	ldr	r3, [r2, #0]
 8001670:	0758      	lsls	r0, r3, #29
 8001672:	d501      	bpl.n	8001678 <HAL_RCC_OscConfig+0x198>
 8001674:	2900      	cmp	r1, #0
 8001676:	d0ac      	beq.n	80015d2 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001678:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800167a:	4c4c      	ldr	r4, [pc, #304]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800167c:	f023 0319 	bic.w	r3, r3, #25
 8001680:	430b      	orrs	r3, r1
 8001682:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001684:	f7fe fffc 	bl	8000680 <HAL_GetTick>
 8001688:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168a:	6823      	ldr	r3, [r4, #0]
 800168c:	075b      	lsls	r3, r3, #29
 800168e:	d50d      	bpl.n	80016ac <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001690:	6861      	ldr	r1, [r4, #4]
 8001692:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8001696:	fa93 f3a3 	rbit	r3, r3
 800169a:	fab3 f283 	clz	r2, r3
 800169e:	692b      	ldr	r3, [r5, #16]
 80016a0:	4093      	lsls	r3, r2
 80016a2:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 80016a6:	4313      	orrs	r3, r2
 80016a8:	6063      	str	r3, [r4, #4]
 80016aa:	e722      	b.n	80014f2 <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ac:	f7fe ffe8 	bl	8000680 <HAL_GetTick>
 80016b0:	1b80      	subs	r0, r0, r6
 80016b2:	2802      	cmp	r0, #2
 80016b4:	d9e9      	bls.n	800168a <HAL_RCC_OscConfig+0x1aa>
 80016b6:	e7a4      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
 80016b8:	4c3c      	ldr	r4, [pc, #240]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80016ba:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016bc:	b179      	cbz	r1, 80016de <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80016be:	f023 0319 	bic.w	r3, r3, #25
 80016c2:	430b      	orrs	r3, r1
 80016c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016c6:	f7fe ffdb 	bl	8000680 <HAL_GetTick>
 80016ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	075f      	lsls	r7, r3, #29
 80016d0:	d4de      	bmi.n	8001690 <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d2:	f7fe ffd5 	bl	8000680 <HAL_GetTick>
 80016d6:	1b80      	subs	r0, r0, r6
 80016d8:	2802      	cmp	r0, #2
 80016da:	d9f7      	bls.n	80016cc <HAL_RCC_OscConfig+0x1ec>
 80016dc:	e791      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 80016de:	f023 0301 	bic.w	r3, r3, #1
 80016e2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016e4:	f7fe ffcc 	bl	8000680 <HAL_GetTick>
 80016e8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	0758      	lsls	r0, r3, #29
 80016ee:	f57f af00 	bpl.w	80014f2 <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016f2:	f7fe ffc5 	bl	8000680 <HAL_GetTick>
 80016f6:	1b80      	subs	r0, r0, r6
 80016f8:	2802      	cmp	r0, #2
 80016fa:	d9f6      	bls.n	80016ea <HAL_RCC_OscConfig+0x20a>
 80016fc:	e781      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80016fe:	69eb      	ldr	r3, [r5, #28]
 8001700:	4c2a      	ldr	r4, [pc, #168]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 8001702:	b1eb      	cbz	r3, 8001740 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800170a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800170c:	f7fe ffb8 	bl	8000680 <HAL_GetTick>
 8001710:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001712:	6823      	ldr	r3, [r4, #0]
 8001714:	05df      	lsls	r7, r3, #23
 8001716:	d50d      	bpl.n	8001734 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001718:	6861      	ldr	r1, [r4, #4]
 800171a:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 800171e:	fa93 f3a3 	rbit	r3, r3
 8001722:	fab3 f283 	clz	r2, r3
 8001726:	6a2b      	ldr	r3, [r5, #32]
 8001728:	4093      	lsls	r3, r2
 800172a:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 800172e:	4313      	orrs	r3, r2
 8001730:	6063      	str	r3, [r4, #4]
 8001732:	e707      	b.n	8001544 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001734:	f7fe ffa4 	bl	8000680 <HAL_GetTick>
 8001738:	1b80      	subs	r0, r0, r6
 800173a:	2802      	cmp	r0, #2
 800173c:	d9e9      	bls.n	8001712 <HAL_RCC_OscConfig+0x232>
 800173e:	e760      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 8001740:	6823      	ldr	r3, [r4, #0]
 8001742:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001746:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001748:	f7fe ff9a 	bl	8000680 <HAL_GetTick>
 800174c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 800174e:	6823      	ldr	r3, [r4, #0]
 8001750:	05d8      	lsls	r0, r3, #23
 8001752:	f57f aef7 	bpl.w	8001544 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001756:	f7fe ff93 	bl	8000680 <HAL_GetTick>
 800175a:	1b80      	subs	r0, r0, r6
 800175c:	2802      	cmp	r0, #2
 800175e:	d9f6      	bls.n	800174e <HAL_RCC_OscConfig+0x26e>
 8001760:	e74f      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001762:	696b      	ldr	r3, [r5, #20]
 8001764:	4c11      	ldr	r4, [pc, #68]	; (80017ac <HAL_RCC_OscConfig+0x2cc>)
 8001766:	b183      	cbz	r3, 800178a <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8001768:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001770:	f7fe ff86 	bl	8000680 <HAL_GetTick>
 8001774:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001776:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001778:	079b      	lsls	r3, r3, #30
 800177a:	f53f aee7 	bmi.w	800154c <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800177e:	f7fe ff7f 	bl	8000680 <HAL_GetTick>
 8001782:	1b80      	subs	r0, r0, r6
 8001784:	2802      	cmp	r0, #2
 8001786:	d9f6      	bls.n	8001776 <HAL_RCC_OscConfig+0x296>
 8001788:	e73b      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 800178a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800178c:	f023 0301 	bic.w	r3, r3, #1
 8001790:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001792:	f7fe ff75 	bl	8000680 <HAL_GetTick>
 8001796:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001798:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800179a:	079f      	lsls	r7, r3, #30
 800179c:	f57f aed6 	bpl.w	800154c <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a0:	f7fe ff6e 	bl	8000680 <HAL_GetTick>
 80017a4:	1b80      	subs	r0, r0, r6
 80017a6:	2802      	cmp	r0, #2
 80017a8:	d9f6      	bls.n	8001798 <HAL_RCC_OscConfig+0x2b8>
 80017aa:	e72a      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
 80017ac:	58024400 	.word	0x58024400
 80017b0:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80017b4:	69ab      	ldr	r3, [r5, #24]
 80017b6:	4c6e      	ldr	r4, [pc, #440]	; (8001970 <HAL_RCC_OscConfig+0x490>)
 80017b8:	b183      	cbz	r3, 80017dc <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 80017ba:	6823      	ldr	r3, [r4, #0]
 80017bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017c0:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80017c2:	f7fe ff5d 	bl	8000680 <HAL_GetTick>
 80017c6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80017c8:	6823      	ldr	r3, [r4, #0]
 80017ca:	0498      	lsls	r0, r3, #18
 80017cc:	f53f aec2 	bmi.w	8001554 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80017d0:	f7fe ff56 	bl	8000680 <HAL_GetTick>
 80017d4:	1b80      	subs	r0, r0, r6
 80017d6:	2802      	cmp	r0, #2
 80017d8:	d9f6      	bls.n	80017c8 <HAL_RCC_OscConfig+0x2e8>
 80017da:	e712      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 80017dc:	6823      	ldr	r3, [r4, #0]
 80017de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80017e2:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80017e4:	f7fe ff4c 	bl	8000680 <HAL_GetTick>
 80017e8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	0499      	lsls	r1, r3, #18
 80017ee:	f57f aeb1 	bpl.w	8001554 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80017f2:	f7fe ff45 	bl	8000680 <HAL_GetTick>
 80017f6:	1b80      	subs	r0, r0, r6
 80017f8:	2802      	cmp	r0, #2
 80017fa:	d9f6      	bls.n	80017ea <HAL_RCC_OscConfig+0x30a>
 80017fc:	e701      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80017fe:	f7fe ff3f 	bl	8000680 <HAL_GetTick>
 8001802:	1b80      	subs	r0, r0, r6
 8001804:	2864      	cmp	r0, #100	; 0x64
 8001806:	f67f aeb0 	bls.w	800156a <HAL_RCC_OscConfig+0x8a>
 800180a:	e6fa      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800180c:	b9b3      	cbnz	r3, 800183c <HAL_RCC_OscConfig+0x35c>
 800180e:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001810:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	6723      	str	r3, [r4, #112]	; 0x70
 800181a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800181c:	f023 0304 	bic.w	r3, r3, #4
 8001820:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001822:	f7fe ff2d 	bl	8000680 <HAL_GetTick>
 8001826:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001828:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800182a:	0798      	lsls	r0, r3, #30
 800182c:	f57f aeb4 	bpl.w	8001598 <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001830:	f7fe ff26 	bl	8000680 <HAL_GetTick>
 8001834:	1b80      	subs	r0, r0, r6
 8001836:	42b8      	cmp	r0, r7
 8001838:	d9f6      	bls.n	8001828 <HAL_RCC_OscConfig+0x348>
 800183a:	e6e2      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800183c:	2b05      	cmp	r3, #5
 800183e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001840:	d103      	bne.n	800184a <HAL_RCC_OscConfig+0x36a>
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	6723      	str	r3, [r4, #112]	; 0x70
 8001848:	e698      	b.n	800157c <HAL_RCC_OscConfig+0x9c>
 800184a:	f023 0301 	bic.w	r3, r3, #1
 800184e:	6723      	str	r3, [r4, #112]	; 0x70
 8001850:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001852:	f023 0304 	bic.w	r3, r3, #4
 8001856:	e694      	b.n	8001582 <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001858:	f7fe ff12 	bl	8000680 <HAL_GetTick>
 800185c:	1bc0      	subs	r0, r0, r7
 800185e:	42a0      	cmp	r0, r4
 8001860:	f67f ae96 	bls.w	8001590 <HAL_RCC_OscConfig+0xb0>
 8001864:	e6cd      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001866:	4c42      	ldr	r4, [pc, #264]	; (8001970 <HAL_RCC_OscConfig+0x490>)
 8001868:	6923      	ldr	r3, [r4, #16]
 800186a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800186e:	2b18      	cmp	r3, #24
 8001870:	f43f aeaf 	beq.w	80015d2 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8001874:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001876:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001878:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800187c:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800187e:	d169      	bne.n	8001954 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 8001880:	f7fe fefe 	bl	8000680 <HAL_GetTick>
 8001884:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001886:	6823      	ldr	r3, [r4, #0]
 8001888:	0199      	lsls	r1, r3, #6
 800188a:	d45d      	bmi.n	8001948 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800188e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001890:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8001894:	f023 0303 	bic.w	r3, r3, #3
 8001898:	4313      	orrs	r3, r2
 800189a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800189c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80018a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80018a2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80018a4:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80018a6:	3b01      	subs	r3, #1
 80018a8:	3a01      	subs	r2, #1
 80018aa:	025b      	lsls	r3, r3, #9
 80018ac:	0412      	lsls	r2, r2, #16
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80018b4:	4313      	orrs	r3, r2
 80018b6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80018b8:	3a01      	subs	r2, #1
 80018ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018be:	4313      	orrs	r3, r2
 80018c0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80018c2:	3a01      	subs	r2, #1
 80018c4:	0612      	lsls	r2, r2, #24
 80018c6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80018ca:	4313      	orrs	r3, r2
 80018cc:	6323      	str	r3, [r4, #48]	; 0x30
 80018ce:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80018d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80018d4:	fa93 f3a3 	rbit	r3, r3
 80018d8:	fab3 f183 	clz	r1, r3
 80018dc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80018e0:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80018e2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80018e6:	408b      	lsls	r3, r1
 80018e8:	4313      	orrs	r3, r2
 80018ea:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80018ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80018ee:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80018f0:	f023 030c 	bic.w	r3, r3, #12
 80018f4:	4313      	orrs	r3, r2
 80018f6:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80018f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80018fa:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 80018fc:	f023 0302 	bic.w	r3, r3, #2
 8001900:	4313      	orrs	r3, r2
 8001902:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001904:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800190a:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800190c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800190e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001912:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001914:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001916:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800191a:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800191c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8001924:	6823      	ldr	r3, [r4, #0]
 8001926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800192a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800192c:	f7fe fea8 	bl	8000680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001930:	4c0f      	ldr	r4, [pc, #60]	; (8001970 <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 8001932:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001934:	6823      	ldr	r3, [r4, #0]
 8001936:	019a      	lsls	r2, r3, #6
 8001938:	f53f ae32 	bmi.w	80015a0 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193c:	f7fe fea0 	bl	8000680 <HAL_GetTick>
 8001940:	1b40      	subs	r0, r0, r5
 8001942:	2802      	cmp	r0, #2
 8001944:	d9f6      	bls.n	8001934 <HAL_RCC_OscConfig+0x454>
 8001946:	e65c      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001948:	f7fe fe9a 	bl	8000680 <HAL_GetTick>
 800194c:	1b80      	subs	r0, r0, r6
 800194e:	2802      	cmp	r0, #2
 8001950:	d999      	bls.n	8001886 <HAL_RCC_OscConfig+0x3a6>
 8001952:	e656      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8001954:	f7fe fe94 	bl	8000680 <HAL_GetTick>
 8001958:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800195a:	6823      	ldr	r3, [r4, #0]
 800195c:	019b      	lsls	r3, r3, #6
 800195e:	f57f ae1f 	bpl.w	80015a0 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001962:	f7fe fe8d 	bl	8000680 <HAL_GetTick>
 8001966:	1b40      	subs	r0, r0, r5
 8001968:	2802      	cmp	r0, #2
 800196a:	d9f6      	bls.n	800195a <HAL_RCC_OscConfig+0x47a>
 800196c:	e649      	b.n	8001602 <HAL_RCC_OscConfig+0x122>
 800196e:	bf00      	nop
 8001970:	58024400 	.word	0x58024400

08001974 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001974:	4b48      	ldr	r3, [pc, #288]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x124>)
 8001976:	691a      	ldr	r2, [r3, #16]
 8001978:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800197c:	2a10      	cmp	r2, #16
{
 800197e:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001980:	d00e      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0x2c>
 8001982:	2a18      	cmp	r2, #24
 8001984:	d00e      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x30>
 8001986:	2a00      	cmp	r2, #0
 8001988:	f040 8084 	bne.w	8001a94 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	4843      	ldr	r0, [pc, #268]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x128>)
 8001990:	f012 0f20 	tst.w	r2, #32
 8001994:	d07f      	beq.n	8001a96 <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800199c:	40d8      	lsrs	r0, r3
 800199e:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80019a0:	483f      	ldr	r0, [pc, #252]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80019a2:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80019a4:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80019a6:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80019a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80019aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80019ac:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80019b0:	f001 0101 	and.w	r1, r1, #1
 80019b4:	eddf 5a3b 	vldr	s11, [pc, #236]	; 8001aa4 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80019b8:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80019bc:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80019be:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80019c2:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 80019c6:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80019c8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80019cc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 80019d0:	d002      	beq.n	80019d8 <HAL_RCC_GetSysClockFreq+0x64>
 80019d2:	d30e      	bcc.n	80019f2 <HAL_RCC_GetSysClockFreq+0x7e>
 80019d4:	2a02      	cmp	r2, #2
 80019d6:	d04c      	beq.n	8001a72 <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a33      	ldr	r2, [pc, #204]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x134>)
 80019dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019e0:	ee07 3a10 	vmov	s14, r3
 80019e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80019e8:	eea6 7a25 	vfma.f32	s14, s12, s11
 80019ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019f0:	e04b      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	f012 0f20 	tst.w	r2, #32
 80019f8:	4a28      	ldr	r2, [pc, #160]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x128>)
 80019fa:	d026      	beq.n	8001a4a <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80019fc:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80019fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001a00:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001a08:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001a0a:	fbb2 f2f0 	udiv	r2, r2, r0
 8001a0e:	ee07 2a10 	vmov	s14, r2
 8001a12:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001a16:	ee07 3a10 	vmov	s14, r3
 8001a1a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001a1e:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001a22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a26:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x124>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001a32:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 8001a34:	ee07 3a10 	vmov	s14, r3
 8001a38:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001a3c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a40:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001a44:	ee17 0a90 	vmov	r0, s15
 8001a48:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a50:	ee07 3a10 	vmov	s14, r3
 8001a54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001a58:	fbb2 f3f0 	udiv	r3, r2, r0
 8001a5c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001a60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a64:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001a68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a70:	e7db      	b.n	8001a2a <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a74:	4a0a      	ldr	r2, [pc, #40]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a7a:	ee07 3a10 	vmov	s14, r3
 8001a7e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001a82:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001a86:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001a8a:	fbb2 f2f0 	udiv	r2, r2, r0
 8001a8e:	ee07 2a90 	vmov	s15, r2
 8001a92:	e7e9      	b.n	8001a68 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 8001a94:	4804      	ldr	r0, [pc, #16]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8001a96:	bd10      	pop	{r4, pc}
 8001a98:	58024400 	.word	0x58024400
 8001a9c:	03d09000 	.word	0x03d09000
 8001aa0:	01312d00 	.word	0x01312d00
 8001aa4:	39000000 	.word	0x39000000
 8001aa8:	003d0900 	.word	0x003d0900

08001aac <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001aac:	4a68      	ldr	r2, [pc, #416]	; (8001c50 <HAL_RCC_ClockConfig+0x1a4>)
 8001aae:	6813      	ldr	r3, [r2, #0]
 8001ab0:	f003 0307 	and.w	r3, r3, #7
 8001ab4:	428b      	cmp	r3, r1
{
 8001ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001aba:	4604      	mov	r4, r0
 8001abc:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001abe:	d342      	bcc.n	8001b46 <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac0:	6822      	ldr	r2, [r4, #0]
 8001ac2:	0797      	lsls	r7, r2, #30
 8001ac4:	d44c      	bmi.n	8001b60 <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ac6:	07d6      	lsls	r6, r2, #31
 8001ac8:	d452      	bmi.n	8001b70 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001aca:	4a61      	ldr	r2, [pc, #388]	; (8001c50 <HAL_RCC_ClockConfig+0x1a4>)
 8001acc:	6813      	ldr	r3, [r2, #0]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	429d      	cmp	r5, r3
 8001ad4:	f0c0 80a8 	bcc.w	8001c28 <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001ad8:	6822      	ldr	r2, [r4, #0]
 8001ada:	0755      	lsls	r5, r2, #29
 8001adc:	f100 80af 	bmi.w	8001c3e <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae0:	0710      	lsls	r0, r2, #28
 8001ae2:	d506      	bpl.n	8001af2 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001ae4:	495b      	ldr	r1, [pc, #364]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001ae6:	6960      	ldr	r0, [r4, #20]
 8001ae8:	69cb      	ldr	r3, [r1, #28]
 8001aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001aee:	4303      	orrs	r3, r0
 8001af0:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001af2:	06d1      	lsls	r1, r2, #27
 8001af4:	d506      	bpl.n	8001b04 <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001af6:	4957      	ldr	r1, [pc, #348]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001af8:	69a0      	ldr	r0, [r4, #24]
 8001afa:	69cb      	ldr	r3, [r1, #28]
 8001afc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b00:	4303      	orrs	r3, r0
 8001b02:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001b04:	0693      	lsls	r3, r2, #26
 8001b06:	d506      	bpl.n	8001b16 <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001b08:	4a52      	ldr	r2, [pc, #328]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001b0a:	69e1      	ldr	r1, [r4, #28]
 8001b0c:	6a13      	ldr	r3, [r2, #32]
 8001b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b12:	430b      	orrs	r3, r1
 8001b14:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8001b16:	f7ff ff2d 	bl	8001974 <HAL_RCC_GetSysClockFreq>
 8001b1a:	4b4e      	ldr	r3, [pc, #312]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001b1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	fa92 f2a2 	rbit	r2, r2
 8001b26:	fab2 f282 	clz	r2, r2
 8001b2a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001b2e:	40d3      	lsrs	r3, r2
 8001b30:	4a49      	ldr	r2, [pc, #292]	; (8001c58 <HAL_RCC_ClockConfig+0x1ac>)
 8001b32:	5cd3      	ldrb	r3, [r2, r3]
 8001b34:	40d8      	lsrs	r0, r3
 8001b36:	4b49      	ldr	r3, [pc, #292]	; (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001b38:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b3a:	200f      	movs	r0, #15
 8001b3c:	f7fe fd60 	bl	8000600 <HAL_InitTick>
  return HAL_OK;
 8001b40:	2000      	movs	r0, #0
}
 8001b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b46:	6813      	ldr	r3, [r2, #0]
 8001b48:	f023 0307 	bic.w	r3, r3, #7
 8001b4c:	430b      	orrs	r3, r1
 8001b4e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b50:	6813      	ldr	r3, [r2, #0]
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	4299      	cmp	r1, r3
 8001b58:	d0b2      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001b5a:	2001      	movs	r0, #1
 8001b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b60:	493c      	ldr	r1, [pc, #240]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001b62:	68e0      	ldr	r0, [r4, #12]
 8001b64:	698b      	ldr	r3, [r1, #24]
 8001b66:	f023 030f 	bic.w	r3, r3, #15
 8001b6a:	4303      	orrs	r3, r0
 8001b6c:	618b      	str	r3, [r1, #24]
 8001b6e:	e7aa      	b.n	8001ac6 <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001b70:	4b38      	ldr	r3, [pc, #224]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001b72:	68a1      	ldr	r1, [r4, #8]
 8001b74:	699a      	ldr	r2, [r3, #24]
 8001b76:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b7e:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b80:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b82:	2902      	cmp	r1, #2
 8001b84:	d11d      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b86:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8a:	d0e6      	beq.n	8001b5a <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b8c:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b8e:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001b92:	4f30      	ldr	r7, [pc, #192]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b94:	f022 0207 	bic.w	r2, r2, #7
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8001b9c:	f7fe fd70 	bl	8000680 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba0:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 8001ba2:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d119      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bae:	2b10      	cmp	r3, #16
 8001bb0:	d08b      	beq.n	8001aca <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb2:	f7fe fd65 	bl	8000680 <HAL_GetTick>
 8001bb6:	1b80      	subs	r0, r0, r6
 8001bb8:	4540      	cmp	r0, r8
 8001bba:	d9f5      	bls.n	8001ba8 <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 8001bbc:	2003      	movs	r0, #3
 8001bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bc2:	2903      	cmp	r1, #3
 8001bc4:	d102      	bne.n	8001bcc <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001bca:	e7de      	b.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001bcc:	2901      	cmp	r1, #1
 8001bce:	d102      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001bd0:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001bd4:	e7d9      	b.n	8001b8a <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd6:	f012 0f04 	tst.w	r2, #4
 8001bda:	e7d6      	b.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bdc:	2b03      	cmp	r3, #3
 8001bde:	d10b      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001be6:	2b18      	cmp	r3, #24
 8001be8:	f43f af6f 	beq.w	8001aca <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bec:	f7fe fd48 	bl	8000680 <HAL_GetTick>
 8001bf0:	1b80      	subs	r0, r0, r6
 8001bf2:	4540      	cmp	r0, r8
 8001bf4:	d9f4      	bls.n	8001be0 <HAL_RCC_ClockConfig+0x134>
 8001bf6:	e7e1      	b.n	8001bbc <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d110      	bne.n	8001c1e <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c02:	2b08      	cmp	r3, #8
 8001c04:	f43f af61 	beq.w	8001aca <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c08:	f7fe fd3a 	bl	8000680 <HAL_GetTick>
 8001c0c:	1b80      	subs	r0, r0, r6
 8001c0e:	4540      	cmp	r0, r8
 8001c10:	d9f4      	bls.n	8001bfc <HAL_RCC_ClockConfig+0x150>
 8001c12:	e7d3      	b.n	8001bbc <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c14:	f7fe fd34 	bl	8000680 <HAL_GetTick>
 8001c18:	1b80      	subs	r0, r0, r6
 8001c1a:	4540      	cmp	r0, r8
 8001c1c:	d8ce      	bhi.n	8001bbc <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	f013 0f38 	tst.w	r3, #56	; 0x38
 8001c24:	d1f6      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x168>
 8001c26:	e750      	b.n	8001aca <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c28:	6813      	ldr	r3, [r2, #0]
 8001c2a:	f023 0307 	bic.w	r3, r3, #7
 8001c2e:	432b      	orrs	r3, r5
 8001c30:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c32:	6813      	ldr	r3, [r2, #0]
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	429d      	cmp	r5, r3
 8001c3a:	d18e      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xae>
 8001c3c:	e74c      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001c3e:	4905      	ldr	r1, [pc, #20]	; (8001c54 <HAL_RCC_ClockConfig+0x1a8>)
 8001c40:	6920      	ldr	r0, [r4, #16]
 8001c42:	698b      	ldr	r3, [r1, #24]
 8001c44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c48:	4303      	orrs	r3, r0
 8001c4a:	618b      	str	r3, [r1, #24]
 8001c4c:	e748      	b.n	8001ae0 <HAL_RCC_ClockConfig+0x34>
 8001c4e:	bf00      	nop
 8001c50:	52002000 	.word	0x52002000
 8001c54:	58024400 	.word	0x58024400
 8001c58:	080061eb 	.word	0x080061eb
 8001c5c:	20000048 	.word	0x20000048

08001c60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c60:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 8001c62:	f000 fed5 	bl	8002a10 <HAL_RCCEx_GetD1SysClockFreq>
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <HAL_RCC_GetHCLKFreq+0x28>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	fa92 f2a2 	rbit	r2, r2
 8001c70:	fab2 f282 	clz	r2, r2
 8001c74:	f003 030f 	and.w	r3, r3, #15
 8001c78:	40d3      	lsrs	r3, r2
 8001c7a:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <HAL_RCC_GetHCLKFreq+0x2c>)
 8001c7c:	5cd3      	ldrb	r3, [r2, r3]
 8001c7e:	40d8      	lsrs	r0, r3
 8001c80:	4b03      	ldr	r3, [pc, #12]	; (8001c90 <HAL_RCC_GetHCLKFreq+0x30>)
 8001c82:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8001c84:	bd08      	pop	{r3, pc}
 8001c86:	bf00      	nop
 8001c88:	58024400 	.word	0x58024400
 8001c8c:	080061eb 	.word	0x080061eb
 8001c90:	2000004c 	.word	0x2000004c

08001c94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c94:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 8001c96:	f7ff ffe3 	bl	8001c60 <HAL_RCC_GetHCLKFreq>
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c9c:	2210      	movs	r2, #16
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	fa92 f2a2 	rbit	r2, r2
 8001ca4:	fab2 f282 	clz	r2, r2
 8001ca8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001cac:	40d3      	lsrs	r3, r2
 8001cae:	4a03      	ldr	r2, [pc, #12]	; (8001cbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cb0:	5cd3      	ldrb	r3, [r2, r3]
}
 8001cb2:	40d8      	lsrs	r0, r3
 8001cb4:	bd08      	pop	{r3, pc}
 8001cb6:	bf00      	nop
 8001cb8:	58024400 	.word	0x58024400
 8001cbc:	080061eb 	.word	0x080061eb

08001cc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cc0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8001cc2:	f7ff ffcd 	bl	8001c60 <HAL_RCC_GetHCLKFreq>
 8001cc6:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	fa92 f2a2 	rbit	r2, r2
 8001cd2:	fab2 f282 	clz	r2, r2
 8001cd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001cda:	40d3      	lsrs	r3, r2
 8001cdc:	4a02      	ldr	r2, [pc, #8]	; (8001ce8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001cde:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ce0:	40d8      	lsrs	r0, r3
 8001ce2:	bd08      	pop	{r3, pc}
 8001ce4:	58024400 	.word	0x58024400
 8001ce8:	080061eb 	.word	0x080061eb

08001cec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001cee:	4c31      	ldr	r4, [pc, #196]	; (8001db4 <RCCEx_PLL2_Config+0xc8>)
{
 8001cf0:	4606      	mov	r6, r0
 8001cf2:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001cf4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	2b03      	cmp	r3, #3
 8001cfc:	d058      	beq.n	8001db0 <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8001cfe:	6823      	ldr	r3, [r4, #0]
 8001d00:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001d04:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d06:	f7fe fcbb 	bl	8000680 <HAL_GetTick>
 8001d0a:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001d0c:	6823      	ldr	r3, [r4, #0]
 8001d0e:	011a      	lsls	r2, r3, #4
 8001d10:	d43a      	bmi.n	8001d88 <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8001d12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d14:	6832      	ldr	r2, [r6, #0]
 8001d16:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001d1a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001d1e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001d20:	68b3      	ldr	r3, [r6, #8]
 8001d22:	68f2      	ldr	r2, [r6, #12]
 8001d24:	3b01      	subs	r3, #1
 8001d26:	3a01      	subs	r2, #1
 8001d28:	025b      	lsls	r3, r3, #9
 8001d2a:	0412      	lsls	r2, r2, #16
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001d32:	4313      	orrs	r3, r2
 8001d34:	6872      	ldr	r2, [r6, #4]
 8001d36:	3a01      	subs	r2, #1
 8001d38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	6932      	ldr	r2, [r6, #16]
 8001d40:	3a01      	subs	r2, #1
 8001d42:	0612      	lsls	r2, r2, #24
 8001d44:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8001d4c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d4e:	6972      	ldr	r2, [r6, #20]
 8001d50:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001d54:	4313      	orrs	r3, r2
 8001d56:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8001d58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d5a:	69b2      	ldr	r2, [r6, #24]
 8001d5c:	f023 0320 	bic.w	r3, r3, #32
 8001d60:	4313      	orrs	r3, r2
 8001d62:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001d64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001d66:	b9b5      	cbnz	r5, 8001d96 <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001d68:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001d6c:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8001d6e:	4c11      	ldr	r4, [pc, #68]	; (8001db4 <RCCEx_PLL2_Config+0xc8>)
 8001d70:	6823      	ldr	r3, [r4, #0]
 8001d72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d76:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d78:	f7fe fc82 	bl	8000680 <HAL_GetTick>
 8001d7c:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	d50f      	bpl.n	8001da4 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 8001d84:	2000      	movs	r0, #0
 8001d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001d88:	f7fe fc7a 	bl	8000680 <HAL_GetTick>
 8001d8c:	1bc0      	subs	r0, r0, r7
 8001d8e:	2802      	cmp	r0, #2
 8001d90:	d9bc      	bls.n	8001d0c <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001d92:	2003      	movs	r0, #3
 8001d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001d96:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8001d98:	bf0c      	ite	eq
 8001d9a:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001d9e:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001da2:	e7e3      	b.n	8001d6c <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001da4:	f7fe fc6c 	bl	8000680 <HAL_GetTick>
 8001da8:	1b40      	subs	r0, r0, r5
 8001daa:	2802      	cmp	r0, #2
 8001dac:	d9e7      	bls.n	8001d7e <RCCEx_PLL2_Config+0x92>
 8001dae:	e7f0      	b.n	8001d92 <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 8001db0:	2001      	movs	r0, #1
}
 8001db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001db4:	58024400 	.word	0x58024400

08001db8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8001db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001dba:	4c31      	ldr	r4, [pc, #196]	; (8001e80 <RCCEx_PLL3_Config+0xc8>)
{
 8001dbc:	4606      	mov	r6, r0
 8001dbe:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001dc0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d058      	beq.n	8001e7c <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8001dca:	6823      	ldr	r3, [r4, #0]
 8001dcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dd0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dd2:	f7fe fc55 	bl	8000680 <HAL_GetTick>
 8001dd6:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8001dd8:	6823      	ldr	r3, [r4, #0]
 8001dda:	009a      	lsls	r2, r3, #2
 8001ddc:	d43a      	bmi.n	8001e54 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001dde:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001de0:	6832      	ldr	r2, [r6, #0]
 8001de2:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001de6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001dea:	62a3      	str	r3, [r4, #40]	; 0x28
 8001dec:	68b3      	ldr	r3, [r6, #8]
 8001dee:	68f2      	ldr	r2, [r6, #12]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	3a01      	subs	r2, #1
 8001df4:	025b      	lsls	r3, r3, #9
 8001df6:	0412      	lsls	r2, r2, #16
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	6872      	ldr	r2, [r6, #4]
 8001e02:	3a01      	subs	r2, #1
 8001e04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	6932      	ldr	r2, [r6, #16]
 8001e0c:	3a01      	subs	r2, #1
 8001e0e:	0612      	lsls	r2, r2, #24
 8001e10:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001e14:	4313      	orrs	r3, r2
 8001e16:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001e18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001e1a:	6972      	ldr	r2, [r6, #20]
 8001e1c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001e20:	4313      	orrs	r3, r2
 8001e22:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001e24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001e26:	69b2      	ldr	r2, [r6, #24]
 8001e28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001e30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001e32:	b9b5      	cbnz	r5, 8001e62 <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001e34:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001e38:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001e3a:	4c11      	ldr	r4, [pc, #68]	; (8001e80 <RCCEx_PLL3_Config+0xc8>)
 8001e3c:	6823      	ldr	r3, [r4, #0]
 8001e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e42:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e44:	f7fe fc1c 	bl	8000680 <HAL_GetTick>
 8001e48:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8001e4a:	6823      	ldr	r3, [r4, #0]
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	d50f      	bpl.n	8001e70 <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 8001e50:	2000      	movs	r0, #0
 8001e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001e54:	f7fe fc14 	bl	8000680 <HAL_GetTick>
 8001e58:	1bc0      	subs	r0, r0, r7
 8001e5a:	2802      	cmp	r0, #2
 8001e5c:	d9bc      	bls.n	8001dd8 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8001e5e:	2003      	movs	r0, #3
 8001e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001e62:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001e64:	bf0c      	ite	eq
 8001e66:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001e6a:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8001e6e:	e7e3      	b.n	8001e38 <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001e70:	f7fe fc06 	bl	8000680 <HAL_GetTick>
 8001e74:	1b40      	subs	r0, r0, r5
 8001e76:	2802      	cmp	r0, #2
 8001e78:	d9e7      	bls.n	8001e4a <RCCEx_PLL3_Config+0x92>
 8001e7a:	e7f0      	b.n	8001e5e <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 8001e7c:	2001      	movs	r0, #1
}
 8001e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e80:	58024400 	.word	0x58024400

08001e84 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e88:	6804      	ldr	r4, [r0, #0]
{
 8001e8a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e8c:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 8001e90:	d014      	beq.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001e92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001e94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e98:	d018      	beq.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x48>
 8001e9a:	d802      	bhi.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001e9c:	b183      	cbz	r3, 8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8001e9e:	2401      	movs	r4, #1
 8001ea0:	e01b      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001ea2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001ea6:	d023      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001ea8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001eac:	d1f7      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001eae:	4aa6      	ldr	r2, [pc, #664]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001eb0:	6e69      	ldr	r1, [r5, #100]	; 0x64
 8001eb2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001eb4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	6513      	str	r3, [r2, #80]	; 0x50
 8001ebc:	2400      	movs	r4, #0
 8001ebe:	e00c      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ec0:	4aa1      	ldr	r2, [pc, #644]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ec2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec8:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001eca:	e7f0      	b.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001ecc:	2102      	movs	r1, #2
 8001ece:	1d28      	adds	r0, r5, #4
 8001ed0:	f7ff ff0c 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001ed4:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8001ed6:	2800      	cmp	r0, #0
 8001ed8:	d0e9      	beq.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001eda:	682b      	ldr	r3, [r5, #0]
 8001edc:	05de      	lsls	r6, r3, #23
 8001ede:	d53c      	bpl.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001ee0:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d834      	bhi.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001ee6:	e8df f003 	tbb	[pc, r3]
 8001eea:	1009      	.short	0x1009
 8001eec:	0e2d      	.short	0x0e2d
 8001eee:	0e          	.byte	0x0e
 8001eef:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ef6:	f7ff ff5f 	bl	8001db8 <RCCEx_PLL3_Config>
 8001efa:	e7eb      	b.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001efc:	4a92      	ldr	r2, [pc, #584]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001efe:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001f00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f04:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001f06:	4626      	mov	r6, r4
 8001f08:	e004      	b.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	1d28      	adds	r0, r5, #4
 8001f0e:	f7ff feed 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001f12:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001f14:	b9ee      	cbnz	r6, 8001f52 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f16:	4a8c      	ldr	r2, [pc, #560]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f18:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8001f1a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001f1c:	f023 0307 	bic.w	r3, r3, #7
 8001f20:	430b      	orrs	r3, r1
 8001f22:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8001f24:	682b      	ldr	r3, [r5, #0]
 8001f26:	0598      	lsls	r0, r3, #22
 8001f28:	d527      	bpl.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001f2a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001f2c:	2b80      	cmp	r3, #128	; 0x80
 8001f2e:	d043      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8001f30:	d815      	bhi.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d034      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8001f36:	2b40      	cmp	r3, #64	; 0x40
 8001f38:	d038      	beq.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 8001f3a:	2601      	movs	r6, #1
      status |= ret;
 8001f3c:	ea44 0006 	orr.w	r0, r4, r6
 8001f40:	b2c4      	uxtb	r4, r0
 8001f42:	e01a      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001f44:	2100      	movs	r1, #0
 8001f46:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001f4a:	f7ff ff35 	bl	8001db8 <RCCEx_PLL3_Config>
 8001f4e:	e7e0      	b.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 8001f50:	2601      	movs	r6, #1
      status |= ret;
 8001f52:	ea44 0006 	orr.w	r0, r4, r6
 8001f56:	b2c4      	uxtb	r4, r0
 8001f58:	e7e4      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001f5a:	4626      	mov	r6, r4
 8001f5c:	e7e2      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001f5e:	2bc0      	cmp	r3, #192	; 0xc0
 8001f60:	d002      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8001f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f66:	d1e8      	bne.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 8001f68:	2e00      	cmp	r6, #0
 8001f6a:	d1e7      	bne.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8001f6c:	4a76      	ldr	r2, [pc, #472]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f6e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8001f70:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001f72:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8001f76:	430b      	orrs	r3, r1
 8001f78:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8001f7a:	682b      	ldr	r3, [r5, #0]
 8001f7c:	0559      	lsls	r1, r3, #21
 8001f7e:	d531      	bpl.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001f80:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8001f84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f88:	d04b      	beq.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8001f8a:	d81b      	bhi.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d03c      	beq.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001f90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f94:	d03f      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 8001f96:	2601      	movs	r6, #1
      status |= ret;
 8001f98:	ea44 0006 	orr.w	r0, r4, r6
 8001f9c:	b2c4      	uxtb	r4, r0
 8001f9e:	e021      	b.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fa0:	4a69      	ldr	r2, [pc, #420]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fa2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa8:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001faa:	e7dd      	b.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001fac:	2100      	movs	r1, #0
 8001fae:	1d28      	adds	r0, r5, #4
 8001fb0:	f7ff fe9c 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001fb4:	4606      	mov	r6, r0
      break;
 8001fb6:	e7d7      	b.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001fb8:	2100      	movs	r1, #0
 8001fba:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001fbe:	f7ff fefb 	bl	8001db8 <RCCEx_PLL3_Config>
 8001fc2:	e7f7      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001fc4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001fc8:	d002      	beq.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001fca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001fce:	d1e2      	bne.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 8001fd0:	2e00      	cmp	r6, #0
 8001fd2:	d1e1      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8001fd4:	4a5c      	ldr	r2, [pc, #368]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fd6:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 8001fda:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001fdc:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8001fe4:	682b      	ldr	r3, [r5, #0]
 8001fe6:	051a      	lsls	r2, r3, #20
 8001fe8:	d531      	bpl.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001fea:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8001fee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ff2:	d045      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8001ff4:	d81b      	bhi.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d036      	beq.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001ffa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ffe:	d039      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 8002000:	2601      	movs	r6, #1
      status |= ret;
 8002002:	ea44 0006 	orr.w	r0, r4, r6
 8002006:	b2c4      	uxtb	r4, r0
 8002008:	e021      	b.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800200a:	4a4f      	ldr	r2, [pc, #316]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800200c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800200e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002012:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002014:	e7dc      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002016:	2100      	movs	r1, #0
 8002018:	1d28      	adds	r0, r5, #4
 800201a:	f7ff fe67 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800201e:	4606      	mov	r6, r0
      break;
 8002020:	e7d6      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002022:	2100      	movs	r1, #0
 8002024:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002028:	f7ff fec6 	bl	8001db8 <RCCEx_PLL3_Config>
 800202c:	e7f7      	b.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 800202e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002032:	d002      	beq.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002034:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002038:	d1e2      	bne.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 800203a:	2e00      	cmp	r6, #0
 800203c:	d1e1      	bne.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800203e:	4a42      	ldr	r2, [pc, #264]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002040:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8002044:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002046:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800204a:	430b      	orrs	r3, r1
 800204c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800204e:	682b      	ldr	r3, [r5, #0]
 8002050:	019b      	lsls	r3, r3, #6
 8002052:	d528      	bpl.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8002054:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8002056:	2b10      	cmp	r3, #16
 8002058:	d037      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x246>
 800205a:	d817      	bhi.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x208>
 800205c:	b1d3      	cbz	r3, 8002094 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 800205e:	2601      	movs	r6, #1
      status |= ret;
 8002060:	ea44 0006 	orr.w	r0, r4, r6
 8002064:	b2c4      	uxtb	r4, r0
 8002066:	e01e      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002068:	4a37      	ldr	r2, [pc, #220]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800206a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800206c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002070:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002072:	e7e2      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002074:	2100      	movs	r1, #0
 8002076:	1d28      	adds	r0, r5, #4
 8002078:	f7ff fe38 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800207c:	4606      	mov	r6, r0
      break;
 800207e:	e7dc      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002080:	2100      	movs	r1, #0
 8002082:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002086:	f7ff fe97 	bl	8001db8 <RCCEx_PLL3_Config>
 800208a:	e7f7      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 800208c:	2b20      	cmp	r3, #32
 800208e:	d022      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8002090:	2b30      	cmp	r3, #48	; 0x30
 8002092:	d1e4      	bne.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 8002094:	2e00      	cmp	r6, #0
 8002096:	d1e3      	bne.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002098:	4a2b      	ldr	r2, [pc, #172]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800209a:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 800209c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800209e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80020a2:	430b      	orrs	r3, r1
 80020a4:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80020a6:	682b      	ldr	r3, [r5, #0]
 80020a8:	04df      	lsls	r7, r3, #19
 80020aa:	d529      	bpl.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80020ac:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80020ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020b2:	d042      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80020b4:	d815      	bhi.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d033      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x29e>
 80020ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020be:	d036      	beq.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 80020c0:	2601      	movs	r6, #1
      status |= ret;
 80020c2:	ea44 0006 	orr.w	r0, r4, r6
 80020c6:	b2c4      	uxtb	r4, r0
 80020c8:	e01a      	b.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80020ca:	4a1f      	ldr	r2, [pc, #124]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020cc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80020ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d2:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80020d4:	e7de      	b.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80020d6:	2102      	movs	r1, #2
 80020d8:	1d28      	adds	r0, r5, #4
 80020da:	f7ff fe07 	bl	8001cec <RCCEx_PLL2_Config>
 80020de:	4606      	mov	r6, r0
      break;
 80020e0:	e7d8      	b.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 80020e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80020e6:	d002      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80020e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020ec:	d1e8      	bne.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 80020ee:	2e00      	cmp	r6, #0
 80020f0:	d1e7      	bne.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80020f2:	4a15      	ldr	r2, [pc, #84]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020f4:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 80020f6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80020f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020fc:	430b      	orrs	r3, r1
 80020fe:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002100:	682b      	ldr	r3, [r5, #0]
 8002102:	0498      	lsls	r0, r3, #18
 8002104:	d534      	bpl.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002106:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8002108:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800210c:	d048      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800210e:	d81d      	bhi.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8002110:	b32b      	cbz	r3, 800215e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002116:	d03d      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8002118:	2601      	movs	r6, #1
      status |= ret;
 800211a:	ea44 0006 	orr.w	r0, r4, r6
 800211e:	b2c4      	uxtb	r4, r0
 8002120:	e026      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002122:	4a09      	ldr	r2, [pc, #36]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002124:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002126:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800212a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800212c:	e7df      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800212e:	2100      	movs	r1, #0
 8002130:	1d28      	adds	r0, r5, #4
 8002132:	f7ff fddb 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002136:	4606      	mov	r6, r0
      break;
 8002138:	e7d9      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800213a:	2100      	movs	r1, #0
 800213c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002140:	f7ff fe3a 	bl	8001db8 <RCCEx_PLL3_Config>
 8002144:	e7f7      	b.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8002146:	bf00      	nop
 8002148:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 800214c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002150:	d005      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002152:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002156:	d002      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002158:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800215c:	d1dc      	bne.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 800215e:	2e00      	cmp	r6, #0
 8002160:	d1db      	bne.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002162:	4aa0      	ldr	r2, [pc, #640]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002164:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8002166:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002168:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800216c:	430b      	orrs	r3, r1
 800216e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002170:	682b      	ldr	r3, [r5, #0]
 8002172:	0459      	lsls	r1, r3, #17
 8002174:	d52d      	bpl.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002176:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 800217a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800217e:	d04c      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x396>
 8002180:	d814      	bhi.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002182:	b1e3      	cbz	r3, 80021be <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002184:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002188:	d041      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 800218a:	2601      	movs	r6, #1
      status |= ret;
 800218c:	ea44 0006 	orr.w	r0, r4, r6
 8002190:	b2c4      	uxtb	r4, r0
 8002192:	e01e      	b.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002194:	2101      	movs	r1, #1
 8002196:	1d28      	adds	r0, r5, #4
 8002198:	f7ff fda8 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800219c:	4606      	mov	r6, r0
      break;
 800219e:	e7de      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021a0:	2101      	movs	r1, #1
 80021a2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80021a6:	f7ff fe07 	bl	8001db8 <RCCEx_PLL3_Config>
 80021aa:	e7f7      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 80021ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b0:	d005      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80021b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021b6:	d002      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80021b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80021bc:	d1e5      	bne.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 80021be:	2e00      	cmp	r6, #0
 80021c0:	d1e4      	bne.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80021c2:	4a88      	ldr	r2, [pc, #544]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80021c4:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 80021c8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80021ca:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80021ce:	430b      	orrs	r3, r1
 80021d0:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80021d2:	682b      	ldr	r3, [r5, #0]
 80021d4:	041a      	lsls	r2, r3, #16
 80021d6:	d50f      	bpl.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 80021d8:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 80021da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021de:	d022      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80021e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021e4:	d025      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80021e6:	bb53      	cbnz	r3, 800223e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 80021e8:	bb56      	cbnz	r6, 8002240 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80021ea:	4a7e      	ldr	r2, [pc, #504]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80021ec:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 80021ee:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80021f0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80021f4:	430b      	orrs	r3, r1
 80021f6:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80021f8:	682b      	ldr	r3, [r5, #0]
 80021fa:	01db      	lsls	r3, r3, #7
 80021fc:	d532      	bpl.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 80021fe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002200:	2b03      	cmp	r3, #3
 8002202:	f200 808a 	bhi.w	800231a <HAL_RCCEx_PeriphCLKConfig+0x496>
 8002206:	e8df f003 	tbb	[pc, r3]
 800220a:	1f24      	.short	0x1f24
 800220c:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800220e:	2101      	movs	r1, #1
 8002210:	1d28      	adds	r0, r5, #4
 8002212:	f7ff fd6b 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002216:	4606      	mov	r6, r0
      break;
 8002218:	e7d1      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800221a:	2101      	movs	r1, #1
 800221c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002220:	f7ff fdca 	bl	8001db8 <RCCEx_PLL3_Config>
 8002224:	e7f7      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002226:	4a6f      	ldr	r2, [pc, #444]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002228:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800222a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800222e:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002230:	e7da      	b.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002232:	2101      	movs	r1, #1
 8002234:	1d28      	adds	r0, r5, #4
 8002236:	f7ff fd59 	bl	8001cec <RCCEx_PLL2_Config>
 800223a:	4606      	mov	r6, r0
      break;
 800223c:	e7d4      	b.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 800223e:	2601      	movs	r6, #1
      status |= ret;
 8002240:	ea44 0006 	orr.w	r0, r4, r6
 8002244:	b2c4      	uxtb	r4, r0
 8002246:	e7d7      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002248:	4a66      	ldr	r2, [pc, #408]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800224a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800224c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002250:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002252:	2e00      	cmp	r6, #0
 8002254:	d162      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002256:	4a63      	ldr	r2, [pc, #396]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002258:	6c69      	ldr	r1, [r5, #68]	; 0x44
 800225a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800225c:	f023 0303 	bic.w	r3, r3, #3
 8002260:	430b      	orrs	r3, r1
 8002262:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002264:	682b      	ldr	r3, [r5, #0]
 8002266:	025f      	lsls	r7, r3, #9
 8002268:	d542      	bpl.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800226a:	4f5f      	ldr	r7, [pc, #380]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002272:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8002274:	f7fe fa04 	bl	8000680 <HAL_GetTick>
 8002278:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	05d8      	lsls	r0, r3, #23
 800227e:	d551      	bpl.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 8002280:	2e00      	cmp	r6, #0
 8002282:	d156      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002284:	4b57      	ldr	r3, [pc, #348]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002286:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 800228a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800228c:	4042      	eors	r2, r0
 800228e:	f412 7f40 	tst.w	r2, #768	; 0x300
 8002292:	d00b      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002294:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8002296:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002298:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800229c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80022a0:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022a2:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80022a4:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80022a8:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80022aa:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80022ac:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80022b0:	d108      	bne.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 80022b2:	f7fe f9e5 	bl	8000680 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b6:	4f4b      	ldr	r7, [pc, #300]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 80022b8:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022c0:	0799      	lsls	r1, r3, #30
 80022c2:	d53a      	bpl.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022c4:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 80022c8:	4946      	ldr	r1, [pc, #280]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80022ca:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80022ce:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80022d2:	d13d      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 80022d4:	6908      	ldr	r0, [r1, #16]
 80022d6:	4a45      	ldr	r2, [pc, #276]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80022d8:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 80022dc:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80022e0:	4302      	orrs	r2, r0
 80022e2:	610a      	str	r2, [r1, #16]
 80022e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e8:	4a3e      	ldr	r2, [pc, #248]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80022ea:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80022ec:	430b      	orrs	r3, r1
 80022ee:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80022f0:	682b      	ldr	r3, [r5, #0]
 80022f2:	07da      	lsls	r2, r3, #31
 80022f4:	d53f      	bpl.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 80022f6:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80022f8:	2b10      	cmp	r3, #16
 80022fa:	d04d      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80022fc:	d82c      	bhi.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80022fe:	b38b      	cbz	r3, 8002364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002300:	2b08      	cmp	r3, #8
 8002302:	d043      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 8002304:	2601      	movs	r6, #1
      status |= ret;
 8002306:	ea44 0006 	orr.w	r0, r4, r6
 800230a:	b2c4      	uxtb	r4, r0
 800230c:	e033      	b.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800230e:	2102      	movs	r1, #2
 8002310:	1d28      	adds	r0, r5, #4
 8002312:	f7ff fceb 	bl	8001cec <RCCEx_PLL2_Config>
 8002316:	4606      	mov	r6, r0
      break;
 8002318:	e79b      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 800231a:	2601      	movs	r6, #1
      status |= ret;
 800231c:	ea44 0006 	orr.w	r0, r4, r6
 8002320:	b2c4      	uxtb	r4, r0
 8002322:	e79f      	b.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002324:	f7fe f9ac 	bl	8000680 <HAL_GetTick>
 8002328:	eba0 0008 	sub.w	r0, r0, r8
 800232c:	2864      	cmp	r0, #100	; 0x64
 800232e:	d9a4      	bls.n	800227a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 8002330:	2603      	movs	r6, #3
      status |= ret;
 8002332:	ea44 0006 	orr.w	r0, r4, r6
 8002336:	b2c4      	uxtb	r4, r0
 8002338:	e7da      	b.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233a:	f7fe f9a1 	bl	8000680 <HAL_GetTick>
 800233e:	eba0 0008 	sub.w	r0, r0, r8
 8002342:	4548      	cmp	r0, r9
 8002344:	d9bb      	bls.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 8002346:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 800234a:	2603      	movs	r6, #3
        status |= ret;
 800234c:	b2c4      	uxtb	r4, r0
 800234e:	e7cf      	b.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002350:	690a      	ldr	r2, [r1, #16]
 8002352:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002356:	e7c4      	b.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002358:	2b20      	cmp	r3, #32
 800235a:	d003      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800235c:	2b28      	cmp	r3, #40	; 0x28
 800235e:	d001      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002360:	2b18      	cmp	r3, #24
 8002362:	d1cf      	bne.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 8002364:	2e00      	cmp	r6, #0
 8002366:	d1ce      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002368:	4a1e      	ldr	r2, [pc, #120]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800236a:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 800236c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800236e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002372:	430b      	orrs	r3, r1
 8002374:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002376:	682b      	ldr	r3, [r5, #0]
 8002378:	079b      	lsls	r3, r3, #30
 800237a:	d520      	bpl.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800237c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800237e:	2b05      	cmp	r3, #5
 8002380:	d836      	bhi.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 8002382:	e8df f003 	tbb	[pc, r3]
 8002386:	0f14      	.short	0x0f14
 8002388:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800238c:	2101      	movs	r1, #1
 800238e:	1d28      	adds	r0, r5, #4
 8002390:	f7ff fcac 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002394:	4606      	mov	r6, r0
      break;
 8002396:	e7e5      	b.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002398:	2101      	movs	r1, #1
 800239a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800239e:	f7ff fd0b 	bl	8001db8 <RCCEx_PLL3_Config>
 80023a2:	e7f7      	b.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80023a4:	2101      	movs	r1, #1
 80023a6:	1d28      	adds	r0, r5, #4
 80023a8:	f7ff fca0 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80023ac:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80023ae:	bb06      	cbnz	r6, 80023f2 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80023b0:	4a0c      	ldr	r2, [pc, #48]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80023b2:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80023b4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80023b6:	f023 0307 	bic.w	r3, r3, #7
 80023ba:	430b      	orrs	r3, r1
 80023bc:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023be:	682b      	ldr	r3, [r5, #0]
 80023c0:	075f      	lsls	r7, r3, #29
 80023c2:	d528      	bpl.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80023c4:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80023c8:	2b05      	cmp	r3, #5
 80023ca:	d83c      	bhi.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 80023cc:	e8df f003 	tbb	[pc, r3]
 80023d0:	1a35151a 	.word	0x1a35151a
 80023d4:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80023d6:	2101      	movs	r1, #1
 80023d8:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80023dc:	f7ff fcec 	bl	8001db8 <RCCEx_PLL3_Config>
 80023e0:	e7e4      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x528>
 80023e2:	bf00      	nop
 80023e4:	58024400 	.word	0x58024400
 80023e8:	58024800 	.word	0x58024800
 80023ec:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 80023f0:	2601      	movs	r6, #1
      status |= ret;
 80023f2:	ea44 0006 	orr.w	r0, r4, r6
 80023f6:	b2c4      	uxtb	r4, r0
 80023f8:	e7e1      	b.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80023fa:	2101      	movs	r1, #1
 80023fc:	1d28      	adds	r0, r5, #4
 80023fe:	f7ff fc75 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002402:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002404:	bb06      	cbnz	r6, 8002448 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002406:	4a99      	ldr	r2, [pc, #612]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002408:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 800240c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800240e:	f023 0307 	bic.w	r3, r3, #7
 8002412:	430b      	orrs	r3, r1
 8002414:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002416:	682b      	ldr	r3, [r5, #0]
 8002418:	0698      	lsls	r0, r3, #26
 800241a:	d52c      	bpl.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800241c:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8002420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002424:	d03f      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8002426:	d813      	bhi.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002428:	b1db      	cbz	r3, 8002462 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 800242a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800242e:	d034      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 8002430:	2601      	movs	r6, #1
      status |= ret;
 8002432:	ea44 0006 	orr.w	r0, r4, r6
 8002436:	b2c4      	uxtb	r4, r0
 8002438:	e01d      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800243a:	2101      	movs	r1, #1
 800243c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002440:	f7ff fcba 	bl	8001db8 <RCCEx_PLL3_Config>
 8002444:	e7dd      	b.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 8002446:	2601      	movs	r6, #1
      status |= ret;
 8002448:	ea44 0006 	orr.w	r0, r4, r6
 800244c:	b2c4      	uxtb	r4, r0
 800244e:	e7e2      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002454:	d005      	beq.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002456:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800245a:	d002      	beq.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 800245c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002460:	d1e6      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 8002462:	2e00      	cmp	r6, #0
 8002464:	d1e5      	bne.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002466:	4a81      	ldr	r2, [pc, #516]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002468:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 800246c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800246e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002472:	430b      	orrs	r3, r1
 8002474:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002476:	682b      	ldr	r3, [r5, #0]
 8002478:	0659      	lsls	r1, r3, #25
 800247a:	d52d      	bpl.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800247c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8002480:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002484:	d042      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002486:	d814      	bhi.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8002488:	b1e3      	cbz	r3, 80024c4 <HAL_RCCEx_PeriphCLKConfig+0x640>
 800248a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800248e:	d037      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 8002490:	2601      	movs	r6, #1
      status |= ret;
 8002492:	ea44 0006 	orr.w	r0, r4, r6
 8002496:	b2c4      	uxtb	r4, r0
 8002498:	e01e      	b.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800249a:	2100      	movs	r1, #0
 800249c:	1d28      	adds	r0, r5, #4
 800249e:	f7ff fc25 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80024a2:	4606      	mov	r6, r0
      break;
 80024a4:	e7dd      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80024a6:	2102      	movs	r1, #2
 80024a8:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80024ac:	f7ff fc84 	bl	8001db8 <RCCEx_PLL3_Config>
 80024b0:	e7f7      	b.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80024b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b6:	d005      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80024b8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80024bc:	d002      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80024be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80024c2:	d1e5      	bne.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 80024c4:	2e00      	cmp	r6, #0
 80024c6:	d1e4      	bne.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024c8:	4a68      	ldr	r2, [pc, #416]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80024ca:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 80024ce:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80024d0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80024d8:	682b      	ldr	r3, [r5, #0]
 80024da:	061a      	lsls	r2, r3, #24
 80024dc:	d52f      	bpl.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80024de:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 80024e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024e6:	f000 8095 	beq.w	8002614 <HAL_RCCEx_PeriphCLKConfig+0x790>
 80024ea:	d815      	bhi.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x694>
 80024ec:	b1eb      	cbz	r3, 800252a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80024ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024f2:	f000 8089 	beq.w	8002608 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 80024f6:	2601      	movs	r6, #1
      status |= ret;
 80024f8:	ea44 0006 	orr.w	r0, r4, r6
 80024fc:	b2c4      	uxtb	r4, r0
 80024fe:	e01e      	b.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002500:	2100      	movs	r1, #0
 8002502:	1d28      	adds	r0, r5, #4
 8002504:	f7ff fbf2 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002508:	4606      	mov	r6, r0
      break;
 800250a:	e7db      	b.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800250c:	2102      	movs	r1, #2
 800250e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002512:	f7ff fc51 	bl	8001db8 <RCCEx_PLL3_Config>
 8002516:	e7f7      	b.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002518:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800251c:	d005      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800251e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002522:	d002      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8002524:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002528:	d1e5      	bne.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 800252a:	2e00      	cmp	r6, #0
 800252c:	d1e4      	bne.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800252e:	4a4f      	ldr	r2, [pc, #316]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002530:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8002534:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002536:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800253a:	430b      	orrs	r3, r1
 800253c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800253e:	682b      	ldr	r3, [r5, #0]
 8002540:	071b      	lsls	r3, r3, #28
 8002542:	d50b      	bpl.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002544:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8002548:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800254c:	d168      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800254e:	2102      	movs	r1, #2
 8002550:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002554:	f7ff fc30 	bl	8001db8 <RCCEx_PLL3_Config>
 8002558:	4304      	orrs	r4, r0
 800255a:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800255c:	682b      	ldr	r3, [r5, #0]
 800255e:	06df      	lsls	r7, r3, #27
 8002560:	d50b      	bpl.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002562:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8002566:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800256a:	d160      	bne.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800256c:	2102      	movs	r1, #2
 800256e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002572:	f7ff fc21 	bl	8001db8 <RCCEx_PLL3_Config>
 8002576:	4304      	orrs	r4, r0
 8002578:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800257a:	682b      	ldr	r3, [r5, #0]
 800257c:	0318      	lsls	r0, r3, #12
 800257e:	d517      	bpl.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 8002580:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002584:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8002588:	d058      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 800258a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800258e:	d005      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x718>
 8002590:	2900      	cmp	r1, #0
 8002592:	d159      	bne.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002594:	1d28      	adds	r0, r5, #4
 8002596:	f7ff fba9 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800259a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800259c:	2e00      	cmp	r6, #0
 800259e:	d154      	bne.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025a0:	4a32      	ldr	r2, [pc, #200]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80025a2:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 80025a6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80025a8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80025ac:	430b      	orrs	r3, r1
 80025ae:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80025b0:	682b      	ldr	r3, [r5, #0]
 80025b2:	0359      	lsls	r1, r3, #13
 80025b4:	d519      	bpl.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 80025b6:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 80025ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025be:	d048      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80025c0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80025c4:	d007      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x752>
 80025c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025ca:	d149      	bne.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025cc:	4a27      	ldr	r2, [pc, #156]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80025ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80025d6:	2e00      	cmp	r6, #0
 80025d8:	d143      	bne.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025da:	4a24      	ldr	r2, [pc, #144]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80025dc:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 80025e0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80025e2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80025e6:	430b      	orrs	r3, r1
 80025e8:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80025ea:	682b      	ldr	r3, [r5, #0]
 80025ec:	03da      	lsls	r2, r3, #15
 80025ee:	d54d      	bpl.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 80025f0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d03c      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 80025f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025fa:	f000 8099 	beq.w	8002730 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 80025fe:	2601      	movs	r6, #1
      status |= ret;
 8002600:	ea44 0006 	orr.w	r0, r4, r6
 8002604:	b2c4      	uxtb	r4, r0
 8002606:	e041      	b.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002608:	2100      	movs	r1, #0
 800260a:	1d28      	adds	r0, r5, #4
 800260c:	f7ff fb6e 	bl	8001cec <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002610:	4606      	mov	r6, r0
      break;
 8002612:	e78a      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002614:	2102      	movs	r1, #2
 8002616:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800261a:	f7ff fbcd 	bl	8001db8 <RCCEx_PLL3_Config>
 800261e:	e7f7      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002620:	4a12      	ldr	r2, [pc, #72]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002622:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002624:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002628:	430b      	orrs	r3, r1
 800262a:	6553      	str	r3, [r2, #84]	; 0x54
 800262c:	e796      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800262e:	4a0f      	ldr	r2, [pc, #60]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002630:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002636:	430b      	orrs	r3, r1
 8002638:	6593      	str	r3, [r2, #88]	; 0x58
 800263a:	e79e      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800263c:	2102      	movs	r1, #2
 800263e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002642:	f7ff fbb9 	bl	8001db8 <RCCEx_PLL3_Config>
 8002646:	e7a8      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 8002648:	2601      	movs	r6, #1
      status |= ret;
 800264a:	ea44 0006 	orr.w	r0, r4, r6
 800264e:	b2c4      	uxtb	r4, r0
 8002650:	e7ae      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002652:	2101      	movs	r1, #1
 8002654:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002658:	f7ff fbae 	bl	8001db8 <RCCEx_PLL3_Config>
 800265c:	4606      	mov	r6, r0
      break;
 800265e:	e7ba      	b.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 8002660:	2601      	movs	r6, #1
      status |= ret;
 8002662:	ea44 0006 	orr.w	r0, r4, r6
 8002666:	b2c4      	uxtb	r4, r0
 8002668:	e7bf      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x766>
 800266a:	bf00      	nop
 800266c:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002670:	4a3b      	ldr	r2, [pc, #236]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002672:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002678:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800267a:	2e00      	cmp	r6, #0
 800267c:	d1c0      	bne.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800267e:	4a38      	ldr	r2, [pc, #224]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002680:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8002682:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002688:	430b      	orrs	r3, r1
 800268a:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800268c:	682b      	ldr	r3, [r5, #0]
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	d506      	bpl.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002692:	2102      	movs	r1, #2
 8002694:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002698:	f7ff fb8e 	bl	8001db8 <RCCEx_PLL3_Config>
 800269c:	4304      	orrs	r4, r0
 800269e:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	039f      	lsls	r7, r3, #14
 80026a4:	d50e      	bpl.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 80026a6:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 80026a8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80026ac:	d051      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 80026ae:	d845      	bhi.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80026b0:	2900      	cmp	r1, #0
 80026b2:	d149      	bne.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 80026b4:	2e00      	cmp	r6, #0
 80026b6:	d148      	bne.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80026b8:	4829      	ldr	r0, [pc, #164]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80026ba:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80026bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80026c0:	430a      	orrs	r2, r1
 80026c2:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026c4:	02de      	lsls	r6, r3, #11
 80026c6:	d506      	bpl.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026c8:	4925      	ldr	r1, [pc, #148]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80026ca:	6f28      	ldr	r0, [r5, #112]	; 0x70
 80026cc:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80026ce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80026d2:	4302      	orrs	r2, r0
 80026d4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80026d6:	00d8      	lsls	r0, r3, #3
 80026d8:	d507      	bpl.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80026da:	4921      	ldr	r1, [pc, #132]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80026dc:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 80026e0:	690a      	ldr	r2, [r1, #16]
 80026e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80026e6:	4302      	orrs	r2, r0
 80026e8:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026ea:	0299      	lsls	r1, r3, #10
 80026ec:	d506      	bpl.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026ee:	491c      	ldr	r1, [pc, #112]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80026f0:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 80026f2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80026f4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80026f8:	4302      	orrs	r2, r0
 80026fa:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80026fc:	005a      	lsls	r2, r3, #1
 80026fe:	d509      	bpl.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002700:	4a17      	ldr	r2, [pc, #92]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002702:	6911      	ldr	r1, [r2, #16]
 8002704:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8002708:	6111      	str	r1, [r2, #16]
 800270a:	6911      	ldr	r1, [r2, #16]
 800270c:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 8002710:	4301      	orrs	r1, r0
 8002712:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002714:	2b00      	cmp	r3, #0
 8002716:	da06      	bge.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002718:	4a11      	ldr	r2, [pc, #68]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800271a:	6d29      	ldr	r1, [r5, #80]	; 0x50
 800271c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800271e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002722:	430b      	orrs	r3, r1
 8002724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002726:	1c20      	adds	r0, r4, #0
 8002728:	bf18      	it	ne
 800272a:	2001      	movne	r0, #1
}
 800272c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002730:	2102      	movs	r1, #2
 8002732:	1d28      	adds	r0, r5, #4
 8002734:	f7ff fada 	bl	8001cec <RCCEx_PLL2_Config>
 8002738:	4606      	mov	r6, r0
      break;
 800273a:	e79e      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 800273c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002740:	d0b8      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8002742:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8002746:	d0b5      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 8002748:	2601      	movs	r6, #1
      status |= ret;
 800274a:	ea44 0006 	orr.w	r0, r4, r6
 800274e:	b2c4      	uxtb	r4, r0
 8002750:	e7b8      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002752:	4803      	ldr	r0, [pc, #12]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002754:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002756:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800275a:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 800275c:	e7aa      	b.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800275e:	bf00      	nop
 8002760:	58024400 	.word	0x58024400

08002764 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002764:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8002766:	f7ff fa7b 	bl	8001c60 <HAL_RCC_GetHCLKFreq>
 800276a:	4b07      	ldr	r3, [pc, #28]	; (8002788 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800276c:	2210      	movs	r2, #16
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	fa92 f2a2 	rbit	r2, r2
 8002774:	fab2 f282 	clz	r2, r2
 8002778:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800277c:	40d3      	lsrs	r3, r2
 800277e:	4a03      	ldr	r2, [pc, #12]	; (800278c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002780:	5cd3      	ldrb	r3, [r2, r3]
}
 8002782:	40d8      	lsrs	r0, r3
 8002784:	bd08      	pop	{r3, pc}
 8002786:	bf00      	nop
 8002788:	58024400 	.word	0x58024400
 800278c:	080061eb 	.word	0x080061eb

08002790 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8002790:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002792:	4c4a      	ldr	r4, [pc, #296]	; (80028bc <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8002794:	eddf 5a4a 	vldr	s11, [pc, #296]	; 80028c0 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8002798:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 800279a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 800279c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800279e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 80027a0:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 80027a4:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80027a8:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80027ac:	4353      	muls	r3, r2
 80027ae:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80027b2:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 80027b6:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80027b8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80027bc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 80027c0:	d002      	beq.n	80027c8 <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 80027c2:	d30e      	bcc.n	80027e2 <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d068      	beq.n	800289a <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80027c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027ca:	4a3e      	ldr	r2, [pc, #248]	; (80028c4 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 80027cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027d0:	ee07 3a10 	vmov	s14, r3
 80027d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027d8:	eea6 7a25 	vfma.f32	s14, s12, s11
 80027dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027e0:	e067      	b.n	80028b2 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027e2:	6823      	ldr	r3, [r4, #0]
 80027e4:	4a38      	ldr	r2, [pc, #224]	; (80028c8 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 80027e6:	f013 0f20 	tst.w	r3, #32
 80027ea:	d042      	beq.n	8002872 <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80027ec:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80027ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80027f0:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80027f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80027f8:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80027fa:	fbb2 f2f1 	udiv	r2, r2, r1
 80027fe:	ee07 2a10 	vmov	s14, r2
 8002802:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002806:	ee07 3a10 	vmov	s14, r3
 800280a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800280e:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002812:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002816:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 800281a:	4a28      	ldr	r2, [pc, #160]	; (80028bc <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 800281c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800281e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002822:	3301      	adds	r3, #1
 8002824:	ee07 3a10 	vmov	s14, r3
 8002828:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800282c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002830:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002834:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 8002838:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800283a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800283e:	3301      	adds	r3, #1
 8002840:	ee07 3a10 	vmov	s14, r3
 8002844:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002848:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800284c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002850:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 8002854:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002856:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800285a:	3301      	adds	r3, #1
 800285c:	ee07 3a10 	vmov	s14, r3
 8002860:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002864:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002868:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800286c:	edc0 6a02 	vstr	s13, [r0, #8]
 8002870:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002872:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002878:	ee07 3a10 	vmov	s14, r3
 800287c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002880:	fbb2 f3f1 	udiv	r3, r2, r1
 8002884:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002888:	ee37 7a27 	vadd.f32	s14, s14, s15
 800288c:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002890:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002894:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8002898:	e7bf      	b.n	800281a <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800289a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800289c:	4a0b      	ldr	r2, [pc, #44]	; (80028cc <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 800289e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a2:	ee07 3a10 	vmov	s14, r3
 80028a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80028aa:	eea6 7a25 	vfma.f32	s14, s12, s11
 80028ae:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80028b2:	fbb2 f2f1 	udiv	r2, r2, r1
 80028b6:	ee07 2a90 	vmov	s15, r2
 80028ba:	e7e9      	b.n	8002890 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 80028bc:	58024400 	.word	0x58024400
 80028c0:	39000000 	.word	0x39000000
 80028c4:	003d0900 	.word	0x003d0900
 80028c8:	03d09000 	.word	0x03d09000
 80028cc:	01312d00 	.word	0x01312d00

080028d0 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80028d0:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80028d2:	4c4a      	ldr	r4, [pc, #296]	; (80029fc <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 80028d4:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8002a00 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 80028d8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80028da:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 80028dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80028de:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80028e0:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 80028e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80028e8:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80028ec:	4353      	muls	r3, r2
 80028ee:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80028f2:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 80028f6:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80028f8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80028fc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8002900:	d002      	beq.n	8002908 <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 8002902:	d30e      	bcc.n	8002922 <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 8002904:	2b02      	cmp	r3, #2
 8002906:	d068      	beq.n	80029da <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002908:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800290a:	4a3e      	ldr	r2, [pc, #248]	; (8002a04 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 800290c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002910:	ee07 3a10 	vmov	s14, r3
 8002914:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002918:	eea6 7a25 	vfma.f32	s14, s12, s11
 800291c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002920:	e067      	b.n	80029f2 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	4a38      	ldr	r2, [pc, #224]	; (8002a08 <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 8002926:	f013 0f20 	tst.w	r3, #32
 800292a:	d042      	beq.n	80029b2 <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800292c:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 800292e:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002930:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002934:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002938:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 800293a:	fbb2 f2f1 	udiv	r2, r2, r1
 800293e:	ee07 2a10 	vmov	s14, r2
 8002942:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002946:	ee07 3a10 	vmov	s14, r3
 800294a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800294e:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002952:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002956:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 800295a:	4a28      	ldr	r2, [pc, #160]	; (80029fc <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 800295c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800295e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002962:	3301      	adds	r3, #1
 8002964:	ee07 3a10 	vmov	s14, r3
 8002968:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800296c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002970:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002974:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8002978:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800297a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800297e:	3301      	adds	r3, #1
 8002980:	ee07 3a10 	vmov	s14, r3
 8002984:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002988:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800298c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002990:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 8002994:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002996:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800299a:	3301      	adds	r3, #1
 800299c:	ee07 3a10 	vmov	s14, r3
 80029a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80029a4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80029a8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80029ac:	edc0 6a02 	vstr	s13, [r0, #8]
 80029b0:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80029b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029b8:	ee07 3a10 	vmov	s14, r3
 80029bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80029c0:	fbb2 f3f1 	udiv	r3, r2, r1
 80029c4:	eea6 7a25 	vfma.f32	s14, s12, s11
 80029c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029cc:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80029d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029d4:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 80029d8:	e7bf      	b.n	800295a <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80029da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029dc:	4a0b      	ldr	r2, [pc, #44]	; (8002a0c <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 80029de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029e2:	ee07 3a10 	vmov	s14, r3
 80029e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80029ea:	eea6 7a25 	vfma.f32	s14, s12, s11
 80029ee:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80029f2:	fbb2 f2f1 	udiv	r2, r2, r1
 80029f6:	ee07 2a90 	vmov	s15, r2
 80029fa:	e7e9      	b.n	80029d0 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 80029fc:	58024400 	.word	0x58024400
 8002a00:	39000000 	.word	0x39000000
 8002a04:	003d0900 	.word	0x003d0900
 8002a08:	03d09000 	.word	0x03d09000
 8002a0c:	01312d00 	.word	0x01312d00

08002a10 <HAL_RCCEx_GetD1SysClockFreq>:
{
 8002a10:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8002a12:	f7fe ffaf 	bl	8001974 <HAL_RCC_GetSysClockFreq>
 8002a16:	4b08      	ldr	r3, [pc, #32]	; (8002a38 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8002a18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	fa92 f2a2 	rbit	r2, r2
 8002a22:	fab2 f282 	clz	r2, r2
 8002a26:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002a2a:	40d3      	lsrs	r3, r2
 8002a2c:	4a03      	ldr	r2, [pc, #12]	; (8002a3c <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 8002a2e:	5cd3      	ldrb	r3, [r2, r3]
 8002a30:	40d8      	lsrs	r0, r3
 8002a32:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8002a34:	6018      	str	r0, [r3, #0]
}
 8002a36:	bd08      	pop	{r3, pc}
 8002a38:	58024400 	.word	0x58024400
 8002a3c:	080061eb 	.word	0x080061eb
 8002a40:	20000048 	.word	0x20000048

08002a44 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 8002a44:	6803      	ldr	r3, [r0, #0]
 8002a46:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8002a48:	699a      	ldr	r2, [r3, #24]
 8002a4a:	f042 0208 	orr.w	r2, r2, #8
 8002a4e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8002a50:	699a      	ldr	r2, [r3, #24]
 8002a52:	f042 0210 	orr.w	r2, r2, #16
 8002a56:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	f022 0201 	bic.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8002a60:	691a      	ldr	r2, [r3, #16]
 8002a62:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 8002a66:	f022 0203 	bic.w	r2, r2, #3
 8002a6a:	611a      	str	r2, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN);
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002a72:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002a74:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8002a78:	2a04      	cmp	r2, #4
 8002a7a:	d00b      	beq.n	8002a94 <SPI_CloseTransfer+0x50>
  {
    if ((itflag & SPI_FLAG_UDR) != RESET)
 8002a7c:	068a      	lsls	r2, r1, #26
 8002a7e:	d509      	bpl.n	8002a94 <SPI_CloseTransfer+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8002a80:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002a84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a88:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8002a8c:	699a      	ldr	r2, [r3, #24]
 8002a8e:	f042 0220 	orr.w	r2, r2, #32
 8002a92:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002a94:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8002a98:	2a03      	cmp	r2, #3
 8002a9a:	d00b      	beq.n	8002ab4 <SPI_CloseTransfer+0x70>
  {
    if ((itflag & SPI_FLAG_OVR) != RESET)
 8002a9c:	064a      	lsls	r2, r1, #25
 8002a9e:	d509      	bpl.n	8002ab4 <SPI_CloseTransfer+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002aa0:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002aa4:	f042 0204 	orr.w	r2, r2, #4
 8002aa8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002aac:	699a      	ldr	r2, [r3, #24]
 8002aae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ab2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != RESET)
 8002ab4:	058a      	lsls	r2, r1, #22
 8002ab6:	d509      	bpl.n	8002acc <SPI_CloseTransfer+0x88>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002ab8:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002abc:	f042 0201 	orr.w	r2, r2, #1
 8002ac0:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002ac4:	699a      	ldr	r2, [r3, #24]
 8002ac6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aca:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != RESET)
 8002acc:	05ca      	lsls	r2, r1, #23
 8002ace:	d509      	bpl.n	8002ae4 <SPI_CloseTransfer+0xa0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002ad0:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002ad4:	f042 0208 	orr.w	r2, r2, #8
 8002ad8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002adc:	699a      	ldr	r2, [r3, #24]
 8002ade:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ae2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = 0U;
 8002aea:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
 8002aee:	4770      	bx	lr

08002af0 <HAL_SPI_Init>:
{
 8002af0:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002af2:	4604      	mov	r4, r0
 8002af4:	b908      	cbnz	r0, 8002afa <HAL_SPI_Init+0xa>
    return HAL_ERROR;
 8002af6:	2001      	movs	r0, #1
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002afa:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8002afc:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002afe:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8002b00:	4b3f      	ldr	r3, [pc, #252]	; (8002c00 <HAL_SPI_Init+0x110>)
 8002b02:	429a      	cmp	r2, r3
 8002b04:	68c3      	ldr	r3, [r0, #12]
 8002b06:	d008      	beq.n	8002b1a <HAL_SPI_Init+0x2a>
 8002b08:	493e      	ldr	r1, [pc, #248]	; (8002c04 <HAL_SPI_Init+0x114>)
 8002b0a:	428a      	cmp	r2, r1
 8002b0c:	d005      	beq.n	8002b1a <HAL_SPI_Init+0x2a>
 8002b0e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002b12:	428a      	cmp	r2, r1
 8002b14:	d001      	beq.n	8002b1a <HAL_SPI_Init+0x2a>
 8002b16:	2b0f      	cmp	r3, #15
 8002b18:	d8ed      	bhi.n	8002af6 <HAL_SPI_Init+0x6>
  *               the configuration information for SPI module.
  * @retval Packet size occuppied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 8002b1a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize     >>SPI_CFG1_DSIZE_Pos) + 1;

  /* Convert data size to Byte */
  data_size = (data_size+7)/8;
 8002b1c:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 8002b1e:	0949      	lsrs	r1, r1, #5
  data_size = (data_size+7)/8;
 8002b20:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 8002b22:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE )) ||
 8002b26:	4936      	ldr	r1, [pc, #216]	; (8002c00 <HAL_SPI_Init+0x110>)
 8002b28:	428a      	cmp	r2, r1
 8002b2a:	d066      	beq.n	8002bfa <HAL_SPI_Init+0x10a>
 8002b2c:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 8002b30:	428a      	cmp	r2, r1
 8002b32:	d062      	beq.n	8002bfa <HAL_SPI_Init+0x10a>
 8002b34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002b38:	428a      	cmp	r2, r1
 8002b3a:	d05e      	beq.n	8002bfa <HAL_SPI_Init+0x10a>
 8002b3c:	2b08      	cmp	r3, #8
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 8002b3e:	d8da      	bhi.n	8002af6 <HAL_SPI_Init+0x6>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b40:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002b44:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b48:	b923      	cbnz	r3, 8002b54 <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 8002b4a:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 8002b4e:	4620      	mov	r0, r4
 8002b50:	f003 f896 	bl	8005c80 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002b54:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002b56:	6822      	ldr	r2, [r4, #0]
 8002b58:	6861      	ldr	r1, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002b5a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 8002b5e:	6813      	ldr	r3, [r2, #0]
 8002b60:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002b62:	f023 0301 	bic.w	r3, r3, #1
 8002b66:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8002b68:	69a3      	ldr	r3, [r4, #24]
 8002b6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b6e:	d107      	bne.n	8002b80 <HAL_SPI_Init+0x90>
 8002b70:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002b74:	d104      	bne.n	8002b80 <HAL_SPI_Init+0x90>
 8002b76:	b91d      	cbnz	r5, 8002b80 <HAL_SPI_Init+0x90>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8002b78:	6810      	ldr	r0, [r2, #0]
 8002b7a:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 8002b7e:	6010      	str	r0, [r2, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8002b80:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002b82:	69e0      	ldr	r0, [r4, #28]
 8002b84:	4330      	orrs	r0, r6
 8002b86:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 8002b88:	4330      	orrs	r0, r6
 8002b8a:	68e6      	ldr	r6, [r4, #12]
 8002b8c:	4330      	orrs	r0, r6
 8002b8e:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8002b90:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002b92:	4303      	orrs	r3, r0
 8002b94:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002b96:	4303      	orrs	r3, r0
 8002b98:	6920      	ldr	r0, [r4, #16]
 8002b9a:	432b      	orrs	r3, r5
 8002b9c:	4303      	orrs	r3, r0
 8002b9e:	6960      	ldr	r0, [r4, #20]
 8002ba0:	4303      	orrs	r3, r0
 8002ba2:	6a20      	ldr	r0, [r4, #32]
 8002ba4:	4303      	orrs	r3, r0
 8002ba6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002ba8:	430b      	orrs	r3, r1
 8002baa:	4303      	orrs	r3, r0
 8002bac:	68a0      	ldr	r0, [r4, #8]
 8002bae:	4303      	orrs	r3, r0
 8002bb0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002bb2:	4303      	orrs	r3, r0
 8002bb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002bb6:	4303      	orrs	r3, r0
 8002bb8:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8002bba:	b959      	cbnz	r1, 8002bd4 <HAL_SPI_Init+0xe4>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8002bbc:	6893      	ldr	r3, [r2, #8]
 8002bbe:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8002bc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bc6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8002bc8:	6893      	ldr	r3, [r2, #8]
 8002bca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bd2:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bd4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002bd6:	f023 0301 	bic.w	r3, r3, #1
 8002bda:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8002bdc:	024b      	lsls	r3, r1, #9
 8002bde:	d505      	bpl.n	8002bec <HAL_SPI_Init+0xfc>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8002be0:	68d3      	ldr	r3, [r2, #12]
 8002be2:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002be4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002be8:	430b      	orrs	r3, r1
 8002bea:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bec:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002bee:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bf0:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8002bf4:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8002bf8:	bd70      	pop	{r4, r5, r6, pc}
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 8002bfa:	2b10      	cmp	r3, #16
 8002bfc:	e79f      	b.n	8002b3e <HAL_SPI_Init+0x4e>
 8002bfe:	bf00      	nop
 8002c00:	40013000 	.word	0x40013000
 8002c04:	40003800 	.word	0x40003800

08002c08 <HAL_SPI_Transmit>:
{
 8002c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c0c:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8002c0e:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002c12:	4604      	mov	r4, r0
 8002c14:	4688      	mov	r8, r1
  __HAL_LOCK(hspi);
 8002c16:	2b01      	cmp	r3, #1
{
 8002c18:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 8002c1a:	d00c      	beq.n	8002c36 <HAL_SPI_Transmit+0x2e>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002c22:	f7fd fd2d 	bl	8000680 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c26:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002c2a:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d005      	beq.n	8002c3c <HAL_SPI_Transmit+0x34>
    __HAL_UNLOCK(hspi);
 8002c30:	2300      	movs	r3, #0
 8002c32:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002c36:	2002      	movs	r0, #2
 8002c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8002c3c:	f1b8 0f00 	cmp.w	r8, #0
 8002c40:	d000      	beq.n	8002c44 <HAL_SPI_Transmit+0x3c>
 8002c42:	b92f      	cbnz	r7, 8002c50 <HAL_SPI_Transmit+0x48>
    __HAL_UNLOCK(hspi);
 8002c44:	2300      	movs	r3, #0
    return errorcode;
 8002c46:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002c48:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8002c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c50:	2303      	movs	r3, #3
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c52:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8002c56:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c5a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pRxBuffPtr  = NULL;
 8002c64:	6663      	str	r3, [r4, #100]	; 0x64
  hspi->TxXferCount = Size;
 8002c66:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  hspi->RxXferSize  = 0U;
 8002c6a:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = 0U;
 8002c6e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8002c72:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxISR       = NULL;
 8002c74:	6723      	str	r3, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c76:	68a3      	ldr	r3, [r4, #8]
 8002c78:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	d103      	bne.n	8002c88 <HAL_SPI_Transmit+0x80>
    SPI_1LINE_TX(hspi);
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c86:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002c88:	6859      	ldr	r1, [r3, #4]
 8002c8a:	0c09      	lsrs	r1, r1, #16
 8002c8c:	0409      	lsls	r1, r1, #16
 8002c8e:	4339      	orrs	r1, r7
 8002c90:	6059      	str	r1, [r3, #4]
  __HAL_SPI_ENABLE(hspi);
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	f042 0201 	orr.w	r2, r2, #1
 8002c98:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c9a:	6862      	ldr	r2, [r4, #4]
 8002c9c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8002ca0:	d103      	bne.n	8002caa <HAL_SPI_Transmit+0xa2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002caa:	68e3      	ldr	r3, [r4, #12]
 8002cac:	2b0f      	cmp	r3, #15
 8002cae:	d82e      	bhi.n	8002d0e <HAL_SPI_Transmit+0x106>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cb0:	2b07      	cmp	r3, #7
 8002cb2:	d875      	bhi.n	8002da0 <HAL_SPI_Transmit+0x198>
    while (hspi->TxXferCount > 0U)
 8002cb4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d02c      	beq.n	8002d18 <HAL_SPI_Transmit+0x110>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cbe:	6822      	ldr	r2, [r4, #0]
 8002cc0:	6953      	ldr	r3, [r2, #20]
 8002cc2:	079f      	lsls	r7, r3, #30
 8002cc4:	f140 809d 	bpl.w	8002e02 <HAL_SPI_Transmit+0x1fa>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8002cc8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002cd2:	d97d      	bls.n	8002dd0 <HAL_SPI_Transmit+0x1c8>
 8002cd4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002cd6:	2940      	cmp	r1, #64	; 0x40
 8002cd8:	d97a      	bls.n	8002dd0 <HAL_SPI_Transmit+0x1c8>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002cda:	f853 1b04 	ldr.w	r1, [r3], #4
 8002cde:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002ce0:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 8002ce2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ce6:	3b04      	subs	r3, #4
          hspi->TxXferCount-=2;
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 8002cee:	e7e1      	b.n	8002cb4 <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cf0:	6822      	ldr	r2, [r4, #0]
 8002cf2:	6953      	ldr	r3, [r2, #20]
 8002cf4:	079f      	lsls	r7, r3, #30
 8002cf6:	d523      	bpl.n	8002d40 <HAL_SPI_Transmit+0x138>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002cf8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002cfa:	f853 1b04 	ldr.w	r1, [r3], #4
 8002cfe:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8002d00:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount--;
 8002d02:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 8002d0e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1eb      	bne.n	8002cf0 <HAL_SPI_Transmit+0xe8>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8002d18:	6822      	ldr	r2, [r4, #0]
 8002d1a:	6953      	ldr	r3, [r2, #20]
 8002d1c:	071b      	lsls	r3, r3, #28
 8002d1e:	d57c      	bpl.n	8002e1a <HAL_SPI_Transmit+0x212>
  SPI_CloseTransfer(hspi);
 8002d20:	4620      	mov	r0, r4
 8002d22:	f7ff fe8f 	bl	8002a44 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8002d26:	2300      	movs	r3, #0
 8002d28:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d32:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 8002d36:	3000      	adds	r0, #0
 8002d38:	bf18      	it	ne
 8002d3a:	2001      	movne	r0, #1
 8002d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002d40:	b985      	cbnz	r5, 8002d64 <HAL_SPI_Transmit+0x15c>
          SPI_CloseTransfer(hspi);
 8002d42:	4620      	mov	r0, r4
 8002d44:	f7ff fe7e 	bl	8002a44 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8002d48:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 8002d4a:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 8002d4c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8002d50:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d58:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8002d5c:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 8002d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002d64:	1c68      	adds	r0, r5, #1
 8002d66:	d0d2      	beq.n	8002d0e <HAL_SPI_Transmit+0x106>
 8002d68:	f7fd fc8a 	bl	8000680 <HAL_GetTick>
 8002d6c:	1b80      	subs	r0, r0, r6
 8002d6e:	4285      	cmp	r5, r0
 8002d70:	d8cd      	bhi.n	8002d0e <HAL_SPI_Transmit+0x106>
 8002d72:	e7e6      	b.n	8002d42 <HAL_SPI_Transmit+0x13a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d74:	6822      	ldr	r2, [r4, #0]
 8002d76:	6953      	ldr	r3, [r2, #20]
 8002d78:	0799      	lsls	r1, r3, #30
 8002d7a:	d51f      	bpl.n	8002dbc <HAL_SPI_Transmit+0x1b4>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002d7c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d86:	d911      	bls.n	8002dac <HAL_SPI_Transmit+0x1a4>
 8002d88:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002d8a:	b179      	cbz	r1, 8002dac <HAL_SPI_Transmit+0x1a4>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002d8c:	f853 1b04 	ldr.w	r1, [r3], #4
 8002d90:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002d92:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002d94:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d98:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 8002da0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1e4      	bne.n	8002d74 <HAL_SPI_Transmit+0x16c>
 8002daa:	e7b5      	b.n	8002d18 <HAL_SPI_Transmit+0x110>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002dac:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002db0:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002db2:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002db4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002db8:	3b01      	subs	r3, #1
 8002dba:	e7ee      	b.n	8002d9a <HAL_SPI_Transmit+0x192>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002dbc:	2d00      	cmp	r5, #0
 8002dbe:	d0c0      	beq.n	8002d42 <HAL_SPI_Transmit+0x13a>
 8002dc0:	1c6b      	adds	r3, r5, #1
 8002dc2:	d0ed      	beq.n	8002da0 <HAL_SPI_Transmit+0x198>
 8002dc4:	f7fd fc5c 	bl	8000680 <HAL_GetTick>
 8002dc8:	1b80      	subs	r0, r0, r6
 8002dca:	4285      	cmp	r5, r0
 8002dcc:	d8e8      	bhi.n	8002da0 <HAL_SPI_Transmit+0x198>
 8002dce:	e7b8      	b.n	8002d42 <HAL_SPI_Transmit+0x13a>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002dd0:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8002dd4:	b289      	uxth	r1, r1
 8002dd6:	2901      	cmp	r1, #1
 8002dd8:	d909      	bls.n	8002dee <HAL_SPI_Transmit+0x1e6>
 8002dda:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002ddc:	b139      	cbz	r1, 8002dee <HAL_SPI_Transmit+0x1e6>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002dde:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002de2:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002de4:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002de6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002dea:	3b02      	subs	r3, #2
 8002dec:	e77c      	b.n	8002ce8 <HAL_SPI_Transmit+0xe0>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8002df4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002df6:	3301      	adds	r3, #1
 8002df8:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002dfa:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	e772      	b.n	8002ce8 <HAL_SPI_Transmit+0xe0>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002e02:	2d00      	cmp	r5, #0
 8002e04:	d09d      	beq.n	8002d42 <HAL_SPI_Transmit+0x13a>
 8002e06:	1c68      	adds	r0, r5, #1
 8002e08:	f43f af54 	beq.w	8002cb4 <HAL_SPI_Transmit+0xac>
 8002e0c:	f7fd fc38 	bl	8000680 <HAL_GetTick>
 8002e10:	1b80      	subs	r0, r0, r6
 8002e12:	4285      	cmp	r5, r0
 8002e14:	f63f af4e 	bhi.w	8002cb4 <HAL_SPI_Transmit+0xac>
 8002e18:	e793      	b.n	8002d42 <HAL_SPI_Transmit+0x13a>
    if(Timeout != HAL_MAX_DELAY)
 8002e1a:	1c69      	adds	r1, r5, #1
 8002e1c:	f43f af7d 	beq.w	8002d1a <HAL_SPI_Transmit+0x112>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002e20:	b12d      	cbz	r5, 8002e2e <HAL_SPI_Transmit+0x226>
 8002e22:	f7fd fc2d 	bl	8000680 <HAL_GetTick>
 8002e26:	1b80      	subs	r0, r0, r6
 8002e28:	4285      	cmp	r5, r0
 8002e2a:	f4bf af75 	bcs.w	8002d18 <HAL_SPI_Transmit+0x110>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e2e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002e32:	f043 0320 	orr.w	r3, r3, #32
 8002e36:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8002e3a:	e771      	b.n	8002d20 <HAL_SPI_Transmit+0x118>

08002e3c <HAL_SPI_TransmitReceive>:
{
 8002e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e40:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8002e42:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002e46:	4604      	mov	r4, r0
 8002e48:	4688      	mov	r8, r1
  __HAL_LOCK(hspi);
 8002e4a:	2b01      	cmp	r3, #1
{
 8002e4c:	4691      	mov	r9, r2
 8002e4e:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8002e50:	d016      	beq.n	8002e80 <HAL_SPI_TransmitReceive+0x44>
 8002e52:	2301      	movs	r3, #1
 8002e54:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002e58:	f7fd fc12 	bl	8000680 <HAL_GetTick>
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 8002e5c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002e60:	4606      	mov	r6, r0
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d00f      	beq.n	8002e86 <HAL_SPI_TransmitReceive+0x4a>
 8002e66:	6863      	ldr	r3, [r4, #4]
 8002e68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e6c:	d105      	bne.n	8002e7a <HAL_SPI_TransmitReceive+0x3e>
        ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->State == HAL_SPI_STATE_BUSY_RX))))
 8002e6e:	68a3      	ldr	r3, [r4, #8]
 8002e70:	b91b      	cbnz	r3, 8002e7a <HAL_SPI_TransmitReceive+0x3e>
 8002e72:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d005      	beq.n	8002e86 <HAL_SPI_TransmitReceive+0x4a>
    __HAL_UNLOCK(hspi);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002e80:	2002      	movs	r0, #2
 8002e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e86:	f1b8 0f00 	cmp.w	r8, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_SPI_TransmitReceive+0x58>
 8002e8c:	f1b9 0f00 	cmp.w	r9, #0
 8002e90:	d000      	beq.n	8002e94 <HAL_SPI_TransmitReceive+0x58>
 8002e92:	b92f      	cbnz	r7, 8002ea0 <HAL_SPI_TransmitReceive+0x64>
    __HAL_UNLOCK(hspi);
 8002e94:	2300      	movs	r3, #0
    return errorcode;
 8002e96:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002e98:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 8002e9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ea0:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d002      	beq.n	8002eae <HAL_SPI_TransmitReceive+0x72>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ea8:	2305      	movs	r3, #5
 8002eaa:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eae:	2300      	movs	r3, #0
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002eb0:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002eb2:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eb6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->RxXferCount = Size;
 8002eba:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferCount = Size;
 8002ebe:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002ec2:	684a      	ldr	r2, [r1, #4]
  hspi->RxISR       = NULL;
 8002ec4:	6723      	str	r3, [r4, #112]	; 0x70
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002ec6:	0c12      	lsrs	r2, r2, #16
  hspi->TxISR       = NULL;
 8002ec8:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxXferSize  = Size;
 8002eca:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002ece:	0412      	lsls	r2, r2, #16
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ed0:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8002ed4:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002ed8:	433a      	orrs	r2, r7
 8002eda:	604a      	str	r2, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8002edc:	680b      	ldr	r3, [r1, #0]
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ee4:	6863      	ldr	r3, [r4, #4]
 8002ee6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eea:	d103      	bne.n	8002ef4 <HAL_SPI_TransmitReceive+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002eec:	680b      	ldr	r3, [r1, #0]
 8002eee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ef2:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002ef4:	68e3      	ldr	r3, [r4, #12]
 8002ef6:	2b0f      	cmp	r3, #15
 8002ef8:	f200 8089 	bhi.w	800300e <HAL_SPI_TransmitReceive+0x1d2>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002efc:	2b07      	cmp	r3, #7
 8002efe:	f200 80e1 	bhi.w	80030c4 <HAL_SPI_TransmitReceive+0x288>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f02:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	b92b      	cbnz	r3, 8002f16 <HAL_SPI_TransmitReceive+0xda>
 8002f0a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 8088 	beq.w	8003026 <HAL_SPI_TransmitReceive+0x1ea>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002f16:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	b1c3      	cbz	r3, 8002f50 <HAL_SPI_TransmitReceive+0x114>
 8002f1e:	6822      	ldr	r2, [r4, #0]
 8002f20:	6953      	ldr	r3, [r2, #20]
 8002f22:	079f      	lsls	r7, r3, #30
 8002f24:	d514      	bpl.n	8002f50 <HAL_SPI_TransmitReceive+0x114>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8002f26:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	2b03      	cmp	r3, #3
 8002f2e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f30:	f240 80e3 	bls.w	80030fa <HAL_SPI_TransmitReceive+0x2be>
 8002f34:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002f36:	2940      	cmp	r1, #64	; 0x40
 8002f38:	f240 80df 	bls.w	80030fa <HAL_SPI_TransmitReceive+0x2be>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002f3c:	f853 1b04 	ldr.w	r1, [r3], #4
 8002f40:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002f42:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 8002f44:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f48:	3b04      	subs	r3, #4
          hspi->TxXferCount--;
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 8002f50:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	b1a3      	cbz	r3, 8002f82 <HAL_SPI_TransmitReceive+0x146>
 8002f58:	6822      	ldr	r2, [r4, #0]
 8002f5a:	6953      	ldr	r3, [r2, #20]
 8002f5c:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002f60:	d00f      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0x146>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8002f62:	6953      	ldr	r3, [r2, #20]
 8002f64:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002f68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f6a:	f000 80df 	beq.w	800312c <HAL_SPI_TransmitReceive+0x2f0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002f6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f70:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8002f74:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 8002f76:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f7a:	3b04      	subs	r3, #4
          hspi->RxXferCount--;
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002f82:	1c68      	adds	r0, r5, #1
 8002f84:	d0bd      	beq.n	8002f02 <HAL_SPI_TransmitReceive+0xc6>
 8002f86:	f7fd fb7b 	bl	8000680 <HAL_GetTick>
 8002f8a:	1b80      	subs	r0, r0, r6
 8002f8c:	4285      	cmp	r5, r0
 8002f8e:	d8b8      	bhi.n	8002f02 <HAL_SPI_TransmitReceive+0xc6>
 8002f90:	e02c      	b.n	8002fec <HAL_SPI_TransmitReceive+0x1b0>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002f92:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	b173      	cbz	r3, 8002fb8 <HAL_SPI_TransmitReceive+0x17c>
 8002f9a:	6822      	ldr	r2, [r4, #0]
 8002f9c:	6953      	ldr	r3, [r2, #20]
 8002f9e:	079b      	lsls	r3, r3, #30
 8002fa0:	d50a      	bpl.n	8002fb8 <HAL_SPI_TransmitReceive+0x17c>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002fa2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002fa4:	f853 1b04 	ldr.w	r1, [r3], #4
 8002fa8:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8002faa:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount --;
 8002fac:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 8002fb8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	b173      	cbz	r3, 8002fde <HAL_SPI_TransmitReceive+0x1a2>
 8002fc0:	6823      	ldr	r3, [r4, #0]
 8002fc2:	695a      	ldr	r2, [r3, #20]
 8002fc4:	423a      	tst	r2, r7
 8002fc6:	d00a      	beq.n	8002fde <HAL_SPI_TransmitReceive+0x1a2>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002fc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002fcc:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8002fd0:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount --;
 8002fd2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002fde:	1c68      	adds	r0, r5, #1
 8002fe0:	d017      	beq.n	8003012 <HAL_SPI_TransmitReceive+0x1d6>
 8002fe2:	f7fd fb4d 	bl	8000680 <HAL_GetTick>
 8002fe6:	1b80      	subs	r0, r0, r6
 8002fe8:	4285      	cmp	r5, r0
 8002fea:	d812      	bhi.n	8003012 <HAL_SPI_TransmitReceive+0x1d6>
        SPI_CloseTransfer(hspi);
 8002fec:	4620      	mov	r0, r4
 8002fee:	f7ff fd29 	bl	8002a44 <SPI_CloseTransfer>
        __HAL_UNLOCK(hspi);
 8002ff2:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8002ff4:	2001      	movs	r0, #1
        __HAL_UNLOCK(hspi);
 8002ff6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8002ffa:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003002:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8003006:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
 800300a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 800300e:	f248 0708 	movw	r7, #32776	; 0x8008
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003012:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8003016:	b29b      	uxth	r3, r3
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1ba      	bne.n	8002f92 <HAL_SPI_TransmitReceive+0x156>
 800301c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003020:	b29b      	uxth	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1b5      	bne.n	8002f92 <HAL_SPI_TransmitReceive+0x156>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8003026:	6822      	ldr	r2, [r4, #0]
 8003028:	6953      	ldr	r3, [r2, #20]
 800302a:	071b      	lsls	r3, r3, #28
 800302c:	f140 8096 	bpl.w	800315c <HAL_SPI_TransmitReceive+0x320>
  SPI_CloseTransfer(hspi);
 8003030:	4620      	mov	r0, r4
 8003032:	f7ff fd07 	bl	8002a44 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8003036:	2300      	movs	r3, #0
 8003038:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 800303c:	2301      	movs	r3, #1
 800303e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003042:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 8003046:	3000      	adds	r0, #0
 8003048:	bf18      	it	ne
 800304a:	2001      	movne	r0, #1
 800304c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003050:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8003054:	b29b      	uxth	r3, r3
 8003056:	b1b3      	cbz	r3, 8003086 <HAL_SPI_TransmitReceive+0x24a>
 8003058:	6822      	ldr	r2, [r4, #0]
 800305a:	6953      	ldr	r3, [r2, #20]
 800305c:	0799      	lsls	r1, r3, #30
 800305e:	d512      	bpl.n	8003086 <HAL_SPI_TransmitReceive+0x24a>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8003060:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b01      	cmp	r3, #1
 8003068:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800306a:	d936      	bls.n	80030da <HAL_SPI_TransmitReceive+0x29e>
 800306c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800306e:	2900      	cmp	r1, #0
 8003070:	d033      	beq.n	80030da <HAL_SPI_TransmitReceive+0x29e>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8003072:	f853 1b04 	ldr.w	r1, [r3], #4
 8003076:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8003078:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 800307a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800307e:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8003080:	b29b      	uxth	r3, r3
 8003082:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 8003086:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800308a:	b29b      	uxth	r3, r3
 800308c:	b19b      	cbz	r3, 80030b6 <HAL_SPI_TransmitReceive+0x27a>
 800308e:	6822      	ldr	r2, [r4, #0]
 8003090:	6953      	ldr	r3, [r2, #20]
 8003092:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8003096:	d00e      	beq.n	80030b6 <HAL_SPI_TransmitReceive+0x27a>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8003098:	6953      	ldr	r3, [r2, #20]
 800309a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800309e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030a0:	d023      	beq.n	80030ea <HAL_SPI_TransmitReceive+0x2ae>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80030a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030a4:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80030a8:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 80030aa:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030ae:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80030b6:	1c6b      	adds	r3, r5, #1
 80030b8:	d004      	beq.n	80030c4 <HAL_SPI_TransmitReceive+0x288>
 80030ba:	f7fd fae1 	bl	8000680 <HAL_GetTick>
 80030be:	1b80      	subs	r0, r0, r6
 80030c0:	4285      	cmp	r5, r0
 80030c2:	d993      	bls.n	8002fec <HAL_SPI_TransmitReceive+0x1b0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030c4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1c0      	bne.n	8003050 <HAL_SPI_TransmitReceive+0x214>
 80030ce:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1bb      	bne.n	8003050 <HAL_SPI_TransmitReceive+0x214>
 80030d8:	e7a5      	b.n	8003026 <HAL_SPI_TransmitReceive+0x1ea>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 80030da:	f833 1b02 	ldrh.w	r1, [r3], #2
 80030de:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80030e0:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 80030e2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 80030e6:	3b01      	subs	r3, #1
 80030e8:	e7ca      	b.n	8003080 <HAL_SPI_TransmitReceive+0x244>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 80030ea:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 80030ec:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80030f0:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 80030f2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030f6:	3b01      	subs	r3, #1
 80030f8:	e7da      	b.n	80030b0 <HAL_SPI_TransmitReceive+0x274>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80030fa:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 80030fe:	b289      	uxth	r1, r1
 8003100:	2901      	cmp	r1, #1
 8003102:	d909      	bls.n	8003118 <HAL_SPI_TransmitReceive+0x2dc>
 8003104:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003106:	b139      	cbz	r1, 8003118 <HAL_SPI_TransmitReceive+0x2dc>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8003108:	f833 1b02 	ldrh.w	r1, [r3], #2
 800310c:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800310e:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8003110:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8003114:	3b02      	subs	r3, #2
 8003116:	e718      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x10e>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800311e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003120:	3301      	adds	r3, #1
 8003122:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8003124:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8003128:	3b01      	subs	r3, #1
 800312a:	e70e      	b.n	8002f4a <HAL_SPI_TransmitReceive+0x10e>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 800312c:	6951      	ldr	r1, [r2, #20]
 800312e:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 8003132:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8003136:	d907      	bls.n	8003148 <HAL_SPI_TransmitReceive+0x30c>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8003138:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 800313a:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800313e:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8003140:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003144:	3b02      	subs	r3, #2
 8003146:	e719      	b.n	8002f7c <HAL_SPI_TransmitReceive+0x140>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8003148:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800314c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800314e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003150:	3301      	adds	r3, #1
 8003152:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003154:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003158:	3b01      	subs	r3, #1
 800315a:	e70f      	b.n	8002f7c <HAL_SPI_TransmitReceive+0x140>
    if(Timeout != HAL_MAX_DELAY)
 800315c:	1c69      	adds	r1, r5, #1
 800315e:	f43f af63 	beq.w	8003028 <HAL_SPI_TransmitReceive+0x1ec>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003162:	b12d      	cbz	r5, 8003170 <HAL_SPI_TransmitReceive+0x334>
 8003164:	f7fd fa8c 	bl	8000680 <HAL_GetTick>
 8003168:	1b80      	subs	r0, r0, r6
 800316a:	4285      	cmp	r5, r0
 800316c:	f4bf af5b 	bcs.w	8003026 <HAL_SPI_TransmitReceive+0x1ea>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003170:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003174:	f043 0320 	orr.w	r3, r3, #32
 8003178:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800317c:	e758      	b.n	8003030 <HAL_SPI_TransmitReceive+0x1f4>

0800317e <HAL_SPI_Receive>:
{
 800317e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003182:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003184:	6843      	ldr	r3, [r0, #4]
{
 8003186:	4604      	mov	r4, r0
 8003188:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800318a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
{
 800318e:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003190:	d10c      	bne.n	80031ac <HAL_SPI_Receive+0x2e>
 8003192:	6883      	ldr	r3, [r0, #8]
 8003194:	b953      	cbnz	r3, 80031ac <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003196:	2304      	movs	r3, #4
 8003198:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800319c:	4613      	mov	r3, r2
 800319e:	9500      	str	r5, [sp, #0]
 80031a0:	460a      	mov	r2, r1
 80031a2:	f7ff fe4b 	bl	8002e3c <HAL_SPI_TransmitReceive>
}
 80031a6:	b002      	add	sp, #8
 80031a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 80031ac:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d00c      	beq.n	80031ce <HAL_SPI_Receive+0x50>
 80031b4:	2301      	movs	r3, #1
 80031b6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 80031ba:	f7fd fa61 	bl	8000680 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80031be:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 80031c2:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d004      	beq.n	80031d2 <HAL_SPI_Receive+0x54>
    __HAL_UNLOCK(hspi);
 80031c8:	2300      	movs	r3, #0
 80031ca:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 80031ce:	2002      	movs	r0, #2
 80031d0:	e7e9      	b.n	80031a6 <HAL_SPI_Receive+0x28>
  if ((pData == NULL) || (Size == 0U))
 80031d2:	f1b8 0f00 	cmp.w	r8, #0
 80031d6:	d000      	beq.n	80031da <HAL_SPI_Receive+0x5c>
 80031d8:	b927      	cbnz	r7, 80031e4 <HAL_SPI_Receive+0x66>
    __HAL_UNLOCK(hspi);
 80031da:	2300      	movs	r3, #0
    return errorcode;
 80031dc:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 80031de:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 80031e2:	e7e0      	b.n	80031a6 <HAL_SPI_Receive+0x28>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80031e4:	2304      	movs	r3, #4
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80031e6:	f8c4 8064 	str.w	r8, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80031ea:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80031ee:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031f2:	2300      	movs	r3, #0
 80031f4:	6821      	ldr	r1, [r4, #0]
 80031f6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pTxBuffPtr  = NULL;
 80031fa:	65e3      	str	r3, [r4, #92]	; 0x5c
  hspi->RxXferCount = Size;
 80031fc:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferSize  = 0U;
 8003200:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = 0U;
 8003204:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxISR       = NULL;
 8003208:	6723      	str	r3, [r4, #112]	; 0x70
  hspi->TxISR       = NULL;
 800320a:	6763      	str	r3, [r4, #116]	; 0x74
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800320c:	68a3      	ldr	r3, [r4, #8]
 800320e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8003212:	d103      	bne.n	800321c <HAL_SPI_Receive+0x9e>
    SPI_1LINE_RX(hspi);
 8003214:	680b      	ldr	r3, [r1, #0]
 8003216:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800321a:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800321c:	684b      	ldr	r3, [r1, #4]
 800321e:	0c1b      	lsrs	r3, r3, #16
 8003220:	041b      	lsls	r3, r3, #16
 8003222:	433b      	orrs	r3, r7
 8003224:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8003226:	680b      	ldr	r3, [r1, #0]
 8003228:	f043 0301 	orr.w	r3, r3, #1
 800322c:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800322e:	6863      	ldr	r3, [r4, #4]
 8003230:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003234:	d103      	bne.n	800323e <HAL_SPI_Receive+0xc0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8003236:	680b      	ldr	r3, [r1, #0]
 8003238:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800323c:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800323e:	68e3      	ldr	r3, [r4, #12]
 8003240:	2b0f      	cmp	r3, #15
 8003242:	d857      	bhi.n	80032f4 <HAL_SPI_Receive+0x176>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003244:	2b07      	cmp	r3, #7
 8003246:	d86c      	bhi.n	8003322 <HAL_SPI_Receive+0x1a4>
    while (hspi->RxXferCount > 0U)
 8003248:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800324c:	b29b      	uxth	r3, r3
 800324e:	b34b      	cbz	r3, 80032a4 <HAL_SPI_Receive+0x126>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 8003250:	6823      	ldr	r3, [r4, #0]
 8003252:	695a      	ldr	r2, [r3, #20]
 8003254:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8003258:	f000 8093 	beq.w	8003382 <HAL_SPI_Receive+0x204>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8003262:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003264:	d075      	beq.n	8003352 <HAL_SPI_Receive+0x1d4>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8003266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003268:	f842 3b04 	str.w	r3, [r2], #4
          hspi->RxXferCount-=4;
 800326c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8003270:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 8003272:	3b04      	subs	r3, #4
          hspi->RxXferCount-=2;
 8003274:	b29b      	uxth	r3, r3
 8003276:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800327a:	e7e5      	b.n	8003248 <HAL_SPI_Receive+0xca>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	695a      	ldr	r2, [r3, #20]
 8003280:	423a      	tst	r2, r7
 8003282:	d01e      	beq.n	80032c2 <HAL_SPI_Receive+0x144>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8003284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003286:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003288:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800328c:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 800328e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003292:	3b01      	subs	r3, #1
 8003294:	b29b      	uxth	r3, r3
 8003296:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 800329a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1eb      	bne.n	800327c <HAL_SPI_Receive+0xfe>
  SPI_CloseTransfer(hspi);
 80032a4:	4620      	mov	r0, r4
 80032a6:	f7ff fbcd 	bl	8002a44 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 80032aa:	2300      	movs	r3, #0
 80032ac:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 80032b0:	2301      	movs	r3, #1
 80032b2:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032b6:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80032ba:	3000      	adds	r0, #0
 80032bc:	bf18      	it	ne
 80032be:	2001      	movne	r0, #1
 80032c0:	e771      	b.n	80031a6 <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80032c2:	b97d      	cbnz	r5, 80032e4 <HAL_SPI_Receive+0x166>
          SPI_CloseTransfer(hspi);
 80032c4:	4620      	mov	r0, r4
 80032c6:	f7ff fbbd 	bl	8002a44 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 80032ca:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 80032cc:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 80032ce:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80032d2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80032d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032da:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80032de:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 80032e2:	e760      	b.n	80031a6 <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80032e4:	1c69      	adds	r1, r5, #1
 80032e6:	d0d8      	beq.n	800329a <HAL_SPI_Receive+0x11c>
 80032e8:	f7fd f9ca 	bl	8000680 <HAL_GetTick>
 80032ec:	1b80      	subs	r0, r0, r6
 80032ee:	4285      	cmp	r5, r0
 80032f0:	d8d3      	bhi.n	800329a <HAL_SPI_Receive+0x11c>
 80032f2:	e7e7      	b.n	80032c4 <HAL_SPI_Receive+0x146>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 80032f4:	f248 0708 	movw	r7, #32776	; 0x8008
 80032f8:	e7cf      	b.n	800329a <HAL_SPI_Receive+0x11c>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 80032fa:	6822      	ldr	r2, [r4, #0]
 80032fc:	6953      	ldr	r3, [r2, #20]
 80032fe:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8003302:	d01c      	beq.n	800333e <HAL_SPI_Receive+0x1c0>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8003304:	6953      	ldr	r3, [r2, #20]
 8003306:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800330a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800330c:	d00f      	beq.n	800332e <HAL_SPI_Receive+0x1b0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800330e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003310:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8003314:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8003316:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800331a:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 800331c:	b29b      	uxth	r3, r3
 800331e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 8003322:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003326:	b29b      	uxth	r3, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1e6      	bne.n	80032fa <HAL_SPI_Receive+0x17c>
 800332c:	e7ba      	b.n	80032a4 <HAL_SPI_Receive+0x126>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800332e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8003330:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003334:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003336:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800333a:	3b01      	subs	r3, #1
 800333c:	e7ee      	b.n	800331c <HAL_SPI_Receive+0x19e>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800333e:	2d00      	cmp	r5, #0
 8003340:	d0c0      	beq.n	80032c4 <HAL_SPI_Receive+0x146>
 8003342:	1c6a      	adds	r2, r5, #1
 8003344:	d0ed      	beq.n	8003322 <HAL_SPI_Receive+0x1a4>
 8003346:	f7fd f99b 	bl	8000680 <HAL_GetTick>
 800334a:	1b80      	subs	r0, r0, r6
 800334c:	4285      	cmp	r5, r0
 800334e:	d8e8      	bhi.n	8003322 <HAL_SPI_Receive+0x1a4>
 8003350:	e7b8      	b.n	80032c4 <HAL_SPI_Receive+0x146>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 8003352:	6959      	ldr	r1, [r3, #20]
 8003354:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 8003358:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800335c:	d907      	bls.n	800336e <HAL_SPI_Receive+0x1f0>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800335e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003360:	f822 3b02 	strh.w	r3, [r2], #2
          hspi->RxXferCount-=2;
 8003364:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003368:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 800336a:	3b02      	subs	r3, #2
 800336c:	e782      	b.n	8003274 <HAL_SPI_Receive+0xf6>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800336e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003372:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8003374:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003376:	3301      	adds	r3, #1
 8003378:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800337a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800337e:	3b01      	subs	r3, #1
 8003380:	e778      	b.n	8003274 <HAL_SPI_Receive+0xf6>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003382:	2d00      	cmp	r5, #0
 8003384:	d09e      	beq.n	80032c4 <HAL_SPI_Receive+0x146>
 8003386:	1c6b      	adds	r3, r5, #1
 8003388:	f43f af5e 	beq.w	8003248 <HAL_SPI_Receive+0xca>
 800338c:	f7fd f978 	bl	8000680 <HAL_GetTick>
 8003390:	1b80      	subs	r0, r0, r6
 8003392:	4285      	cmp	r5, r0
 8003394:	f63f af58 	bhi.w	8003248 <HAL_SPI_Receive+0xca>
 8003398:	e794      	b.n	80032c4 <HAL_SPI_Receive+0x146>

0800339a <HAL_SPI_TxCpltCallback>:
 800339a:	4770      	bx	lr

0800339c <HAL_SPI_RxCpltCallback>:
 800339c:	4770      	bx	lr

0800339e <HAL_SPI_TxRxCpltCallback>:
 800339e:	4770      	bx	lr

080033a0 <HAL_SPI_ErrorCallback>:
 80033a0:	4770      	bx	lr
	...

080033a4 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 80033a4:	6803      	ldr	r3, [r0, #0]
{
 80033a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t itsource = hspi->Instance->IER;
 80033aa:	f8d3 a010 	ldr.w	sl, [r3, #16]
{
 80033ae:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 80033b0:	f8d3 9014 	ldr.w	r9, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80033b4:	f8d3 8008 	ldr.w	r8, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 80033b8:	ea0a 0509 	and.w	r5, sl, r9
  HAL_SPI_StateTypeDef State = hspi->State;
 80033bc:	f890 6081 	ldrb.w	r6, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 80033c0:	f005 0741 	and.w	r7, r5, #65	; 0x41
  HAL_SPI_StateTypeDef State = hspi->State;
 80033c4:	b2f6      	uxtb	r6, r6
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 80033c6:	2f01      	cmp	r7, #1
 80033c8:	d10a      	bne.n	80033e0 <HAL_SPI_IRQHandler+0x3c>
    hspi->RxISR(hspi);
 80033ca:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80033cc:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXE))
 80033ce:	f005 0322 	and.w	r3, r5, #34	; 0x22
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d106      	bne.n	80033e4 <HAL_SPI_IRQHandler+0x40>
    hspi->TxISR(hspi);
 80033d6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80033d8:	4620      	mov	r0, r4
}
 80033da:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    hspi->TxISR(hspi);
 80033de:	4718      	bx	r3
  uint32_t handled  = 0;
 80033e0:	2700      	movs	r7, #0
 80033e2:	e7f4      	b.n	80033ce <HAL_SPI_IRQHandler+0x2a>
  if (handled != 0)
 80033e4:	2f00      	cmp	r7, #0
 80033e6:	d166      	bne.n	80034b6 <HAL_SPI_IRQHandler+0x112>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80033e8:	072f      	lsls	r7, r5, #28
 80033ea:	d566      	bpl.n	80034ba <HAL_SPI_IRQHandler+0x116>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80033ec:	6823      	ldr	r3, [r4, #0]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 80033ee:	f418 4f40 	tst.w	r8, #49152	; 0xc000
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80033f2:	699a      	ldr	r2, [r3, #24]
 80033f4:	f042 0208 	orr.w	r2, r2, #8
 80033f8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80033fa:	699a      	ldr	r2, [r3, #24]
 80033fc:	f042 0210 	orr.w	r2, r2, #16
 8003400:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8003402:	699a      	ldr	r2, [r3, #24]
 8003404:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003408:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	f022 0208 	bic.w	r2, r2, #8
 8003410:	611a      	str	r2, [r3, #16]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 8003412:	d00e      	beq.n	8003432 <HAL_SPI_IRQHandler+0x8e>
 8003414:	2e04      	cmp	r6, #4
 8003416:	d009      	beq.n	800342c <HAL_SPI_IRQHandler+0x88>
       ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8003418:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800341a:	69d2      	ldr	r2, [r2, #28]
 800341c:	b14a      	cbz	r2, 8003432 <HAL_SPI_IRQHandler+0x8e>
 800341e:	2e03      	cmp	r6, #3
 8003420:	d104      	bne.n	800342c <HAL_SPI_IRQHandler+0x88>
      HAL_SPI_TxCpltCallback(hspi);
 8003422:	4620      	mov	r0, r4
 8003424:	f7ff ffb9 	bl	800339a <HAL_SPI_TxCpltCallback>
 8003428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
       ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)) )   // DMA is used in normal mode
 800342c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800342e:	69d2      	ldr	r2, [r2, #28]
 8003430:	bb8a      	cbnz	r2, 8003496 <HAL_SPI_IRQHandler+0xf2>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8003438:	d01b      	beq.n	8003472 <HAL_SPI_IRQHandler+0xce>
      SPI_CloseTransfer(hspi);
 800343a:	4620      	mov	r0, r4
 800343c:	f7ff fb02 	bl	8002a44 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 8003440:	2301      	movs	r3, #1
 8003442:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003446:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800344a:	b323      	cbz	r3, 8003496 <HAL_SPI_IRQHandler+0xf2>
        HAL_SPI_ErrorCallback(hspi);
 800344c:	4620      	mov	r0, r4
 800344e:	f7ff ffa7 	bl	80033a0 <HAL_SPI_ErrorCallback>
 8003452:	e030      	b.n	80034b6 <HAL_SPI_IRQHandler+0x112>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8003454:	68e1      	ldr	r1, [r4, #12]
 8003456:	6822      	ldr	r2, [r4, #0]
 8003458:	290f      	cmp	r1, #15
 800345a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800345c:	d90f      	bls.n	800347e <HAL_SPI_IRQHandler+0xda>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800345e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003460:	f843 2b04 	str.w	r2, [r3], #4
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8003464:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003466:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800346a:	3b01      	subs	r3, #1
 800346c:	b29b      	uxth	r3, r3
 800346e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0)
 8003472:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1eb      	bne.n	8003454 <HAL_SPI_IRQHandler+0xb0>
 800347c:	e7dd      	b.n	800343a <HAL_SPI_IRQHandler+0x96>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800347e:	2907      	cmp	r1, #7
 8003480:	d903      	bls.n	800348a <HAL_SPI_IRQHandler+0xe6>
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8003482:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8003484:	f823 2b02 	strh.w	r2, [r3], #2
 8003488:	e7ec      	b.n	8003464 <HAL_SPI_IRQHandler+0xc0>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800348a:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800348e:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8003490:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003492:	3301      	adds	r3, #1
 8003494:	e7e6      	b.n	8003464 <HAL_SPI_IRQHandler+0xc0>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8003496:	2e05      	cmp	r6, #5
 8003498:	d104      	bne.n	80034a4 <HAL_SPI_IRQHandler+0x100>
      HAL_SPI_TxRxCpltCallback(hspi);
 800349a:	4620      	mov	r0, r4
 800349c:	f7ff ff7f 	bl	800339e <HAL_SPI_TxRxCpltCallback>
 80034a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80034a4:	2e04      	cmp	r6, #4
 80034a6:	d104      	bne.n	80034b2 <HAL_SPI_IRQHandler+0x10e>
      HAL_SPI_RxCpltCallback(hspi);
 80034a8:	4620      	mov	r0, r4
 80034aa:	f7ff ff77 	bl	800339c <HAL_SPI_RxCpltCallback>
 80034ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80034b2:	2e03      	cmp	r6, #3
 80034b4:	d0b5      	beq.n	8003422 <HAL_SPI_IRQHandler+0x7e>
 80034b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT) && HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP ))
 80034ba:	f01a 0f08 	tst.w	sl, #8
 80034be:	d009      	beq.n	80034d4 <HAL_SPI_IRQHandler+0x130>
 80034c0:	f419 6f00 	tst.w	r9, #2048	; 0x800
 80034c4:	d006      	beq.n	80034d4 <HAL_SPI_IRQHandler+0x130>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80034c6:	6822      	ldr	r2, [r4, #0]
 80034c8:	6993      	ldr	r3, [r2, #24]
 80034ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80034ce:	6193      	str	r3, [r2, #24]
    return;
 80034d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != RESET)
 80034d4:	f415 7f58 	tst.w	r5, #864	; 0x360
 80034d8:	d0ed      	beq.n	80034b6 <HAL_SPI_IRQHandler+0x112>
    if ((trigger & SPI_FLAG_OVR) != RESET)
 80034da:	0668      	lsls	r0, r5, #25
 80034dc:	d50a      	bpl.n	80034f4 <HAL_SPI_IRQHandler+0x150>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80034de:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034e2:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80034e4:	f043 0304 	orr.w	r3, r3, #4
 80034e8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034ec:	6993      	ldr	r3, [r2, #24]
 80034ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034f2:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != RESET)
 80034f4:	05a9      	lsls	r1, r5, #22
 80034f6:	d50a      	bpl.n	800350e <HAL_SPI_IRQHandler+0x16a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80034f8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80034fc:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003506:	6993      	ldr	r3, [r2, #24]
 8003508:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800350c:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != RESET)
 800350e:	05ea      	lsls	r2, r5, #23
 8003510:	d50a      	bpl.n	8003528 <HAL_SPI_IRQHandler+0x184>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003512:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003516:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003518:	f043 0308 	orr.w	r3, r3, #8
 800351c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003520:	6993      	ldr	r3, [r2, #24]
 8003522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003526:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != RESET)
 8003528:	06ab      	lsls	r3, r5, #26
 800352a:	d50a      	bpl.n	8003542 <HAL_SPI_IRQHandler+0x19e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800352c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8003530:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8003532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003536:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800353a:	6993      	ldr	r3, [r2, #24]
 800353c:	f043 0320 	orr.w	r3, r3, #32
 8003540:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003542:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003546:	2b00      	cmp	r3, #0
 8003548:	d0b5      	beq.n	80034b6 <HAL_SPI_IRQHandler+0x112>
      __HAL_SPI_DISABLE(hspi);
 800354a:	6823      	ldr	r3, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 800354c:	f418 4f40 	tst.w	r8, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8003558:	691a      	ldr	r2, [r3, #16]
 800355a:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 800355e:	f022 0203 	bic.w	r2, r2, #3
 8003562:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 8003564:	d012      	beq.n	800358c <HAL_SPI_IRQHandler+0x1e8>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8003566:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8003568:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800356a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800356e:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8003570:	b118      	cbz	r0, 800357a <HAL_SPI_IRQHandler+0x1d6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003572:	4b08      	ldr	r3, [pc, #32]	; (8003594 <HAL_SPI_IRQHandler+0x1f0>)
 8003574:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8003576:	f7fd fa3f 	bl	80009f8 <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 800357a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800357c:	2800      	cmp	r0, #0
 800357e:	d09a      	beq.n	80034b6 <HAL_SPI_IRQHandler+0x112>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003580:	4b04      	ldr	r3, [pc, #16]	; (8003594 <HAL_SPI_IRQHandler+0x1f0>)
}
 8003582:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003586:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8003588:	f7fd ba36 	b.w	80009f8 <HAL_DMA_Abort_IT>
        hspi->State = HAL_SPI_STATE_READY;
 800358c:	2301      	movs	r3, #1
 800358e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
 8003592:	e75b      	b.n	800344c <HAL_SPI_IRQHandler+0xa8>
 8003594:	08003599 	.word	0x08003599

08003598 <SPI_DMAAbortOnError>:
{
 8003598:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800359a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 800359c:	2300      	movs	r3, #0
 800359e:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = 0U;
 80035a2:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 80035ac:	f7ff fef8 	bl	80033a0 <HAL_SPI_ErrorCallback>
 80035b0:	bd08      	pop	{r3, pc}

080035b2 <HAL_TIM_PeriodElapsedCallback>:
 80035b2:	4770      	bx	lr

080035b4 <HAL_TIM_OC_DelayElapsedCallback>:
 80035b4:	4770      	bx	lr

080035b6 <HAL_TIM_IC_CaptureCallback>:
 80035b6:	4770      	bx	lr

080035b8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80035b8:	4770      	bx	lr

080035ba <HAL_TIM_TriggerCallback>:
 80035ba:	4770      	bx	lr

080035bc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035bc:	6803      	ldr	r3, [r0, #0]
 80035be:	691a      	ldr	r2, [r3, #16]
 80035c0:	0791      	lsls	r1, r2, #30
{
 80035c2:	b510      	push	{r4, lr}
 80035c4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035c6:	d50f      	bpl.n	80035e8 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	0792      	lsls	r2, r2, #30
 80035cc:	d50c      	bpl.n	80035e8 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035ce:	f06f 0202 	mvn.w	r2, #2
 80035d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035d4:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80035d6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035d8:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80035da:	0799      	lsls	r1, r3, #30
 80035dc:	f000 8085 	beq.w	80036ea <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80035e0:	f7ff ffe9 	bl	80035b6 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e4:	2300      	movs	r3, #0
 80035e6:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035e8:	6823      	ldr	r3, [r4, #0]
 80035ea:	691a      	ldr	r2, [r3, #16]
 80035ec:	0752      	lsls	r2, r2, #29
 80035ee:	d510      	bpl.n	8003612 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80035f0:	68da      	ldr	r2, [r3, #12]
 80035f2:	0750      	lsls	r0, r2, #29
 80035f4:	d50d      	bpl.n	8003612 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035f6:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80035fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035fe:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8003600:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003602:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8003604:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003608:	d075      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 800360a:	f7ff ffd4 	bl	80035b6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800360e:	2300      	movs	r3, #0
 8003610:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	691a      	ldr	r2, [r3, #16]
 8003616:	0711      	lsls	r1, r2, #28
 8003618:	d50f      	bpl.n	800363a <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800361a:	68da      	ldr	r2, [r3, #12]
 800361c:	0712      	lsls	r2, r2, #28
 800361e:	d50c      	bpl.n	800363a <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003620:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003624:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003626:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003628:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800362a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800362c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800362e:	079b      	lsls	r3, r3, #30
 8003630:	d067      	beq.n	8003702 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003632:	f7ff ffc0 	bl	80035b6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003636:	2300      	movs	r3, #0
 8003638:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	691a      	ldr	r2, [r3, #16]
 800363e:	06d0      	lsls	r0, r2, #27
 8003640:	d510      	bpl.n	8003664 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	06d1      	lsls	r1, r2, #27
 8003646:	d50d      	bpl.n	8003664 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003648:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800364c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800364e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003650:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003652:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003654:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003656:	f413 7f40 	tst.w	r3, #768	; 0x300
 800365a:	d058      	beq.n	800370e <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 800365c:	f7ff ffab 	bl	80035b6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003660:	2300      	movs	r3, #0
 8003662:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003664:	6823      	ldr	r3, [r4, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	07d2      	lsls	r2, r2, #31
 800366a:	d508      	bpl.n	800367e <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800366c:	68da      	ldr	r2, [r3, #12]
 800366e:	07d0      	lsls	r0, r2, #31
 8003670:	d505      	bpl.n	800367e <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003672:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8003676:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003678:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800367a:	f7ff ff9a 	bl	80035b2 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	691a      	ldr	r2, [r3, #16]
 8003682:	0611      	lsls	r1, r2, #24
 8003684:	d508      	bpl.n	8003698 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	0612      	lsls	r2, r2, #24
 800368a:	d505      	bpl.n	8003698 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800368c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8003690:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003692:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003694:	f000 f8eb 	bl	800386e <HAL_TIMEx_BreakCallback>
    }
  } 
  /* TIM Break input2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003698:	6823      	ldr	r3, [r4, #0]
 800369a:	691a      	ldr	r2, [r3, #16]
 800369c:	05d0      	lsls	r0, r2, #23
 800369e:	d508      	bpl.n	80036b2 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	0611      	lsls	r1, r2, #24
 80036a4:	d505      	bpl.n	80036b2 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80036aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80036ae:	f000 f8de 	bl	800386e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036b2:	6823      	ldr	r3, [r4, #0]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	0652      	lsls	r2, r2, #25
 80036b8:	d508      	bpl.n	80036cc <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	0650      	lsls	r0, r2, #25
 80036be:	d505      	bpl.n	80036cc <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80036c4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80036c8:	f7ff ff77 	bl	80035ba <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036cc:	6823      	ldr	r3, [r4, #0]
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	0691      	lsls	r1, r2, #26
 80036d2:	d522      	bpl.n	800371a <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	0692      	lsls	r2, r2, #26
 80036d8:	d51f      	bpl.n	800371a <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036da:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80036de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036e0:	611a      	str	r2, [r3, #16]
    }
  }
}
 80036e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80036e6:	f000 b8c1 	b.w	800386c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ea:	f7ff ff63 	bl	80035b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ee:	4620      	mov	r0, r4
 80036f0:	f7ff ff62 	bl	80035b8 <HAL_TIM_PWM_PulseFinishedCallback>
 80036f4:	e776      	b.n	80035e4 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f6:	f7ff ff5d 	bl	80035b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fa:	4620      	mov	r0, r4
 80036fc:	f7ff ff5c 	bl	80035b8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003700:	e785      	b.n	800360e <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003702:	f7ff ff57 	bl	80035b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003706:	4620      	mov	r0, r4
 8003708:	f7ff ff56 	bl	80035b8 <HAL_TIM_PWM_PulseFinishedCallback>
 800370c:	e793      	b.n	8003636 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800370e:	f7ff ff51 	bl	80035b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003712:	4620      	mov	r0, r4
 8003714:	f7ff ff50 	bl	80035b8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003718:	e7a2      	b.n	8003660 <HAL_TIM_IRQHandler+0xa4>
 800371a:	bd10      	pop	{r4, pc}

0800371c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800371c:	4a31      	ldr	r2, [pc, #196]	; (80037e4 <TIM_Base_SetConfig+0xc8>)
  tmpcr1 = TIMx->CR1;
 800371e:	8803      	ldrh	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003720:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 8003722:	b29b      	uxth	r3, r3
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003724:	d012      	beq.n	800374c <TIM_Base_SetConfig+0x30>
 8003726:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800372a:	d00f      	beq.n	800374c <TIM_Base_SetConfig+0x30>
 800372c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003730:	4290      	cmp	r0, r2
 8003732:	d00b      	beq.n	800374c <TIM_Base_SetConfig+0x30>
 8003734:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003738:	4290      	cmp	r0, r2
 800373a:	d007      	beq.n	800374c <TIM_Base_SetConfig+0x30>
 800373c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003740:	4290      	cmp	r0, r2
 8003742:	d003      	beq.n	800374c <TIM_Base_SetConfig+0x30>
 8003744:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003748:	4290      	cmp	r0, r2
 800374a:	d119      	bne.n	8003780 <TIM_Base_SetConfig+0x64>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800374c:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800374e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003752:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003754:	4a23      	ldr	r2, [pc, #140]	; (80037e4 <TIM_Base_SetConfig+0xc8>)
 8003756:	4290      	cmp	r0, r2
 8003758:	d01d      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 800375a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800375e:	d01a      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 8003760:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003764:	4290      	cmp	r0, r2
 8003766:	d016      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 8003768:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800376c:	4290      	cmp	r0, r2
 800376e:	d012      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 8003770:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003774:	4290      	cmp	r0, r2
 8003776:	d00e      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 8003778:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800377c:	4290      	cmp	r0, r2
 800377e:	d00a      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 8003780:	4a19      	ldr	r2, [pc, #100]	; (80037e8 <TIM_Base_SetConfig+0xcc>)
 8003782:	4290      	cmp	r0, r2
 8003784:	d007      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 8003786:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800378a:	4290      	cmp	r0, r2
 800378c:	d003      	beq.n	8003796 <TIM_Base_SetConfig+0x7a>
 800378e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003792:	4290      	cmp	r0, r2
 8003794:	d103      	bne.n	800379e <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003796:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800379a:	68ca      	ldr	r2, [r1, #12]
 800379c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800379e:	694a      	ldr	r2, [r1, #20]
 80037a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037a4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037aa:	688b      	ldr	r3, [r1, #8]
 80037ac:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80037ae:	880b      	ldrh	r3, [r1, #0]
 80037b0:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80037b2:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <TIM_Base_SetConfig+0xc8>)
 80037b4:	4298      	cmp	r0, r3
 80037b6:	d00f      	beq.n	80037d8 <TIM_Base_SetConfig+0xbc>
 80037b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037bc:	4298      	cmp	r0, r3
 80037be:	d00b      	beq.n	80037d8 <TIM_Base_SetConfig+0xbc>
 80037c0:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 80037c4:	4298      	cmp	r0, r3
 80037c6:	d007      	beq.n	80037d8 <TIM_Base_SetConfig+0xbc>
 80037c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037cc:	4298      	cmp	r0, r3
 80037ce:	d003      	beq.n	80037d8 <TIM_Base_SetConfig+0xbc>
 80037d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037d4:	4298      	cmp	r0, r3
 80037d6:	d101      	bne.n	80037dc <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037d8:	8a0b      	ldrh	r3, [r1, #16]
 80037da:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80037dc:	2301      	movs	r3, #1
 80037de:	6143      	str	r3, [r0, #20]
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40010000 	.word	0x40010000
 80037e8:	40014000 	.word	0x40014000

080037ec <HAL_TIM_Base_Init>:
{ 
 80037ec:	b510      	push	{r4, lr}
  if(htim == NULL)
 80037ee:	4604      	mov	r4, r0
 80037f0:	b1a0      	cbz	r0, 800381c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80037f2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80037f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80037fa:	b91b      	cbnz	r3, 8003804 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80037fc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003800:	f002 faa8 	bl	8005d54 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003804:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003806:	6820      	ldr	r0, [r4, #0]
 8003808:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 800380a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800380e:	f7ff ff85 	bl	800371c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003812:	2301      	movs	r3, #1
  return HAL_OK;
 8003814:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003816:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800381a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800381c:	2001      	movs	r0, #1
}
 800381e:	bd10      	pop	{r4, pc}

08003820 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003820:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003824:	2b01      	cmp	r3, #1
{
 8003826:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8003828:	d01c      	beq.n	8003864 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800382a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800382c:	4d0e      	ldr	r5, [pc, #56]	; (8003868 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 800382e:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003830:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 8003832:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003834:	d003      	beq.n	800383e <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8003836:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800383a:	42aa      	cmp	r2, r5
 800383c:	d103      	bne.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800383e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003842:	684d      	ldr	r5, [r1, #4]
 8003844:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003846:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003848:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800384c:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800384e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003852:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003854:	4321      	orrs	r1, r4
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003856:	6053      	str	r3, [r2, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8003858:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 800385a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800385c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8003860:	4618      	mov	r0, r3
 8003862:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8003864:	2002      	movs	r0, #2
} 
 8003866:	bd30      	pop	{r4, r5, pc}
 8003868:	40010000 	.word	0x40010000

0800386c <HAL_TIMEx_CommutationCallback>:
 800386c:	4770      	bx	lr

0800386e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800386e:	4770      	bx	lr

08003870 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003874:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  assert_param(IS_UART_PRESCALER(huart->Init.Prescaler));
  assert_param(IS_UART_FIFO_MODE_STATE(huart->Init.FIFOMode));
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8003876:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if(UART_INSTANCE_LOWPOWER(huart))
 8003878:	6805      	ldr	r5, [r0, #0]
{
 800387a:	b087      	sub	sp, #28
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 800387c:	68a3      	ldr	r3, [r4, #8]
 800387e:	6922      	ldr	r2, [r4, #16]
 8003880:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003882:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003884:	69c0      	ldr	r0, [r0, #28]
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8003886:	4313      	orrs	r3, r2
 8003888:	6962      	ldr	r2, [r4, #20]
 800388a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800388c:	4ab3      	ldr	r2, [pc, #716]	; (8003b5c <UART_SetConfig+0x2ec>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 800388e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003890:	4032      	ands	r2, r6
 8003892:	4313      	orrs	r3, r2

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003894:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003896:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003898:	686b      	ldr	r3, [r5, #4]
 800389a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800389e:	4313      	orrs	r3, r2
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART)
   * - set TXFTCFG bit according to husart->Init.TXFIFOThreshold value
   * - set RXFTCFG bit according to husart->Init.RXFIFOThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80038a0:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a2:	606b      	str	r3, [r5, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80038a4:	4bae      	ldr	r3, [pc, #696]	; (8003b60 <UART_SetConfig+0x2f0>)
 80038a6:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80038a8:	bf1c      	itt	ne
 80038aa:	6a23      	ldrne	r3, [r4, #32]
 80038ac:	431a      	orrne	r2, r3
  }

  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 80038ae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  {
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 80038b2:	bf02      	ittt	eq
 80038b4:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 80038b6:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 80038b8:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

/*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - UART Clock Prescaler : set PRESCALER according to huart->Init.Prescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 80038ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 80038bc:	bf08      	it	eq
 80038be:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038c0:	68ab      	ldr	r3, [r5, #8]
 80038c2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80038c6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80038ca:	4313      	orrs	r3, r2
 80038cc:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 80038ce:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80038d0:	f023 030f 	bic.w	r3, r3, #15
 80038d4:	430b      	orrs	r3, r1
 80038d6:	62eb      	str	r3, [r5, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038d8:	4ba2      	ldr	r3, [pc, #648]	; (8003b64 <UART_SetConfig+0x2f4>)
 80038da:	429d      	cmp	r5, r3
 80038dc:	d11c      	bne.n	8003918 <UART_SetConfig+0xa8>
 80038de:	4ba2      	ldr	r3, [pc, #648]	; (8003b68 <UART_SetConfig+0x2f8>)
 80038e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038e6:	2b28      	cmp	r3, #40	; 0x28
 80038e8:	f200 825e 	bhi.w	8003da8 <UART_SetConfig+0x538>
 80038ec:	4a9f      	ldr	r2, [pc, #636]	; (8003b6c <UART_SetConfig+0x2fc>)
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ee:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80038f2:	5cd3      	ldrb	r3, [r2, r3]
 80038f4:	f040 81e6 	bne.w	8003cc4 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	f000 81ba 	beq.w	8003c72 <UART_SetConfig+0x402>
 80038fe:	f200 816e 	bhi.w	8003bde <UART_SetConfig+0x36e>
 8003902:	2b01      	cmp	r3, #1
 8003904:	f000 8197 	beq.w	8003c36 <UART_SetConfig+0x3c6>
 8003908:	f0c0 817d 	bcc.w	8003c06 <UART_SetConfig+0x396>
 800390c:	2b04      	cmp	r3, #4
 800390e:	f000 8195 	beq.w	8003c3c <UART_SetConfig+0x3cc>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 8003914:	2200      	movs	r2, #0
 8003916:	e186      	b.n	8003c26 <UART_SetConfig+0x3b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003918:	4b95      	ldr	r3, [pc, #596]	; (8003b70 <UART_SetConfig+0x300>)
 800391a:	429d      	cmp	r5, r3
 800391c:	d108      	bne.n	8003930 <UART_SetConfig+0xc0>
 800391e:	4b92      	ldr	r3, [pc, #584]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	2b05      	cmp	r3, #5
 8003928:	f200 823e 	bhi.w	8003da8 <UART_SetConfig+0x538>
 800392c:	4a91      	ldr	r2, [pc, #580]	; (8003b74 <UART_SetConfig+0x304>)
 800392e:	e7de      	b.n	80038ee <UART_SetConfig+0x7e>
 8003930:	4b91      	ldr	r3, [pc, #580]	; (8003b78 <UART_SetConfig+0x308>)
 8003932:	429d      	cmp	r5, r3
 8003934:	d108      	bne.n	8003948 <UART_SetConfig+0xd8>
 8003936:	4b8c      	ldr	r3, [pc, #560]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393a:	f003 0307 	and.w	r3, r3, #7
 800393e:	2b05      	cmp	r3, #5
 8003940:	f200 8232 	bhi.w	8003da8 <UART_SetConfig+0x538>
 8003944:	4a8d      	ldr	r2, [pc, #564]	; (8003b7c <UART_SetConfig+0x30c>)
 8003946:	e7d2      	b.n	80038ee <UART_SetConfig+0x7e>
 8003948:	4b8d      	ldr	r3, [pc, #564]	; (8003b80 <UART_SetConfig+0x310>)
 800394a:	429d      	cmp	r5, r3
 800394c:	d108      	bne.n	8003960 <UART_SetConfig+0xf0>
 800394e:	4b86      	ldr	r3, [pc, #536]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	2b05      	cmp	r3, #5
 8003958:	f200 8226 	bhi.w	8003da8 <UART_SetConfig+0x538>
 800395c:	4a89      	ldr	r2, [pc, #548]	; (8003b84 <UART_SetConfig+0x314>)
 800395e:	e7c6      	b.n	80038ee <UART_SetConfig+0x7e>
 8003960:	4b89      	ldr	r3, [pc, #548]	; (8003b88 <UART_SetConfig+0x318>)
 8003962:	429d      	cmp	r5, r3
 8003964:	d108      	bne.n	8003978 <UART_SetConfig+0x108>
 8003966:	4b80      	ldr	r3, [pc, #512]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	2b05      	cmp	r3, #5
 8003970:	f200 821a 	bhi.w	8003da8 <UART_SetConfig+0x538>
 8003974:	4a85      	ldr	r2, [pc, #532]	; (8003b8c <UART_SetConfig+0x31c>)
 8003976:	e7ba      	b.n	80038ee <UART_SetConfig+0x7e>
 8003978:	4b85      	ldr	r3, [pc, #532]	; (8003b90 <UART_SetConfig+0x320>)
 800397a:	429d      	cmp	r5, r3
 800397c:	d108      	bne.n	8003990 <UART_SetConfig+0x120>
 800397e:	4b7a      	ldr	r3, [pc, #488]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003982:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003986:	2b28      	cmp	r3, #40	; 0x28
 8003988:	f200 820e 	bhi.w	8003da8 <UART_SetConfig+0x538>
 800398c:	4a81      	ldr	r2, [pc, #516]	; (8003b94 <UART_SetConfig+0x324>)
 800398e:	e7ae      	b.n	80038ee <UART_SetConfig+0x7e>
 8003990:	4b81      	ldr	r3, [pc, #516]	; (8003b98 <UART_SetConfig+0x328>)
 8003992:	429d      	cmp	r5, r3
 8003994:	d108      	bne.n	80039a8 <UART_SetConfig+0x138>
 8003996:	4b74      	ldr	r3, [pc, #464]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	2b05      	cmp	r3, #5
 80039a0:	f200 8202 	bhi.w	8003da8 <UART_SetConfig+0x538>
 80039a4:	4a7d      	ldr	r2, [pc, #500]	; (8003b9c <UART_SetConfig+0x32c>)
 80039a6:	e7a2      	b.n	80038ee <UART_SetConfig+0x7e>
 80039a8:	4b7d      	ldr	r3, [pc, #500]	; (8003ba0 <UART_SetConfig+0x330>)
 80039aa:	429d      	cmp	r5, r3
 80039ac:	d108      	bne.n	80039c0 <UART_SetConfig+0x150>
 80039ae:	4b6e      	ldr	r3, [pc, #440]	; (8003b68 <UART_SetConfig+0x2f8>)
 80039b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	2b05      	cmp	r3, #5
 80039b8:	f200 81f6 	bhi.w	8003da8 <UART_SetConfig+0x538>
 80039bc:	4a79      	ldr	r2, [pc, #484]	; (8003ba4 <UART_SetConfig+0x334>)
 80039be:	e796      	b.n	80038ee <UART_SetConfig+0x7e>
 80039c0:	4b67      	ldr	r3, [pc, #412]	; (8003b60 <UART_SetConfig+0x2f0>)
 80039c2:	429d      	cmp	r5, r3
 80039c4:	f040 81f0 	bne.w	8003da8 <UART_SetConfig+0x538>
 80039c8:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80039cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80039ce:	f002 0207 	and.w	r2, r2, #7
 80039d2:	2a05      	cmp	r2, #5
 80039d4:	d901      	bls.n	80039da <UART_SetConfig+0x16a>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
      break;
    }
  }

  return ret;
 80039d8:	e080      	b.n	8003adc <UART_SetConfig+0x26c>
 80039da:	4973      	ldr	r1, [pc, #460]	; (8003ba8 <UART_SetConfig+0x338>)
 80039dc:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 80039de:	2d08      	cmp	r5, #8
 80039e0:	d02f      	beq.n	8003a42 <UART_SetConfig+0x1d2>
 80039e2:	d808      	bhi.n	80039f6 <UART_SetConfig+0x186>
 80039e4:	2d02      	cmp	r5, #2
 80039e6:	d021      	beq.n	8003a2c <UART_SetConfig+0x1bc>
 80039e8:	2d04      	cmp	r5, #4
 80039ea:	d1f4      	bne.n	80039d6 <UART_SetConfig+0x166>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80039ec:	4668      	mov	r0, sp
 80039ee:	f7fe fecf 	bl	8002790 <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 80039f2:	9801      	ldr	r0, [sp, #4]
      break;
 80039f4:	e01c      	b.n	8003a30 <UART_SetConfig+0x1c0>
    switch (clocksource)
 80039f6:	2d20      	cmp	r5, #32
 80039f8:	d005      	beq.n	8003a06 <UART_SetConfig+0x196>
 80039fa:	2d40      	cmp	r5, #64	; 0x40
 80039fc:	d01c      	beq.n	8003a38 <UART_SetConfig+0x1c8>
 80039fe:	2d10      	cmp	r5, #16
 8003a00:	d1e9      	bne.n	80039d6 <UART_SetConfig+0x166>
      tmpreg =(uint32_t) CSI_VALUE;
 8003a02:	486a      	ldr	r0, [pc, #424]	; (8003bac <UART_SetConfig+0x33c>)
 8003a04:	e001      	b.n	8003a0a <UART_SetConfig+0x19a>
      tmpreg = (uint32_t) LSE_VALUE;
 8003a06:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8003a0a:	6866      	ldr	r6, [r4, #4]
 8003a0c:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8003a10:	4283      	cmp	r3, r0
 8003a12:	d8e0      	bhi.n	80039d6 <UART_SetConfig+0x166>
 8003a14:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 8003a18:	d8dd      	bhi.n	80039d6 <UART_SetConfig+0x166>
        switch (clocksource)
 8003a1a:	2d08      	cmp	r5, #8
 8003a1c:	d078      	beq.n	8003b10 <UART_SetConfig+0x2a0>
 8003a1e:	d81a      	bhi.n	8003a56 <UART_SetConfig+0x1e6>
 8003a20:	2d02      	cmp	r5, #2
 8003a22:	d038      	beq.n	8003a96 <UART_SetConfig+0x226>
 8003a24:	2d04      	cmp	r5, #4
 8003a26:	d05d      	beq.n	8003ae4 <UART_SetConfig+0x274>
          ret = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e04f      	b.n	8003acc <UART_SetConfig+0x25c>
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 8003a2c:	f7fe fe9a 	bl	8002764 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 8003a30:	2800      	cmp	r0, #0
 8003a32:	d1ea      	bne.n	8003a0a <UART_SetConfig+0x19a>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a34:	2300      	movs	r3, #0
      break;
 8003a36:	e051      	b.n	8003adc <UART_SetConfig+0x26c>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003a38:	a803      	add	r0, sp, #12
 8003a3a:	f7fe ff49 	bl	80028d0 <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 8003a3e:	9804      	ldr	r0, [sp, #16]
      break;
 8003a40:	e7f6      	b.n	8003a30 <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	485a      	ldr	r0, [pc, #360]	; (8003bb0 <UART_SetConfig+0x340>)
 8003a46:	f012 0f20 	tst.w	r2, #32
 8003a4a:	d0de      	beq.n	8003a0a <UART_SetConfig+0x19a>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003a52:	40d8      	lsrs	r0, r3
 8003a54:	e7d9      	b.n	8003a0a <UART_SetConfig+0x19a>
        switch (clocksource)
 8003a56:	2d20      	cmp	r5, #32
 8003a58:	f000 80b0 	beq.w	8003bbc <UART_SetConfig+0x34c>
 8003a5c:	2d40      	cmp	r5, #64	; 0x40
 8003a5e:	d04c      	beq.n	8003afa <UART_SetConfig+0x28a>
 8003a60:	2d10      	cmp	r5, #16
 8003a62:	d1e1      	bne.n	8003a28 <UART_SetConfig+0x1b8>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a64:	4b53      	ldr	r3, [pc, #332]	; (8003bb4 <UART_SetConfig+0x344>)
 8003a66:	2100      	movs	r1, #0
 8003a68:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003a6a:	4850      	ldr	r0, [pc, #320]	; (8003bac <UART_SetConfig+0x33c>)
 8003a6c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003a70:	2300      	movs	r3, #0
 8003a72:	f7fc fc3d 	bl	80002f0 <__aeabi_uldivmod>
 8003a76:	4632      	mov	r2, r6
 8003a78:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8003a82:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8003a86:	0870      	lsrs	r0, r6, #1
 8003a88:	eb18 0500 	adds.w	r5, r8, r0
 8003a8c:	f149 0600 	adc.w	r6, r9, #0
 8003a90:	4628      	mov	r0, r5
 8003a92:	4631      	mov	r1, r6
 8003a94:	e017      	b.n	8003ac6 <UART_SetConfig+0x256>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003a96:	f7fe fe65 	bl	8002764 <HAL_RCCEx_GetD3PCLK1Freq>
 8003a9a:	4b46      	ldr	r3, [pc, #280]	; (8003bb4 <UART_SetConfig+0x344>)
 8003a9c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003a9e:	6865      	ldr	r5, [r4, #4]
 8003aa0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003aa4:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	f7fc fc22 	bl	80002f0 <__aeabi_uldivmod>
 8003aac:	462a      	mov	r2, r5
 8003aae:	020f      	lsls	r7, r1, #8
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	0206      	lsls	r6, r0, #8
 8003ab4:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8003ab8:	0868      	lsrs	r0, r5, #1
 8003aba:	eb16 0800 	adds.w	r8, r6, r0
 8003abe:	f147 0900 	adc.w	r9, r7, #0
 8003ac2:	4640      	mov	r0, r8
 8003ac4:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003ac6:	f7fc fc13 	bl	80002f0 <__aeabi_uldivmod>
          break;
 8003aca:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8003acc:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003ad0:	4a39      	ldr	r2, [pc, #228]	; (8003bb8 <UART_SetConfig+0x348>)
 8003ad2:	4291      	cmp	r1, r2
 8003ad4:	f63f af7f 	bhi.w	80039d6 <UART_SetConfig+0x166>
           huart->Instance->BRR = tmpreg;
 8003ad8:	6822      	ldr	r2, [r4, #0]
 8003ada:	60d0      	str	r0, [r2, #12]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	b007      	add	sp, #28
 8003ae0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003ae4:	4668      	mov	r0, sp
 8003ae6:	f7fe fe53 	bl	8002790 <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003aea:	4b32      	ldr	r3, [pc, #200]	; (8003bb4 <UART_SetConfig+0x344>)
 8003aec:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003aee:	6865      	ldr	r5, [r4, #4]
 8003af0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003af4:	2300      	movs	r3, #0
 8003af6:	9801      	ldr	r0, [sp, #4]
 8003af8:	e7d5      	b.n	8003aa6 <UART_SetConfig+0x236>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003afa:	a803      	add	r0, sp, #12
 8003afc:	f7fe fee8 	bl	80028d0 <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b00:	4b2c      	ldr	r3, [pc, #176]	; (8003bb4 <UART_SetConfig+0x344>)
 8003b02:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b04:	6865      	ldr	r5, [r4, #4]
 8003b06:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	9804      	ldr	r0, [sp, #16]
 8003b0e:	e7ca      	b.n	8003aa6 <UART_SetConfig+0x236>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b10:	4915      	ldr	r1, [pc, #84]	; (8003b68 <UART_SetConfig+0x2f8>)
 8003b12:	0877      	lsrs	r7, r6, #1
 8003b14:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b16:	680d      	ldr	r5, [r1, #0]
 8003b18:	4b26      	ldr	r3, [pc, #152]	; (8003bb4 <UART_SetConfig+0x344>)
 8003b1a:	f015 0520 	ands.w	r5, r5, #32
 8003b1e:	d017      	beq.n	8003b50 <UART_SetConfig+0x2e0>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003b20:	6809      	ldr	r1, [r1, #0]
 8003b22:	4823      	ldr	r0, [pc, #140]	; (8003bb0 <UART_SetConfig+0x340>)
 8003b24:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8003b28:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	40c8      	lsrs	r0, r1
 8003b30:	2100      	movs	r1, #0
 8003b32:	f7fc fbdd 	bl	80002f0 <__aeabi_uldivmod>
 8003b36:	4632      	mov	r2, r6
 8003b38:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8003b42:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8003b46:	eb18 0007 	adds.w	r0, r8, r7
 8003b4a:	f149 0100 	adc.w	r1, r9, #0
 8003b4e:	e7ba      	b.n	8003ac6 <UART_SetConfig+0x256>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b50:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003b54:	2300      	movs	r3, #0
 8003b56:	4816      	ldr	r0, [pc, #88]	; (8003bb0 <UART_SetConfig+0x340>)
 8003b58:	e7ea      	b.n	8003b30 <UART_SetConfig+0x2c0>
 8003b5a:	bf00      	nop
 8003b5c:	cfff69f3 	.word	0xcfff69f3
 8003b60:	58000c00 	.word	0x58000c00
 8003b64:	40011000 	.word	0x40011000
 8003b68:	58024400 	.word	0x58024400
 8003b6c:	08006163 	.word	0x08006163
 8003b70:	40004400 	.word	0x40004400
 8003b74:	0800618c 	.word	0x0800618c
 8003b78:	40004800 	.word	0x40004800
 8003b7c:	0800618c 	.word	0x0800618c
 8003b80:	40004c00 	.word	0x40004c00
 8003b84:	0800618c 	.word	0x0800618c
 8003b88:	40005000 	.word	0x40005000
 8003b8c:	0800618c 	.word	0x0800618c
 8003b90:	40011400 	.word	0x40011400
 8003b94:	08006163 	.word	0x08006163
 8003b98:	40007800 	.word	0x40007800
 8003b9c:	0800618c 	.word	0x0800618c
 8003ba0:	40007c00 	.word	0x40007c00
 8003ba4:	0800618c 	.word	0x0800618c
 8003ba8:	08006192 	.word	0x08006192
 8003bac:	003d0900 	.word	0x003d0900
 8003bb0:	03d09000 	.word	0x03d09000
 8003bb4:	08006198 	.word	0x08006198
 8003bb8:	000ffcff 	.word	0x000ffcff
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003bbc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003bbe:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8003bc2:	4b7c      	ldr	r3, [pc, #496]	; (8003db4 <UART_SetConfig+0x544>)
 8003bc4:	0870      	lsrs	r0, r6, #1
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003bcc:	4632      	mov	r2, r6
 8003bce:	f44f 7680 	mov.w	r6, #256	; 0x100
 8003bd2:	fbb5 f5f3 	udiv	r5, r5, r3
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	fbe5 0106 	umlal	r0, r1, r5, r6
 8003bdc:	e773      	b.n	8003ac6 <UART_SetConfig+0x256>
    switch (clocksource)
 8003bde:	2b20      	cmp	r3, #32
 8003be0:	d068      	beq.n	8003cb4 <UART_SetConfig+0x444>
 8003be2:	2b40      	cmp	r3, #64	; 0x40
 8003be4:	d03b      	beq.n	8003c5e <UART_SetConfig+0x3ee>
 8003be6:	2b10      	cmp	r3, #16
 8003be8:	f47f ae93 	bne.w	8003912 <UART_SetConfig+0xa2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003bec:	4b71      	ldr	r3, [pc, #452]	; (8003db4 <UART_SetConfig+0x544>)
 8003bee:	4a72      	ldr	r2, [pc, #456]	; (8003db8 <UART_SetConfig+0x548>)
 8003bf0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003bf4:	6860      	ldr	r0, [r4, #4]
 8003bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfa:	0842      	lsrs	r2, r0, #1
 8003bfc:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003c00:	fbb2 f2f0 	udiv	r2, r2, r0
 8003c04:	e00d      	b.n	8003c22 <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003c06:	f7fe f845 	bl	8001c94 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003c0a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003c0c:	4a69      	ldr	r2, [pc, #420]	; (8003db4 <UART_SetConfig+0x544>)
 8003c0e:	6863      	ldr	r3, [r4, #4]
 8003c10:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8003c14:	fbb0 f0f2 	udiv	r0, r0, r2
 8003c18:	085a      	lsrs	r2, r3, #1
 8003c1a:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003c1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c22:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c24:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 8003c26:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c2a:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8003c2e:	6820      	ldr	r0, [r4, #0]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	60c2      	str	r2, [r0, #12]
 8003c34:	e752      	b.n	8003adc <UART_SetConfig+0x26c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003c36:	f7fe f843 	bl	8001cc0 <HAL_RCC_GetPCLK2Freq>
 8003c3a:	e7e6      	b.n	8003c0a <UART_SetConfig+0x39a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003c3c:	4668      	mov	r0, sp
 8003c3e:	f7fe fda7 	bl	8002790 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003c42:	4b5c      	ldr	r3, [pc, #368]	; (8003db4 <UART_SetConfig+0x544>)
 8003c44:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c46:	6861      	ldr	r1, [r4, #4]
 8003c48:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003c4c:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003c4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c52:	084a      	lsrs	r2, r1, #1
 8003c54:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003c58:	fbb2 f2f1 	udiv	r2, r2, r1
 8003c5c:	e7e1      	b.n	8003c22 <UART_SetConfig+0x3b2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003c5e:	a803      	add	r0, sp, #12
 8003c60:	f7fe fe36 	bl	80028d0 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003c64:	4b53      	ldr	r3, [pc, #332]	; (8003db4 <UART_SetConfig+0x544>)
 8003c66:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c68:	6861      	ldr	r1, [r4, #4]
 8003c6a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003c6e:	9b04      	ldr	r3, [sp, #16]
 8003c70:	e7ed      	b.n	8003c4e <UART_SetConfig+0x3de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c72:	4a52      	ldr	r2, [pc, #328]	; (8003dbc <UART_SetConfig+0x54c>)
 8003c74:	4852      	ldr	r0, [pc, #328]	; (8003dc0 <UART_SetConfig+0x550>)
 8003c76:	6813      	ldr	r3, [r2, #0]
 8003c78:	6865      	ldr	r5, [r4, #4]
 8003c7a:	f013 0320 	ands.w	r3, r3, #32
 8003c7e:	4e4d      	ldr	r6, [pc, #308]	; (8003db4 <UART_SetConfig+0x544>)
 8003c80:	d00d      	beq.n	8003c9e <UART_SetConfig+0x42e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003c82:	6812      	ldr	r2, [r2, #0]
 8003c84:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003c88:	40d0      	lsrs	r0, r2
 8003c8a:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8003c8e:	fbb0 f0f2 	udiv	r0, r0, r2
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003c92:	086a      	lsrs	r2, r5, #1
 8003c94:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003c98:	fbb2 f2f5 	udiv	r2, r2, r5
 8003c9c:	e7c1      	b.n	8003c22 <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003c9e:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8003ca2:	fbb0 f0f2 	udiv	r0, r0, r2
 8003ca6:	086a      	lsrs	r2, r5, #1
 8003ca8:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003cac:	fbb2 f2f5 	udiv	r2, r2, r5
 8003cb0:	b292      	uxth	r2, r2
 8003cb2:	e7b8      	b.n	8003c26 <UART_SetConfig+0x3b6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003cb4:	4b3f      	ldr	r3, [pc, #252]	; (8003db4 <UART_SetConfig+0x544>)
 8003cb6:	6865      	ldr	r5, [r4, #4]
 8003cb8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003cbc:	fbb0 f0f3 	udiv	r0, r0, r3
 8003cc0:	b280      	uxth	r0, r0
 8003cc2:	e7e6      	b.n	8003c92 <UART_SetConfig+0x422>
    switch (clocksource)
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d046      	beq.n	8003d56 <UART_SetConfig+0x4e6>
 8003cc8:	d818      	bhi.n	8003cfc <UART_SetConfig+0x48c>
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d035      	beq.n	8003d3a <UART_SetConfig+0x4ca>
 8003cce:	d324      	bcc.n	8003d1a <UART_SetConfig+0x4aa>
 8003cd0:	2b04      	cmp	r3, #4
 8003cd2:	f47f ae80 	bne.w	80039d6 <UART_SetConfig+0x166>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003cd6:	4668      	mov	r0, sp
 8003cd8:	f7fe fd5a 	bl	8002790 <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003cdc:	4b35      	ldr	r3, [pc, #212]	; (8003db4 <UART_SetConfig+0x544>)
 8003cde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003ce0:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003ce4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003ce8:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003cea:	fbb3 f3f0 	udiv	r3, r3, r0
 8003cee:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003cf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	60cb      	str	r3, [r1, #12]
 8003cfa:	e69b      	b.n	8003a34 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8003cfc:	2b20      	cmp	r3, #32
 8003cfe:	d04c      	beq.n	8003d9a <UART_SetConfig+0x52a>
 8003d00:	2b40      	cmp	r3, #64	; 0x40
 8003d02:	d01d      	beq.n	8003d40 <UART_SetConfig+0x4d0>
 8003d04:	2b10      	cmp	r3, #16
 8003d06:	f47f ae66 	bne.w	80039d6 <UART_SetConfig+0x166>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003d0a:	4b2a      	ldr	r3, [pc, #168]	; (8003db4 <UART_SetConfig+0x544>)
 8003d0c:	6862      	ldr	r2, [r4, #4]
 8003d0e:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003d12:	4b29      	ldr	r3, [pc, #164]	; (8003db8 <UART_SetConfig+0x548>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003d14:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d18:	e008      	b.n	8003d2c <UART_SetConfig+0x4bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003d1a:	f7fd ffbb 	bl	8001c94 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003d1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003d20:	4b24      	ldr	r3, [pc, #144]	; (8003db4 <UART_SetConfig+0x544>)
 8003d22:	6862      	ldr	r2, [r4, #4]
 8003d24:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003d28:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003d2c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003d30:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	60eb      	str	r3, [r5, #12]
 8003d38:	e67c      	b.n	8003a34 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003d3a:	f7fd ffc1 	bl	8001cc0 <HAL_RCC_GetPCLK2Freq>
 8003d3e:	e7ee      	b.n	8003d1e <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003d40:	a803      	add	r0, sp, #12
 8003d42:	f7fe fdc5 	bl	80028d0 <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003d46:	4b1b      	ldr	r3, [pc, #108]	; (8003db4 <UART_SetConfig+0x544>)
 8003d48:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003d4a:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003d4e:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003d52:	9b04      	ldr	r3, [sp, #16]
 8003d54:	e7c9      	b.n	8003cea <UART_SetConfig+0x47a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d56:	4e19      	ldr	r6, [pc, #100]	; (8003dbc <UART_SetConfig+0x54c>)
 8003d58:	6860      	ldr	r0, [r4, #4]
 8003d5a:	6833      	ldr	r3, [r6, #0]
 8003d5c:	4a18      	ldr	r2, [pc, #96]	; (8003dc0 <UART_SetConfig+0x550>)
 8003d5e:	f013 0320 	ands.w	r3, r3, #32
 8003d62:	4c14      	ldr	r4, [pc, #80]	; (8003db4 <UART_SetConfig+0x544>)
 8003d64:	d00e      	beq.n	8003d84 <UART_SetConfig+0x514>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003d66:	6833      	ldr	r3, [r6, #0]
 8003d68:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003d6c:	40da      	lsrs	r2, r3
 8003d6e:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 8003d72:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d76:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003d7a:	fbb2 f2f0 	udiv	r2, r2, r0
 8003d7e:	b292      	uxth	r2, r2
 8003d80:	60ea      	str	r2, [r5, #12]
 8003d82:	e657      	b.n	8003a34 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003d84:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 8003d88:	fbb2 f2f1 	udiv	r2, r2, r1
 8003d8c:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003d90:	fbb2 f2f0 	udiv	r2, r2, r0
 8003d94:	b292      	uxth	r2, r2
 8003d96:	60ea      	str	r2, [r5, #12]
 8003d98:	e6a0      	b.n	8003adc <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003d9a:	4b06      	ldr	r3, [pc, #24]	; (8003db4 <UART_SetConfig+0x544>)
 8003d9c:	6862      	ldr	r2, [r4, #4]
 8003d9e:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003da6:	e7b5      	b.n	8003d14 <UART_SetConfig+0x4a4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003da8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003dac:	f47f ae13 	bne.w	80039d6 <UART_SetConfig+0x166>
 8003db0:	e5af      	b.n	8003912 <UART_SetConfig+0xa2>
 8003db2:	bf00      	nop
 8003db4:	08006198 	.word	0x08006198
 8003db8:	003d0900 	.word	0x003d0900
 8003dbc:	58024400 	.word	0x58024400
 8003dc0:	03d09000 	.word	0x03d09000

08003dc4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dc4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003dc6:	07da      	lsls	r2, r3, #31
{
 8003dc8:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dca:	d506      	bpl.n	8003dda <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dcc:	6801      	ldr	r1, [r0, #0]
 8003dce:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003dd0:	684a      	ldr	r2, [r1, #4]
 8003dd2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003dd6:	4322      	orrs	r2, r4
 8003dd8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dda:	079c      	lsls	r4, r3, #30
 8003ddc:	d506      	bpl.n	8003dec <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003dde:	6801      	ldr	r1, [r0, #0]
 8003de0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003de2:	684a      	ldr	r2, [r1, #4]
 8003de4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003de8:	4322      	orrs	r2, r4
 8003dea:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003dec:	0759      	lsls	r1, r3, #29
 8003dee:	d506      	bpl.n	8003dfe <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003df0:	6801      	ldr	r1, [r0, #0]
 8003df2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003df4:	684a      	ldr	r2, [r1, #4]
 8003df6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003dfa:	4322      	orrs	r2, r4
 8003dfc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003dfe:	071a      	lsls	r2, r3, #28
 8003e00:	d506      	bpl.n	8003e10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e02:	6801      	ldr	r1, [r0, #0]
 8003e04:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003e06:	684a      	ldr	r2, [r1, #4]
 8003e08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e0c:	4322      	orrs	r2, r4
 8003e0e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e10:	06dc      	lsls	r4, r3, #27
 8003e12:	d506      	bpl.n	8003e22 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e14:	6801      	ldr	r1, [r0, #0]
 8003e16:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003e18:	688a      	ldr	r2, [r1, #8]
 8003e1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e1e:	4322      	orrs	r2, r4
 8003e20:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e22:	0699      	lsls	r1, r3, #26
 8003e24:	d506      	bpl.n	8003e34 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e26:	6801      	ldr	r1, [r0, #0]
 8003e28:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003e2a:	688a      	ldr	r2, [r1, #8]
 8003e2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e30:	4322      	orrs	r2, r4
 8003e32:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e34:	065a      	lsls	r2, r3, #25
 8003e36:	d510      	bpl.n	8003e5a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e38:	6801      	ldr	r1, [r0, #0]
 8003e3a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003e3c:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e3e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e42:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003e46:	ea42 0204 	orr.w	r2, r2, r4
 8003e4a:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e4c:	d105      	bne.n	8003e5a <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e4e:	684a      	ldr	r2, [r1, #4]
 8003e50:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003e52:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003e56:	4322      	orrs	r2, r4
 8003e58:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e5a:	061b      	lsls	r3, r3, #24
 8003e5c:	d506      	bpl.n	8003e6c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e5e:	6802      	ldr	r2, [r0, #0]
 8003e60:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8003e62:	6853      	ldr	r3, [r2, #4]
 8003e64:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003e68:	430b      	orrs	r3, r1
 8003e6a:	6053      	str	r3, [r2, #4]
 8003e6c:	bd10      	pop	{r4, pc}

08003e6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e72:	9d06      	ldr	r5, [sp, #24]
 8003e74:	4604      	mov	r4, r0
 8003e76:	460f      	mov	r7, r1
 8003e78:	4616      	mov	r6, r2
 8003e7a:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e7c:	6821      	ldr	r1, [r4, #0]
 8003e7e:	69ca      	ldr	r2, [r1, #28]
 8003e80:	ea37 0302 	bics.w	r3, r7, r2
 8003e84:	bf0c      	ite	eq
 8003e86:	2201      	moveq	r2, #1
 8003e88:	2200      	movne	r2, #0
 8003e8a:	42b2      	cmp	r2, r6
 8003e8c:	d002      	beq.n	8003e94 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003e8e:	2000      	movs	r0, #0
}
 8003e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003e94:	1c6b      	adds	r3, r5, #1
 8003e96:	d0f2      	beq.n	8003e7e <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003e98:	b99d      	cbnz	r5, 8003ec2 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e9a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8003e9c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ea4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	f022 0201 	bic.w	r2, r2, #1
 8003eac:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003eae:	2320      	movs	r3, #32
 8003eb0:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 8003eb4:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 8003eb8:	2300      	movs	r3, #0
 8003eba:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 8003ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003ec2:	f7fc fbdd 	bl	8000680 <HAL_GetTick>
 8003ec6:	eba0 0008 	sub.w	r0, r0, r8
 8003eca:	4285      	cmp	r5, r0
 8003ecc:	d2d6      	bcs.n	8003e7c <UART_WaitOnFlagUntilTimeout+0xe>
 8003ece:	e7e4      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0x2c>

08003ed0 <UART_CheckIdleState>:
{
 8003ed0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed2:	2600      	movs	r6, #0
{
 8003ed4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed6:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003ed8:	f7fc fbd2 	bl	8000680 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003edc:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003ede:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	071a      	lsls	r2, r3, #28
 8003ee4:	d417      	bmi.n	8003f16 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	075b      	lsls	r3, r3, #29
 8003eec:	d50a      	bpl.n	8003f04 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003eee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ef8:	4620      	mov	r0, r4
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	462b      	mov	r3, r5
 8003efe:	f7ff ffb6 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003f02:	b9a0      	cbnz	r0, 8003f2e <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003f04:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003f06:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003f08:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 8003f0c:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003f10:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 8003f14:	e00c      	b.n	8003f30 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f16:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f1a:	4632      	mov	r2, r6
 8003f1c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f20:	9300      	str	r3, [sp, #0]
 8003f22:	4603      	mov	r3, r0
 8003f24:	4620      	mov	r0, r4
 8003f26:	f7ff ffa2 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003f2a:	2800      	cmp	r0, #0
 8003f2c:	d0db      	beq.n	8003ee6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003f2e:	2003      	movs	r0, #3
}
 8003f30:	b002      	add	sp, #8
 8003f32:	bd70      	pop	{r4, r5, r6, pc}

08003f34 <HAL_UART_Init>:
{
 8003f34:	b510      	push	{r4, lr}
  if(huart == NULL)
 8003f36:	4604      	mov	r4, r0
 8003f38:	b360      	cbz	r0, 8003f94 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003f3a:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
 8003f3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003f42:	b91b      	cbnz	r3, 8003f4c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003f44:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8003f48:	f001 ff26 	bl	8005d98 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003f4c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003f4e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f50:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8003f52:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 8003f56:	6813      	ldr	r3, [r2, #0]
 8003f58:	f023 0301 	bic.w	r3, r3, #1
 8003f5c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f5e:	f7ff fc87 	bl	8003870 <UART_SetConfig>
 8003f62:	2801      	cmp	r0, #1
 8003f64:	d016      	beq.n	8003f94 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f68:	b113      	cbz	r3, 8003f70 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003f6a:	4620      	mov	r0, r4
 8003f6c:	f7ff ff2a 	bl	8003dc4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f70:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003f72:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f7c:	689a      	ldr	r2, [r3, #8]
 8003f7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f82:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	f042 0201 	orr.w	r2, r2, #1
}
 8003f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8003f8e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003f90:	f7ff bf9e 	b.w	8003ed0 <UART_CheckIdleState>
}
 8003f94:	2001      	movs	r0, #1
 8003f96:	bd10      	pop	{r4, pc}

08003f98 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003f98:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003f9a:	f000 fbcd 	bl	8004738 <vTaskStartScheduler>
  
  return osOK;
}
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	bd08      	pop	{r3, pc}

08003fa2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003fa2:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fa4:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8003fa8:	b085      	sub	sp, #20
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003faa:	8a02      	ldrh	r2, [r0, #16]
{
 8003fac:	460b      	mov	r3, r1
  if (priority != osPriorityError) {
 8003fae:	2c84      	cmp	r4, #132	; 0x84
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fb0:	e890 0022 	ldmia.w	r0, {r1, r5}
    fpriority += (priority - osPriorityIdle);
 8003fb4:	bf14      	ite	ne
 8003fb6:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003fb8:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fba:	a803      	add	r0, sp, #12
 8003fbc:	9400      	str	r4, [sp, #0]
 8003fbe:	9001      	str	r0, [sp, #4]
 8003fc0:	4628      	mov	r0, r5
 8003fc2:	f000 fae9 	bl	8004598 <xTaskCreate>
 8003fc6:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003fc8:	bf0c      	ite	eq
 8003fca:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8003fcc:	2000      	movne	r0, #0
}
 8003fce:	b005      	add	sp, #20
 8003fd0:	bd30      	pop	{r4, r5, pc}

08003fd2 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003fd2:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003fd4:	f000 fda2 	bl	8004b1c <xTaskGetSchedulerState>
 8003fd8:	2801      	cmp	r0, #1
 8003fda:	d003      	beq.n	8003fe4 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8003fdc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8003fe0:	f000 b910 	b.w	8004204 <xPortSysTickHandler>
 8003fe4:	bd08      	pop	{r3, pc}

08003fe6 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fe6:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fee:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ff0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ff2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ff4:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ff6:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ff8:	6003      	str	r3, [r0, #0]
 8003ffa:	4770      	bx	lr

08003ffc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	6103      	str	r3, [r0, #16]
 8004000:	4770      	bx	lr

08004002 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004002:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004004:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8004006:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004008:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800400e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004010:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004012:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004014:	3301      	adds	r3, #1
 8004016:	6003      	str	r3, [r0, #0]
 8004018:	4770      	bx	lr

0800401a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800401a:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800401c:	1c53      	adds	r3, r2, #1
{
 800401e:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8004020:	d10a      	bne.n	8004038 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004022:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004028:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800402a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800402c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800402e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004030:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004032:	3301      	adds	r3, #1
 8004034:	6003      	str	r3, [r0, #0]
 8004036:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004038:	f100 0308 	add.w	r3, r0, #8
 800403c:	685c      	ldr	r4, [r3, #4]
 800403e:	6825      	ldr	r5, [r4, #0]
 8004040:	42aa      	cmp	r2, r5
 8004042:	d3ef      	bcc.n	8004024 <vListInsert+0xa>
 8004044:	4623      	mov	r3, r4
 8004046:	e7f9      	b.n	800403c <vListInsert+0x22>

08004048 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004048:	6841      	ldr	r1, [r0, #4]
 800404a:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800404c:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800404e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004050:	6882      	ldr	r2, [r0, #8]
 8004052:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004054:	6859      	ldr	r1, [r3, #4]
 8004056:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004058:	bf08      	it	eq
 800405a:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800405c:	2200      	movs	r2, #0
 800405e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004060:	6818      	ldr	r0, [r3, #0]
 8004062:	3801      	subs	r0, #1
 8004064:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004066:	4770      	bx	lr

08004068 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004068:	4b0c      	ldr	r3, [pc, #48]	; (800409c <prvTaskExitError+0x34>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	3301      	adds	r3, #1
 800406e:	d00a      	beq.n	8004086 <prvTaskExitError+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004074:	b672      	cpsid	i
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	b662      	cpsie	i
 8004084:	e7fe      	b.n	8004084 <prvTaskExitError+0x1c>
 8004086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408a:	b672      	cpsid	i
 800408c:	f383 8811 	msr	BASEPRI, r3
 8004090:	f3bf 8f6f 	isb	sy
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	b662      	cpsie	i
 800409a:	e7fe      	b.n	800409a <prvTaskExitError+0x32>
 800409c:	20000008 	.word	0x20000008

080040a0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80040a0:	4806      	ldr	r0, [pc, #24]	; (80040bc <prvPortStartFirstTask+0x1c>)
 80040a2:	6800      	ldr	r0, [r0, #0]
 80040a4:	6800      	ldr	r0, [r0, #0]
 80040a6:	f380 8808 	msr	MSP, r0
 80040aa:	b662      	cpsie	i
 80040ac:	b661      	cpsie	f
 80040ae:	f3bf 8f4f 	dsb	sy
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	df00      	svc	0
 80040b8:	bf00      	nop
 80040ba:	0000      	.short	0x0000
 80040bc:	e000ed08 	.word	0xe000ed08

080040c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80040c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80040d0 <vPortEnableVFP+0x10>
 80040c4:	6801      	ldr	r1, [r0, #0]
 80040c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80040ca:	6001      	str	r1, [r0, #0]
 80040cc:	4770      	bx	lr
 80040ce:	0000      	.short	0x0000
 80040d0:	e000ed88 	.word	0xe000ed88

080040d4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80040d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80040d8:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80040dc:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80040e0:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80040e2:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80040e4:	4b03      	ldr	r3, [pc, #12]	; (80040f4 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80040e6:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80040e8:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80040ea:	f06f 0302 	mvn.w	r3, #2
 80040ee:	6203      	str	r3, [r0, #32]
}
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	08004069 	.word	0x08004069
	...

08004100 <SVC_Handler>:
	__asm volatile (
 8004100:	4b07      	ldr	r3, [pc, #28]	; (8004120 <pxCurrentTCBConst2>)
 8004102:	6819      	ldr	r1, [r3, #0]
 8004104:	6808      	ldr	r0, [r1, #0]
 8004106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800410a:	f380 8809 	msr	PSP, r0
 800410e:	f3bf 8f6f 	isb	sy
 8004112:	f04f 0000 	mov.w	r0, #0
 8004116:	f380 8811 	msr	BASEPRI, r0
 800411a:	4770      	bx	lr
 800411c:	f3af 8000 	nop.w

08004120 <pxCurrentTCBConst2>:
 8004120:	20003cf4 	.word	0x20003cf4

08004124 <vPortEnterCritical>:
 8004124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004128:	b672      	cpsid	i
 800412a:	f383 8811 	msr	BASEPRI, r3
 800412e:	f3bf 8f6f 	isb	sy
 8004132:	f3bf 8f4f 	dsb	sy
 8004136:	b662      	cpsie	i
	uxCriticalNesting++;
 8004138:	4a0b      	ldr	r2, [pc, #44]	; (8004168 <vPortEnterCritical+0x44>)
 800413a:	6813      	ldr	r3, [r2, #0]
 800413c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800413e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8004140:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8004142:	d10f      	bne.n	8004164 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004144:	4b09      	ldr	r3, [pc, #36]	; (800416c <vPortEnterCritical+0x48>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f013 0fff 	tst.w	r3, #255	; 0xff
 800414c:	d00a      	beq.n	8004164 <vPortEnterCritical+0x40>
 800414e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004152:	b672      	cpsid	i
 8004154:	f383 8811 	msr	BASEPRI, r3
 8004158:	f3bf 8f6f 	isb	sy
 800415c:	f3bf 8f4f 	dsb	sy
 8004160:	b662      	cpsie	i
 8004162:	e7fe      	b.n	8004162 <vPortEnterCritical+0x3e>
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000008 	.word	0x20000008
 800416c:	e000ed04 	.word	0xe000ed04

08004170 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004170:	4a09      	ldr	r2, [pc, #36]	; (8004198 <vPortExitCritical+0x28>)
 8004172:	6813      	ldr	r3, [r2, #0]
 8004174:	b953      	cbnz	r3, 800418c <vPortExitCritical+0x1c>
 8004176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417a:	b672      	cpsid	i
 800417c:	f383 8811 	msr	BASEPRI, r3
 8004180:	f3bf 8f6f 	isb	sy
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	b662      	cpsie	i
 800418a:	e7fe      	b.n	800418a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 800418c:	3b01      	subs	r3, #1
 800418e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004190:	b90b      	cbnz	r3, 8004196 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004192:	f383 8811 	msr	BASEPRI, r3
 8004196:	4770      	bx	lr
 8004198:	20000008 	.word	0x20000008
 800419c:	00000000 	.word	0x00000000

080041a0 <PendSV_Handler>:
	__asm volatile
 80041a0:	f3ef 8009 	mrs	r0, PSP
 80041a4:	f3bf 8f6f 	isb	sy
 80041a8:	4b15      	ldr	r3, [pc, #84]	; (8004200 <pxCurrentTCBConst>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	f01e 0f10 	tst.w	lr, #16
 80041b0:	bf08      	it	eq
 80041b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80041b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ba:	6010      	str	r0, [r2, #0]
 80041bc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80041c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80041c4:	b672      	cpsid	i
 80041c6:	f380 8811 	msr	BASEPRI, r0
 80041ca:	f3bf 8f4f 	dsb	sy
 80041ce:	f3bf 8f6f 	isb	sy
 80041d2:	b662      	cpsie	i
 80041d4:	f000 fc66 	bl	8004aa4 <vTaskSwitchContext>
 80041d8:	f04f 0000 	mov.w	r0, #0
 80041dc:	f380 8811 	msr	BASEPRI, r0
 80041e0:	bc08      	pop	{r3}
 80041e2:	6819      	ldr	r1, [r3, #0]
 80041e4:	6808      	ldr	r0, [r1, #0]
 80041e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ea:	f01e 0f10 	tst.w	lr, #16
 80041ee:	bf08      	it	eq
 80041f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80041f4:	f380 8809 	msr	PSP, r0
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop

08004200 <pxCurrentTCBConst>:
 8004200:	20003cf4 	.word	0x20003cf4

08004204 <xPortSysTickHandler>:
{
 8004204:	b508      	push	{r3, lr}
	__asm volatile
 8004206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420a:	b672      	cpsid	i
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800421a:	f000 fad5 	bl	80047c8 <xTaskIncrementTick>
 800421e:	b118      	cbz	r0, 8004228 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004224:	4b02      	ldr	r3, [pc, #8]	; (8004230 <xPortSysTickHandler+0x2c>)
 8004226:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004228:	2300      	movs	r3, #0
 800422a:	f383 8811 	msr	BASEPRI, r3
 800422e:	bd08      	pop	{r3, pc}
 8004230:	e000ed04 	.word	0xe000ed04

08004234 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <vPortSetupTimerInterrupt+0x1c>)
 8004236:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004240:	4a04      	ldr	r2, [pc, #16]	; (8004254 <vPortSetupTimerInterrupt+0x20>)
 8004242:	3b01      	subs	r3, #1
 8004244:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004246:	2207      	movs	r2, #7
 8004248:	4b03      	ldr	r3, [pc, #12]	; (8004258 <vPortSetupTimerInterrupt+0x24>)
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	20000048 	.word	0x20000048
 8004254:	e000e014 	.word	0xe000e014
 8004258:	e000e010 	.word	0xe000e010

0800425c <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800425c:	4b23      	ldr	r3, [pc, #140]	; (80042ec <xPortStartScheduler+0x90>)
{
 800425e:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004260:	781a      	ldrb	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004262:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004264:	b2d2      	uxtb	r2, r2
 8004266:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004268:	22ff      	movs	r2, #255	; 0xff
 800426a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800426c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800426e:	4a20      	ldr	r2, [pc, #128]	; (80042f0 <xPortStartScheduler+0x94>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004270:	b2db      	uxtb	r3, r3
 8004272:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004276:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800427a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800427e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004280:	2207      	movs	r2, #7
 8004282:	4b1c      	ldr	r3, [pc, #112]	; (80042f4 <xPortStartScheduler+0x98>)
 8004284:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004286:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800428a:	1e54      	subs	r4, r2, #1
 800428c:	0600      	lsls	r0, r0, #24
 800428e:	d423      	bmi.n	80042d8 <xPortStartScheduler+0x7c>
 8004290:	b101      	cbz	r1, 8004294 <xPortStartScheduler+0x38>
 8004292:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004298:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800429c:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800429e:	9b01      	ldr	r3, [sp, #4]
 80042a0:	4a12      	ldr	r2, [pc, #72]	; (80042ec <xPortStartScheduler+0x90>)
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80042a6:	4b14      	ldr	r3, [pc, #80]	; (80042f8 <xPortStartScheduler+0x9c>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80042ae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80042b6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80042b8:	f7ff ffbc 	bl	8004234 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80042bc:	2200      	movs	r2, #0
 80042be:	4b0f      	ldr	r3, [pc, #60]	; (80042fc <xPortStartScheduler+0xa0>)
 80042c0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80042c2:	f7ff fefd 	bl	80040c0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80042c6:	4a0e      	ldr	r2, [pc, #56]	; (8004300 <xPortStartScheduler+0xa4>)
 80042c8:	6813      	ldr	r3, [r2, #0]
 80042ca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80042ce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80042d0:	f7ff fee6 	bl	80040a0 <prvPortStartFirstTask>
	prvTaskExitError();
 80042d4:	f7ff fec8 	bl	8004068 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042d8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80042dc:	2101      	movs	r1, #1
 80042de:	0052      	lsls	r2, r2, #1
 80042e0:	b2d2      	uxtb	r2, r2
 80042e2:	f88d 2003 	strb.w	r2, [sp, #3]
 80042e6:	4622      	mov	r2, r4
 80042e8:	e7cd      	b.n	8004286 <xPortStartScheduler+0x2a>
 80042ea:	bf00      	nop
 80042ec:	e000e400 	.word	0xe000e400
 80042f0:	200000d4 	.word	0x200000d4
 80042f4:	200000d8 	.word	0x200000d8
 80042f8:	e000ed20 	.word	0xe000ed20
 80042fc:	20000008 	.word	0x20000008
 8004300:	e000ef34 	.word	0xe000ef34

08004304 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004304:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <prvInsertBlockIntoFreeList+0x40>)
{
 8004306:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	4282      	cmp	r2, r0
 800430c:	d318      	bcc.n	8004340 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800430e:	685c      	ldr	r4, [r3, #4]
 8004310:	1919      	adds	r1, r3, r4
 8004312:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004314:	bf01      	itttt	eq
 8004316:	6841      	ldreq	r1, [r0, #4]
 8004318:	4618      	moveq	r0, r3
 800431a:	1909      	addeq	r1, r1, r4
 800431c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800431e:	6844      	ldr	r4, [r0, #4]
 8004320:	1901      	adds	r1, r0, r4
 8004322:	428a      	cmp	r2, r1
 8004324:	d107      	bne.n	8004336 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004326:	4908      	ldr	r1, [pc, #32]	; (8004348 <prvInsertBlockIntoFreeList+0x44>)
 8004328:	6809      	ldr	r1, [r1, #0]
 800432a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800432c:	bf1f      	itttt	ne
 800432e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004330:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004332:	1909      	addne	r1, r1, r4
 8004334:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004336:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004338:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800433a:	bf18      	it	ne
 800433c:	6018      	strne	r0, [r3, #0]
 800433e:	bd10      	pop	{r4, pc}
 8004340:	4613      	mov	r3, r2
 8004342:	e7e1      	b.n	8004308 <prvInsertBlockIntoFreeList+0x4>
 8004344:	20003cec 	.word	0x20003cec
 8004348:	200000dc 	.word	0x200000dc

0800434c <pvPortMalloc>:
{
 800434c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004350:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004352:	f000 fa31 	bl	80047b8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004356:	4940      	ldr	r1, [pc, #256]	; (8004458 <pvPortMalloc+0x10c>)
 8004358:	4d40      	ldr	r5, [pc, #256]	; (800445c <pvPortMalloc+0x110>)
 800435a:	680b      	ldr	r3, [r1, #0]
 800435c:	bb0b      	cbnz	r3, 80043a2 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800435e:	4a40      	ldr	r2, [pc, #256]	; (8004460 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004360:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004362:	4e40      	ldr	r6, [pc, #256]	; (8004464 <pvPortMalloc+0x118>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004364:	bf1b      	ittet	ne
 8004366:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004368:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800436c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004370:	f020 0007 	bicne.w	r0, r0, #7
 8004374:	bf1c      	itt	ne
 8004376:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004378:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 800437a:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800437c:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800437e:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004380:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 8004382:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004384:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 8004388:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 800438a:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800438c:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 800438e:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004390:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004392:	4b35      	ldr	r3, [pc, #212]	; (8004468 <pvPortMalloc+0x11c>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004394:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004396:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004398:	4b34      	ldr	r3, [pc, #208]	; (800446c <pvPortMalloc+0x120>)
 800439a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800439c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80043a0:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043a2:	682f      	ldr	r7, [r5, #0]
 80043a4:	4227      	tst	r7, r4
 80043a6:	d116      	bne.n	80043d6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80043a8:	2c00      	cmp	r4, #0
 80043aa:	d042      	beq.n	8004432 <pvPortMalloc+0xe6>
				xWantedSize += xHeapStructSize;
 80043ac:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043b0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80043b2:	bf1c      	itt	ne
 80043b4:	f023 0307 	bicne.w	r3, r3, #7
 80043b8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043ba:	b163      	cbz	r3, 80043d6 <pvPortMalloc+0x8a>
 80043bc:	4a2b      	ldr	r2, [pc, #172]	; (800446c <pvPortMalloc+0x120>)
 80043be:	6816      	ldr	r6, [r2, #0]
 80043c0:	4690      	mov	r8, r2
 80043c2:	42b3      	cmp	r3, r6
 80043c4:	d807      	bhi.n	80043d6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80043c6:	4a27      	ldr	r2, [pc, #156]	; (8004464 <pvPortMalloc+0x118>)
 80043c8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043ca:	6868      	ldr	r0, [r5, #4]
 80043cc:	4283      	cmp	r3, r0
 80043ce:	d804      	bhi.n	80043da <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80043d0:	6809      	ldr	r1, [r1, #0]
 80043d2:	428d      	cmp	r5, r1
 80043d4:	d107      	bne.n	80043e6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80043d6:	2400      	movs	r4, #0
 80043d8:	e02b      	b.n	8004432 <pvPortMalloc+0xe6>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043da:	682c      	ldr	r4, [r5, #0]
 80043dc:	2c00      	cmp	r4, #0
 80043de:	d0f7      	beq.n	80043d0 <pvPortMalloc+0x84>
 80043e0:	462a      	mov	r2, r5
 80043e2:	4625      	mov	r5, r4
 80043e4:	e7f1      	b.n	80043ca <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80043e6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80043e8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80043ea:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80043ec:	1ac2      	subs	r2, r0, r3
 80043ee:	2a10      	cmp	r2, #16
 80043f0:	d911      	bls.n	8004416 <pvPortMalloc+0xca>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80043f2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043f4:	0741      	lsls	r1, r0, #29
 80043f6:	d00a      	beq.n	800440e <pvPortMalloc+0xc2>
	__asm volatile
 80043f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fc:	b672      	cpsid	i
 80043fe:	f383 8811 	msr	BASEPRI, r3
 8004402:	f3bf 8f6f 	isb	sy
 8004406:	f3bf 8f4f 	dsb	sy
 800440a:	b662      	cpsie	i
 800440c:	e7fe      	b.n	800440c <pvPortMalloc+0xc0>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800440e:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004410:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004412:	f7ff ff77 	bl	8004304 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004416:	686b      	ldr	r3, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004418:	3408      	adds	r4, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800441a:	4913      	ldr	r1, [pc, #76]	; (8004468 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800441c:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800441e:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004420:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8004422:	2300      	movs	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004424:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004428:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800442a:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800442c:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800442e:	bf38      	it	cc
 8004430:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8004432:	f000 fa5d 	bl	80048f0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004436:	0763      	lsls	r3, r4, #29
 8004438:	d00a      	beq.n	8004450 <pvPortMalloc+0x104>
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	b672      	cpsid	i
 8004440:	f383 8811 	msr	BASEPRI, r3
 8004444:	f3bf 8f6f 	isb	sy
 8004448:	f3bf 8f4f 	dsb	sy
 800444c:	b662      	cpsie	i
 800444e:	e7fe      	b.n	800444e <pvPortMalloc+0x102>
}
 8004450:	4620      	mov	r0, r4
 8004452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004456:	bf00      	nop
 8004458:	200000dc 	.word	0x200000dc
 800445c:	20003ce0 	.word	0x20003ce0
 8004460:	200000e0 	.word	0x200000e0
 8004464:	20003cec 	.word	0x20003cec
 8004468:	20003ce8 	.word	0x20003ce8
 800446c:	20003ce4 	.word	0x20003ce4

08004470 <vPortFree>:
{
 8004470:	b510      	push	{r4, lr}
	if( pv != NULL )
 8004472:	4604      	mov	r4, r0
 8004474:	2800      	cmp	r0, #0
 8004476:	d032      	beq.n	80044de <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004478:	4a19      	ldr	r2, [pc, #100]	; (80044e0 <vPortFree+0x70>)
 800447a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800447e:	6812      	ldr	r2, [r2, #0]
 8004480:	4213      	tst	r3, r2
 8004482:	d10a      	bne.n	800449a <vPortFree+0x2a>
 8004484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004488:	b672      	cpsid	i
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	b662      	cpsie	i
 8004498:	e7fe      	b.n	8004498 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800449a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800449e:	b151      	cbz	r1, 80044b6 <vPortFree+0x46>
 80044a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a4:	b672      	cpsid	i
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	b662      	cpsie	i
 80044b4:	e7fe      	b.n	80044b4 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80044b6:	ea23 0302 	bic.w	r3, r3, r2
 80044ba:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80044be:	f000 f97b 	bl	80047b8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80044c2:	4a08      	ldr	r2, [pc, #32]	; (80044e4 <vPortFree+0x74>)
 80044c4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80044c8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80044cc:	6811      	ldr	r1, [r2, #0]
 80044ce:	440b      	add	r3, r1
 80044d0:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80044d2:	f7ff ff17 	bl	8004304 <prvInsertBlockIntoFreeList>
}
 80044d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80044da:	f000 ba09 	b.w	80048f0 <xTaskResumeAll>
 80044de:	bd10      	pop	{r4, pc}
 80044e0:	20003ce0 	.word	0x20003ce0
 80044e4:	20003ce4 	.word	0x20003ce4

080044e8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044e8:	4a06      	ldr	r2, [pc, #24]	; (8004504 <prvResetNextTaskUnblockTime+0x1c>)
 80044ea:	6813      	ldr	r3, [r2, #0]
 80044ec:	6819      	ldr	r1, [r3, #0]
 80044ee:	4b06      	ldr	r3, [pc, #24]	; (8004508 <prvResetNextTaskUnblockTime+0x20>)
 80044f0:	b919      	cbnz	r1, 80044fa <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044f2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80044fa:	6812      	ldr	r2, [r2, #0]
 80044fc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044fe:	68d2      	ldr	r2, [r2, #12]
 8004500:	6852      	ldr	r2, [r2, #4]
 8004502:	e7f8      	b.n	80044f6 <prvResetNextTaskUnblockTime+0xe>
 8004504:	20003cf8 	.word	0x20003cf8
 8004508:	20003dd0 	.word	0x20003dd0

0800450c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800450c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800450e:	4b1b      	ldr	r3, [pc, #108]	; (800457c <prvAddCurrentTaskToDelayedList+0x70>)
{
 8004510:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004512:	4e1b      	ldr	r6, [pc, #108]	; (8004580 <prvAddCurrentTaskToDelayedList+0x74>)
{
 8004514:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8004516:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004518:	6830      	ldr	r0, [r6, #0]
 800451a:	3004      	adds	r0, #4
 800451c:	f7ff fd94 	bl	8004048 <uxListRemove>
 8004520:	4633      	mov	r3, r6
 8004522:	b940      	cbnz	r0, 8004536 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004524:	6831      	ldr	r1, [r6, #0]
 8004526:	2001      	movs	r0, #1
 8004528:	4e16      	ldr	r6, [pc, #88]	; (8004584 <prvAddCurrentTaskToDelayedList+0x78>)
 800452a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800452c:	6832      	ldr	r2, [r6, #0]
 800452e:	4088      	lsls	r0, r1
 8004530:	ea22 0200 	bic.w	r2, r2, r0
 8004534:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004536:	1c62      	adds	r2, r4, #1
 8004538:	d107      	bne.n	800454a <prvAddCurrentTaskToDelayedList+0x3e>
 800453a:	b137      	cbz	r7, 800454a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800453c:	6819      	ldr	r1, [r3, #0]
 800453e:	4812      	ldr	r0, [pc, #72]	; (8004588 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004540:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004542:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004546:	f7ff bd5c 	b.w	8004002 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800454a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800454c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800454e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004550:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8004552:	d907      	bls.n	8004564 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004554:	4a0d      	ldr	r2, [pc, #52]	; (800458c <prvAddCurrentTaskToDelayedList+0x80>)
 8004556:	6810      	ldr	r0, [r2, #0]
 8004558:	6819      	ldr	r1, [r3, #0]
}
 800455a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800455e:	3104      	adds	r1, #4
 8004560:	f7ff bd5b 	b.w	800401a <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004564:	4a0a      	ldr	r2, [pc, #40]	; (8004590 <prvAddCurrentTaskToDelayedList+0x84>)
 8004566:	6810      	ldr	r0, [r2, #0]
 8004568:	6819      	ldr	r1, [r3, #0]
 800456a:	3104      	adds	r1, #4
 800456c:	f7ff fd55 	bl	800401a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004570:	4b08      	ldr	r3, [pc, #32]	; (8004594 <prvAddCurrentTaskToDelayedList+0x88>)
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	4294      	cmp	r4, r2
 8004576:	d200      	bcs.n	800457a <prvAddCurrentTaskToDelayedList+0x6e>
					xNextTaskUnblockTime = xTimeToWake;
 8004578:	601c      	str	r4, [r3, #0]
 800457a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800457c:	20003e18 	.word	0x20003e18
 8004580:	20003cf4 	.word	0x20003cf4
 8004584:	20003da0 	.word	0x20003da0
 8004588:	20003df0 	.word	0x20003df0
 800458c:	20003cfc 	.word	0x20003cfc
 8004590:	20003cf8 	.word	0x20003cf8
 8004594:	20003dd0 	.word	0x20003dd0

08004598 <xTaskCreate>:
	{
 8004598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800459c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 80045a0:	4680      	mov	r8, r0
 80045a2:	460f      	mov	r7, r1
 80045a4:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045a6:	4650      	mov	r0, sl
	{
 80045a8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045aa:	f7ff fecf 	bl	800434c <pvPortMalloc>
			if( pxStack != NULL )
 80045ae:	4605      	mov	r5, r0
 80045b0:	2800      	cmp	r0, #0
 80045b2:	f000 8096 	beq.w	80046e2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80045b6:	2054      	movs	r0, #84	; 0x54
 80045b8:	f7ff fec8 	bl	800434c <pvPortMalloc>
				if( pxNewTCB != NULL )
 80045bc:	4604      	mov	r4, r0
 80045be:	2800      	cmp	r0, #0
 80045c0:	f000 808c 	beq.w	80046dc <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80045c4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80045c8:	6305      	str	r5, [r0, #48]	; 0x30
 80045ca:	1e7b      	subs	r3, r7, #1
 80045cc:	f100 0234 	add.w	r2, r0, #52	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80045d0:	4455      	add	r5, sl
 80045d2:	370f      	adds	r7, #15
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80045d4:	f025 0a07 	bic.w	sl, r5, #7
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80045d8:	7859      	ldrb	r1, [r3, #1]
 80045da:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 80045de:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80045e2:	b109      	cbz	r1, 80045e8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045e4:	42bb      	cmp	r3, r7
 80045e6:	d1f7      	bne.n	80045d8 <xTaskCreate+0x40>
 80045e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80045ea:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045ee:	1d27      	adds	r7, r4, #4
 80045f0:	2d06      	cmp	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80045f2:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045f6:	4638      	mov	r0, r7
		pxNewTCB->uxMutexesHeld = 0;
 80045f8:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
 80045fc:	bf28      	it	cs
 80045fe:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8004600:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004602:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004604:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004608:	f7ff fcf8 	bl	8003ffc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800460c:	f104 0018 	add.w	r0, r4, #24
 8004610:	f7ff fcf4 	bl	8003ffc <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8004614:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004618:	6124      	str	r4, [r4, #16]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800461a:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800461c:	61a5      	str	r5, [r4, #24]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800461e:	4641      	mov	r1, r8
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004620:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004622:	4650      	mov	r0, sl
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004624:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004628:	f7ff fd54 	bl	80040d4 <pxPortInitialiseStack>
 800462c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800462e:	b106      	cbz	r6, 8004632 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004630:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8004632:	f7ff fd77 	bl	8004124 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004636:	4b32      	ldr	r3, [pc, #200]	; (8004700 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8004638:	4e32      	ldr	r6, [pc, #200]	; (8004704 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8004730 <xTaskCreate+0x198>
 8004640:	3201      	adds	r2, #1
 8004642:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004644:	6835      	ldr	r5, [r6, #0]
 8004646:	2d00      	cmp	r5, #0
 8004648:	d14e      	bne.n	80046e8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800464a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d11d      	bne.n	800468e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004652:	eb08 0005 	add.w	r0, r8, r5
 8004656:	3514      	adds	r5, #20
 8004658:	f7ff fcc5 	bl	8003fe6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800465c:	2d8c      	cmp	r5, #140	; 0x8c
 800465e:	d1f8      	bne.n	8004652 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8004660:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8004734 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8004664:	4d28      	ldr	r5, [pc, #160]	; (8004708 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8004666:	4648      	mov	r0, r9
 8004668:	f7ff fcbd 	bl	8003fe6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800466c:	4628      	mov	r0, r5
 800466e:	f7ff fcba 	bl	8003fe6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004672:	4826      	ldr	r0, [pc, #152]	; (800470c <xTaskCreate+0x174>)
 8004674:	f7ff fcb7 	bl	8003fe6 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004678:	4825      	ldr	r0, [pc, #148]	; (8004710 <xTaskCreate+0x178>)
 800467a:	f7ff fcb4 	bl	8003fe6 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800467e:	4825      	ldr	r0, [pc, #148]	; (8004714 <xTaskCreate+0x17c>)
 8004680:	f7ff fcb1 	bl	8003fe6 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004684:	4b24      	ldr	r3, [pc, #144]	; (8004718 <xTaskCreate+0x180>)
 8004686:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800468a:	4b24      	ldr	r3, [pc, #144]	; (800471c <xTaskCreate+0x184>)
 800468c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800468e:	4a24      	ldr	r2, [pc, #144]	; (8004720 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8004690:	2501      	movs	r5, #1
 8004692:	4924      	ldr	r1, [pc, #144]	; (8004724 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8004694:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004696:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8004698:	3301      	adds	r3, #1
 800469a:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800469c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800469e:	fa05 f302 	lsl.w	r3, r5, r2
 80046a2:	4303      	orrs	r3, r0
 80046a4:	2014      	movs	r0, #20
 80046a6:	600b      	str	r3, [r1, #0]
 80046a8:	4639      	mov	r1, r7
 80046aa:	fb00 8002 	mla	r0, r0, r2, r8
 80046ae:	f7ff fca8 	bl	8004002 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80046b2:	f7ff fd5d 	bl	8004170 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80046b6:	4b1c      	ldr	r3, [pc, #112]	; (8004728 <xTaskCreate+0x190>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	b163      	cbz	r3, 80046d6 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80046bc:	6833      	ldr	r3, [r6, #0]
 80046be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d207      	bcs.n	80046d6 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80046c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046ca:	4b18      	ldr	r3, [pc, #96]	; (800472c <xTaskCreate+0x194>)
 80046cc:	601a      	str	r2, [r3, #0]
 80046ce:	f3bf 8f4f 	dsb	sy
 80046d2:	f3bf 8f6f 	isb	sy
	}
 80046d6:	4628      	mov	r0, r5
 80046d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 80046dc:	4628      	mov	r0, r5
 80046de:	f7ff fec7 	bl	8004470 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046e2:	f04f 35ff 	mov.w	r5, #4294967295
 80046e6:	e7f6      	b.n	80046d6 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80046e8:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <xTaskCreate+0x190>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1ce      	bne.n	800468e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80046f0:	6833      	ldr	r3, [r6, #0]
 80046f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d8c9      	bhi.n	800468e <xTaskCreate+0xf6>
					pxCurrentTCB = pxNewTCB;
 80046fa:	6034      	str	r4, [r6, #0]
 80046fc:	e7c7      	b.n	800468e <xTaskCreate+0xf6>
 80046fe:	bf00      	nop
 8004700:	20003d8c 	.word	0x20003d8c
 8004704:	20003cf4 	.word	0x20003cf4
 8004708:	20003db8 	.word	0x20003db8
 800470c:	20003dd8 	.word	0x20003dd8
 8004710:	20003e04 	.word	0x20003e04
 8004714:	20003df0 	.word	0x20003df0
 8004718:	20003cf8 	.word	0x20003cf8
 800471c:	20003cfc 	.word	0x20003cfc
 8004720:	20003d9c 	.word	0x20003d9c
 8004724:	20003da0 	.word	0x20003da0
 8004728:	20003dec 	.word	0x20003dec
 800472c:	e000ed04 	.word	0xe000ed04
 8004730:	20003d00 	.word	0x20003d00
 8004734:	20003da4 	.word	0x20003da4

08004738 <vTaskStartScheduler>:
{
 8004738:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800473a:	4b19      	ldr	r3, [pc, #100]	; (80047a0 <vTaskStartScheduler+0x68>)
 800473c:	2400      	movs	r4, #0
 800473e:	2280      	movs	r2, #128	; 0x80
 8004740:	4918      	ldr	r1, [pc, #96]	; (80047a4 <vTaskStartScheduler+0x6c>)
 8004742:	9301      	str	r3, [sp, #4]
 8004744:	4623      	mov	r3, r4
 8004746:	9400      	str	r4, [sp, #0]
 8004748:	4817      	ldr	r0, [pc, #92]	; (80047a8 <vTaskStartScheduler+0x70>)
 800474a:	f7ff ff25 	bl	8004598 <xTaskCreate>
	if( xReturn == pdPASS )
 800474e:	2801      	cmp	r0, #1
 8004750:	d116      	bne.n	8004780 <vTaskStartScheduler+0x48>
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	b672      	cpsid	i
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8004766:	f04f 32ff 	mov.w	r2, #4294967295
 800476a:	4b10      	ldr	r3, [pc, #64]	; (80047ac <vTaskStartScheduler+0x74>)
 800476c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800476e:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <vTaskStartScheduler+0x78>)
 8004770:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004772:	4b10      	ldr	r3, [pc, #64]	; (80047b4 <vTaskStartScheduler+0x7c>)
 8004774:	601c      	str	r4, [r3, #0]
}
 8004776:	b002      	add	sp, #8
 8004778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 800477c:	f7ff bd6e 	b.w	800425c <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004780:	3001      	adds	r0, #1
 8004782:	d10a      	bne.n	800479a <vTaskStartScheduler+0x62>
 8004784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004788:	b672      	cpsid	i
 800478a:	f383 8811 	msr	BASEPRI, r3
 800478e:	f3bf 8f6f 	isb	sy
 8004792:	f3bf 8f4f 	dsb	sy
 8004796:	b662      	cpsie	i
 8004798:	e7fe      	b.n	8004798 <vTaskStartScheduler+0x60>
}
 800479a:	b002      	add	sp, #8
 800479c:	bd10      	pop	{r4, pc}
 800479e:	bf00      	nop
 80047a0:	20003dcc 	.word	0x20003dcc
 80047a4:	080061b0 	.word	0x080061b0
 80047a8:	08004a31 	.word	0x08004a31
 80047ac:	20003dd0 	.word	0x20003dd0
 80047b0:	20003dec 	.word	0x20003dec
 80047b4:	20003e18 	.word	0x20003e18

080047b8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80047b8:	4a02      	ldr	r2, [pc, #8]	; (80047c4 <vTaskSuspendAll+0xc>)
 80047ba:	6813      	ldr	r3, [r2, #0]
 80047bc:	3301      	adds	r3, #1
 80047be:	6013      	str	r3, [r2, #0]
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	20003d98 	.word	0x20003d98

080047c8 <xTaskIncrementTick>:
{
 80047c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047cc:	4b3d      	ldr	r3, [pc, #244]	; (80048c4 <xTaskIncrementTick+0xfc>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d155      	bne.n	8004880 <xTaskIncrementTick+0xb8>
		const TickType_t xConstTickCount = xTickCount + 1;
 80047d4:	4b3c      	ldr	r3, [pc, #240]	; (80048c8 <xTaskIncrementTick+0x100>)
 80047d6:	681c      	ldr	r4, [r3, #0]
 80047d8:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80047da:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80047dc:	b9cc      	cbnz	r4, 8004812 <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 80047de:	4b3b      	ldr	r3, [pc, #236]	; (80048cc <xTaskIncrementTick+0x104>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	b152      	cbz	r2, 80047fc <xTaskIncrementTick+0x34>
 80047e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ea:	b672      	cpsid	i
 80047ec:	f383 8811 	msr	BASEPRI, r3
 80047f0:	f3bf 8f6f 	isb	sy
 80047f4:	f3bf 8f4f 	dsb	sy
 80047f8:	b662      	cpsie	i
 80047fa:	e7fe      	b.n	80047fa <xTaskIncrementTick+0x32>
 80047fc:	4a34      	ldr	r2, [pc, #208]	; (80048d0 <xTaskIncrementTick+0x108>)
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	6810      	ldr	r0, [r2, #0]
 8004802:	6018      	str	r0, [r3, #0]
 8004804:	6011      	str	r1, [r2, #0]
 8004806:	4a33      	ldr	r2, [pc, #204]	; (80048d4 <xTaskIncrementTick+0x10c>)
 8004808:	6813      	ldr	r3, [r2, #0]
 800480a:	3301      	adds	r3, #1
 800480c:	6013      	str	r3, [r2, #0]
 800480e:	f7ff fe6b 	bl	80044e8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004812:	4d31      	ldr	r5, [pc, #196]	; (80048d8 <xTaskIncrementTick+0x110>)
 8004814:	f04f 0b00 	mov.w	fp, #0
 8004818:	4f30      	ldr	r7, [pc, #192]	; (80048dc <xTaskIncrementTick+0x114>)
 800481a:	682b      	ldr	r3, [r5, #0]
 800481c:	429c      	cmp	r4, r3
 800481e:	d33e      	bcc.n	800489e <xTaskIncrementTick+0xd6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004820:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80048cc <xTaskIncrementTick+0x104>
					prvAddTaskToReadyList( pxTCB );
 8004824:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80048ec <xTaskIncrementTick+0x124>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004828:	f8d8 2000 	ldr.w	r2, [r8]
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	bb72      	cbnz	r2, 800488e <xTaskIncrementTick+0xc6>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004830:	f04f 32ff 	mov.w	r2, #4294967295
 8004834:	602a      	str	r2, [r5, #0]
					break;
 8004836:	e032      	b.n	800489e <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004838:	f106 0a04 	add.w	sl, r6, #4
 800483c:	4650      	mov	r0, sl
 800483e:	f7ff fc03 	bl	8004048 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004842:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8004844:	b119      	cbz	r1, 800484e <xTaskIncrementTick+0x86>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004846:	f106 0018 	add.w	r0, r6, #24
 800484a:	f7ff fbfd 	bl	8004048 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800484e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004850:	2201      	movs	r2, #1
 8004852:	f8d9 3000 	ldr.w	r3, [r9]
 8004856:	f04f 0e14 	mov.w	lr, #20
 800485a:	fa02 f100 	lsl.w	r1, r2, r0
 800485e:	4319      	orrs	r1, r3
 8004860:	4b1f      	ldr	r3, [pc, #124]	; (80048e0 <xTaskIncrementTick+0x118>)
 8004862:	f8c9 1000 	str.w	r1, [r9]
 8004866:	4651      	mov	r1, sl
 8004868:	fb0e 3000 	mla	r0, lr, r0, r3
 800486c:	f7ff fbc9 	bl	8004002 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004870:	6838      	ldr	r0, [r7, #0]
 8004872:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8004874:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8004876:	4291      	cmp	r1, r2
 8004878:	bf28      	it	cs
 800487a:	f04f 0b01 	movcs.w	fp, #1
 800487e:	e7d3      	b.n	8004828 <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 8004880:	4a18      	ldr	r2, [pc, #96]	; (80048e4 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8004882:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8004886:	6813      	ldr	r3, [r2, #0]
 8004888:	3301      	adds	r3, #1
 800488a:	6013      	str	r3, [r2, #0]
 800488c:	e011      	b.n	80048b2 <xTaskIncrementTick+0xea>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800488e:	f8d8 2000 	ldr.w	r2, [r8]
 8004892:	68d2      	ldr	r2, [r2, #12]
 8004894:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004896:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8004898:	428c      	cmp	r4, r1
 800489a:	d2cd      	bcs.n	8004838 <xTaskIncrementTick+0x70>
						xNextTaskUnblockTime = xItemValue;
 800489c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	4b0f      	ldr	r3, [pc, #60]	; (80048e0 <xTaskIncrementTick+0x118>)
 80048a2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80048a4:	2214      	movs	r2, #20
 80048a6:	434a      	muls	r2, r1
 80048a8:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80048aa:	2a02      	cmp	r2, #2
 80048ac:	bf28      	it	cs
 80048ae:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80048b2:	4a0d      	ldr	r2, [pc, #52]	; (80048e8 <xTaskIncrementTick+0x120>)
 80048b4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80048b6:	2a00      	cmp	r2, #0
 80048b8:	bf18      	it	ne
 80048ba:	f04f 0b01 	movne.w	fp, #1
}
 80048be:	4658      	mov	r0, fp
 80048c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048c4:	20003d98 	.word	0x20003d98
 80048c8:	20003e18 	.word	0x20003e18
 80048cc:	20003cf8 	.word	0x20003cf8
 80048d0:	20003cfc 	.word	0x20003cfc
 80048d4:	20003dd4 	.word	0x20003dd4
 80048d8:	20003dd0 	.word	0x20003dd0
 80048dc:	20003cf4 	.word	0x20003cf4
 80048e0:	20003d00 	.word	0x20003d00
 80048e4:	20003d94 	.word	0x20003d94
 80048e8:	20003e1c 	.word	0x20003e1c
 80048ec:	20003da0 	.word	0x20003da0

080048f0 <xTaskResumeAll>:
{
 80048f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80048f4:	4c32      	ldr	r4, [pc, #200]	; (80049c0 <xTaskResumeAll+0xd0>)
 80048f6:	6823      	ldr	r3, [r4, #0]
 80048f8:	b953      	cbnz	r3, 8004910 <xTaskResumeAll+0x20>
 80048fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fe:	b672      	cpsid	i
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	b662      	cpsie	i
 800490e:	e7fe      	b.n	800490e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8004910:	f7ff fc08 	bl	8004124 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004914:	6823      	ldr	r3, [r4, #0]
 8004916:	3b01      	subs	r3, #1
 8004918:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800491a:	6824      	ldr	r4, [r4, #0]
 800491c:	b12c      	cbz	r4, 800492a <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
 800491e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004920:	f7ff fc26 	bl	8004170 <vPortExitCritical>
}
 8004924:	4620      	mov	r0, r4
 8004926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800492a:	4b26      	ldr	r3, [pc, #152]	; (80049c4 <xTaskResumeAll+0xd4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d0f5      	beq.n	800491e <xTaskResumeAll+0x2e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004932:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80049dc <xTaskResumeAll+0xec>
					prvAddTaskToReadyList( pxTCB );
 8004936:	4f24      	ldr	r7, [pc, #144]	; (80049c8 <xTaskResumeAll+0xd8>)
 8004938:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80049e0 <xTaskResumeAll+0xf0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800493c:	f8d9 3000 	ldr.w	r3, [r9]
 8004940:	b9e3      	cbnz	r3, 800497c <xTaskResumeAll+0x8c>
				if( pxTCB != NULL )
 8004942:	b10c      	cbz	r4, 8004948 <xTaskResumeAll+0x58>
					prvResetNextTaskUnblockTime();
 8004944:	f7ff fdd0 	bl	80044e8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004948:	4d20      	ldr	r5, [pc, #128]	; (80049cc <xTaskResumeAll+0xdc>)
 800494a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800494c:	b144      	cbz	r4, 8004960 <xTaskResumeAll+0x70>
								xYieldPending = pdTRUE;
 800494e:	4e20      	ldr	r6, [pc, #128]	; (80049d0 <xTaskResumeAll+0xe0>)
 8004950:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8004952:	f7ff ff39 	bl	80047c8 <xTaskIncrementTick>
 8004956:	b100      	cbz	r0, 800495a <xTaskResumeAll+0x6a>
								xYieldPending = pdTRUE;
 8004958:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800495a:	3c01      	subs	r4, #1
 800495c:	d1f9      	bne.n	8004952 <xTaskResumeAll+0x62>
						uxPendedTicks = 0;
 800495e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8004960:	4b1b      	ldr	r3, [pc, #108]	; (80049d0 <xTaskResumeAll+0xe0>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0da      	beq.n	800491e <xTaskResumeAll+0x2e>
					taskYIELD_IF_USING_PREEMPTION();
 8004968:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800496c:	4b19      	ldr	r3, [pc, #100]	; (80049d4 <xTaskResumeAll+0xe4>)
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004978:	2401      	movs	r4, #1
 800497a:	e7d1      	b.n	8004920 <xTaskResumeAll+0x30>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800497c:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8004980:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004982:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004984:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004986:	f104 0018 	add.w	r0, r4, #24
 800498a:	f7ff fb5d 	bl	8004048 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800498e:	4630      	mov	r0, r6
 8004990:	f7ff fb5a 	bl	8004048 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004994:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004996:	6839      	ldr	r1, [r7, #0]
 8004998:	2014      	movs	r0, #20
 800499a:	fa05 f302 	lsl.w	r3, r5, r2
 800499e:	fb00 8002 	mla	r0, r0, r2, r8
 80049a2:	430b      	orrs	r3, r1
 80049a4:	4631      	mov	r1, r6
 80049a6:	603b      	str	r3, [r7, #0]
 80049a8:	f7ff fb2b 	bl	8004002 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80049ac:	4b0a      	ldr	r3, [pc, #40]	; (80049d8 <xTaskResumeAll+0xe8>)
 80049ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d3c1      	bcc.n	800493c <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
 80049b8:	4b05      	ldr	r3, [pc, #20]	; (80049d0 <xTaskResumeAll+0xe0>)
 80049ba:	601d      	str	r5, [r3, #0]
 80049bc:	e7be      	b.n	800493c <xTaskResumeAll+0x4c>
 80049be:	bf00      	nop
 80049c0:	20003d98 	.word	0x20003d98
 80049c4:	20003d8c 	.word	0x20003d8c
 80049c8:	20003da0 	.word	0x20003da0
 80049cc:	20003d94 	.word	0x20003d94
 80049d0:	20003e1c 	.word	0x20003e1c
 80049d4:	e000ed04 	.word	0xe000ed04
 80049d8:	20003cf4 	.word	0x20003cf4
 80049dc:	20003dd8 	.word	0x20003dd8
 80049e0:	20003d00 	.word	0x20003d00

080049e4 <vTaskDelay>:
	{
 80049e4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80049e6:	b940      	cbnz	r0, 80049fa <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80049e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049ec:	4b0e      	ldr	r3, [pc, #56]	; (8004a28 <vTaskDelay+0x44>)
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	f3bf 8f4f 	dsb	sy
 80049f4:	f3bf 8f6f 	isb	sy
 80049f8:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80049fa:	4b0c      	ldr	r3, [pc, #48]	; (8004a2c <vTaskDelay+0x48>)
 80049fc:	6819      	ldr	r1, [r3, #0]
 80049fe:	b151      	cbz	r1, 8004a16 <vTaskDelay+0x32>
 8004a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a04:	b672      	cpsid	i
 8004a06:	f383 8811 	msr	BASEPRI, r3
 8004a0a:	f3bf 8f6f 	isb	sy
 8004a0e:	f3bf 8f4f 	dsb	sy
 8004a12:	b662      	cpsie	i
 8004a14:	e7fe      	b.n	8004a14 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004a16:	f7ff fecf 	bl	80047b8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004a1a:	f7ff fd77 	bl	800450c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004a1e:	f7ff ff67 	bl	80048f0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004a22:	2800      	cmp	r0, #0
 8004a24:	d0e0      	beq.n	80049e8 <vTaskDelay+0x4>
 8004a26:	bd08      	pop	{r3, pc}
 8004a28:	e000ed04 	.word	0xe000ed04
 8004a2c:	20003d98 	.word	0x20003d98

08004a30 <prvIdleTask>:
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004a30:	4e17      	ldr	r6, [pc, #92]	; (8004a90 <prvIdleTask+0x60>)
{
 8004a32:	b508      	push	{r3, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a34:	4c17      	ldr	r4, [pc, #92]	; (8004a94 <prvIdleTask+0x64>)
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	b963      	cbnz	r3, 8004a54 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a3a:	4b17      	ldr	r3, [pc, #92]	; (8004a98 <prvIdleTask+0x68>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d9f8      	bls.n	8004a34 <prvIdleTask+0x4>
				taskYIELD();
 8004a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a46:	4b15      	ldr	r3, [pc, #84]	; (8004a9c <prvIdleTask+0x6c>)
 8004a48:	601a      	str	r2, [r3, #0]
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	e7ef      	b.n	8004a34 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8004a54:	f7ff feb0 	bl	80047b8 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004a58:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8004a5a:	f7ff ff49 	bl	80048f0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8004a5e:	2d00      	cmp	r5, #0
 8004a60:	d0e9      	beq.n	8004a36 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8004a62:	f7ff fb5f 	bl	8004124 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004a66:	68f3      	ldr	r3, [r6, #12]
 8004a68:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a6a:	1d28      	adds	r0, r5, #4
 8004a6c:	f7ff faec 	bl	8004048 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004a70:	4a0b      	ldr	r2, [pc, #44]	; (8004aa0 <prvIdleTask+0x70>)
 8004a72:	6813      	ldr	r3, [r2, #0]
 8004a74:	3b01      	subs	r3, #1
 8004a76:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8004a7e:	f7ff fb77 	bl	8004170 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8004a82:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8004a84:	f7ff fcf4 	bl	8004470 <vPortFree>
			vPortFree( pxTCB );
 8004a88:	4628      	mov	r0, r5
 8004a8a:	f7ff fcf1 	bl	8004470 <vPortFree>
 8004a8e:	e7d2      	b.n	8004a36 <prvIdleTask+0x6>
 8004a90:	20003e04 	.word	0x20003e04
 8004a94:	20003d90 	.word	0x20003d90
 8004a98:	20003d00 	.word	0x20003d00
 8004a9c:	e000ed04 	.word	0xe000ed04
 8004aa0:	20003d8c 	.word	0x20003d8c

08004aa4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004aa4:	4b18      	ldr	r3, [pc, #96]	; (8004b08 <vTaskSwitchContext+0x64>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	4b18      	ldr	r3, [pc, #96]	; (8004b0c <vTaskSwitchContext+0x68>)
{
 8004aaa:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004aac:	b112      	cbz	r2, 8004ab4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004aae:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8004ab4:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004ab6:	4b16      	ldr	r3, [pc, #88]	; (8004b10 <vTaskSwitchContext+0x6c>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8004aba:	fab3 f383 	clz	r3, r3
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2214      	movs	r2, #20
 8004ac2:	4914      	ldr	r1, [pc, #80]	; (8004b14 <vTaskSwitchContext+0x70>)
 8004ac4:	f1c3 031f 	rsb	r3, r3, #31
 8004ac8:	435a      	muls	r2, r3
 8004aca:	588c      	ldr	r4, [r1, r2]
 8004acc:	1888      	adds	r0, r1, r2
 8004ace:	b954      	cbnz	r4, 8004ae6 <vTaskSwitchContext+0x42>
	__asm volatile
 8004ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad4:	b672      	cpsid	i
 8004ad6:	f383 8811 	msr	BASEPRI, r3
 8004ada:	f3bf 8f6f 	isb	sy
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	b662      	cpsie	i
 8004ae4:	e7fe      	b.n	8004ae4 <vTaskSwitchContext+0x40>
 8004ae6:	6844      	ldr	r4, [r0, #4]
 8004ae8:	3208      	adds	r2, #8
 8004aea:	6864      	ldr	r4, [r4, #4]
 8004aec:	440a      	add	r2, r1
 8004aee:	4294      	cmp	r4, r2
 8004af0:	6044      	str	r4, [r0, #4]
 8004af2:	bf04      	itt	eq
 8004af4:	6862      	ldreq	r2, [r4, #4]
 8004af6:	6042      	streq	r2, [r0, #4]
 8004af8:	2214      	movs	r2, #20
 8004afa:	fb02 1303 	mla	r3, r2, r3, r1
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <vTaskSwitchContext+0x74>)
 8004b04:	e7d4      	b.n	8004ab0 <vTaskSwitchContext+0xc>
 8004b06:	bf00      	nop
 8004b08:	20003d98 	.word	0x20003d98
 8004b0c:	20003e1c 	.word	0x20003e1c
 8004b10:	20003da0 	.word	0x20003da0
 8004b14:	20003d00 	.word	0x20003d00
 8004b18:	20003cf4 	.word	0x20003cf4

08004b1c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8004b1c:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <xTaskGetSchedulerState+0x18>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	b133      	cbz	r3, 8004b30 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b22:	4b05      	ldr	r3, [pc, #20]	; (8004b38 <xTaskGetSchedulerState+0x1c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8004b28:	bf0c      	ite	eq
 8004b2a:	2002      	moveq	r0, #2
 8004b2c:	2000      	movne	r0, #0
 8004b2e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004b30:	2001      	movs	r0, #1
	}
 8004b32:	4770      	bx	lr
 8004b34:	20003dec 	.word	0x20003dec
 8004b38:	20003d98 	.word	0x20003d98

08004b3c <close>:
   return (int8_t)sn;
}	   

int8_t close(uint8_t sn)
{
	CHECK_SOCKNUM();
 8004b3c:	2808      	cmp	r0, #8
{
 8004b3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b40:	4605      	mov	r5, r0
	CHECK_SOCKNUM();
 8004b42:	d82a      	bhi.n	8004b9a <close+0x5e>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8004b44:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004b48:	2110      	movs	r1, #16
 8004b4a:	0224      	lsls	r4, r4, #8
 8004b4c:	1c67      	adds	r7, r4, #1
 8004b4e:	4638      	mov	r0, r7
 8004b50:	f000 fa58 	bl	8005004 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8004b54:	4638      	mov	r0, r7
 8004b56:	f000 fa75 	bl	8005044 <WIZCHIP_READ>
 8004b5a:	4606      	mov	r6, r0
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	d1f9      	bne.n	8004b54 <close+0x18>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8004b60:	21ff      	movs	r1, #255	; 0xff
 8004b62:	1ca0      	adds	r0, r4, #2
 8004b64:	f000 fa4e 	bl	8005004 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8004b68:	2301      	movs	r3, #1
 8004b6a:	490d      	ldr	r1, [pc, #52]	; (8004ba0 <close+0x64>)
	//
	sock_is_sending &= ~(1<<sn);
	sock_remained_size[sn] = 0;
	sock_pack_info[sn] = 0;
	while(getSn_SR(sn) != SOCK_CLOSED);
 8004b6c:	3403      	adds	r4, #3
	sock_io_mode &= ~(1<<sn);
 8004b6e:	40ab      	lsls	r3, r5
 8004b70:	880a      	ldrh	r2, [r1, #0]
 8004b72:	43db      	mvns	r3, r3
 8004b74:	b21b      	sxth	r3, r3
 8004b76:	401a      	ands	r2, r3
 8004b78:	800a      	strh	r2, [r1, #0]
	sock_is_sending &= ~(1<<sn);
 8004b7a:	4a0a      	ldr	r2, [pc, #40]	; (8004ba4 <close+0x68>)
 8004b7c:	8811      	ldrh	r1, [r2, #0]
 8004b7e:	400b      	ands	r3, r1
 8004b80:	8013      	strh	r3, [r2, #0]
	sock_remained_size[sn] = 0;
 8004b82:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <close+0x6c>)
 8004b84:	f823 6015 	strh.w	r6, [r3, r5, lsl #1]
	sock_pack_info[sn] = 0;
 8004b88:	4b08      	ldr	r3, [pc, #32]	; (8004bac <close+0x70>)
 8004b8a:	555e      	strb	r6, [r3, r5]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8004b8c:	4620      	mov	r0, r4
 8004b8e:	f000 fa59 	bl	8005044 <WIZCHIP_READ>
 8004b92:	2800      	cmp	r0, #0
 8004b94:	d1fa      	bne.n	8004b8c <close+0x50>
	return SOCK_OK;
 8004b96:	2001      	movs	r0, #1
 8004b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	CHECK_SOCKNUM();
 8004b9a:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ba0:	20003e20 	.word	0x20003e20
 8004ba4:	20003e22 	.word	0x20003e22
 8004ba8:	20003e3c 	.word	0x20003e3c
 8004bac:	20003e34 	.word	0x20003e34

08004bb0 <socket>:
	CHECK_SOCKNUM();
 8004bb0:	2808      	cmp	r0, #8
{
 8004bb2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	4688      	mov	r8, r1
 8004bba:	4617      	mov	r7, r2
 8004bbc:	461d      	mov	r5, r3
	CHECK_SOCKNUM();
 8004bbe:	d874      	bhi.n	8004caa <socket+0xfa>
	switch(protocol)
 8004bc0:	2901      	cmp	r1, #1
 8004bc2:	d005      	beq.n	8004bd0 <socket+0x20>
 8004bc4:	d301      	bcc.n	8004bca <socket+0x1a>
 8004bc6:	2904      	cmp	r1, #4
 8004bc8:	d90f      	bls.n	8004bea <socket+0x3a>
         return SOCKERR_SOCKMODE;
 8004bca:	f06f 0004 	mvn.w	r0, #4
 8004bce:	e009      	b.n	8004be4 <socket+0x34>
            getSIPR((uint8_t*)&taddr);
 8004bd0:	2204      	movs	r2, #4
 8004bd2:	200f      	movs	r0, #15
 8004bd4:	eb0d 0102 	add.w	r1, sp, r2
 8004bd8:	f000 fa80 	bl	80050dc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8004bdc:	9b01      	ldr	r3, [sp, #4]
 8004bde:	b923      	cbnz	r3, 8004bea <socket+0x3a>
 8004be0:	f06f 0002 	mvn.w	r0, #2
}	   
 8004be4:	b002      	add	sp, #8
 8004be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
 8004bea:	f015 0f14 	tst.w	r5, #20
 8004bee:	d154      	bne.n	8004c9a <socket+0xea>
	if(flag != 0)
 8004bf0:	b12d      	cbz	r5, 8004bfe <socket+0x4e>
   	switch(protocol)
 8004bf2:	f1b8 0f01 	cmp.w	r8, #1
 8004bf6:	d04d      	beq.n	8004c94 <socket+0xe4>
 8004bf8:	f1b8 0f02 	cmp.w	r8, #2
 8004bfc:	d050      	beq.n	8004ca0 <socket+0xf0>
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8004bfe:	f104 0640 	add.w	r6, r4, #64	; 0x40
	close(sn);
 8004c02:	4620      	mov	r0, r4
 8004c04:	f7ff ff9a 	bl	8004b3c <close>
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8004c08:	f025 010f 	bic.w	r1, r5, #15
 8004c0c:	0236      	lsls	r6, r6, #8
 8004c0e:	ea41 0108 	orr.w	r1, r1, r8
 8004c12:	4630      	mov	r0, r6
 8004c14:	f000 f9f6 	bl	8005004 <WIZCHIP_WRITE>
	if(!port)
 8004c18:	b96f      	cbnz	r7, 8004c36 <socket+0x86>
	   port = sock_any_port++;
 8004c1a:	4a25      	ldr	r2, [pc, #148]	; (8004cb0 <socket+0x100>)
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004c1c:	f64f 71f0 	movw	r1, #65520	; 0xfff0
	   port = sock_any_port++;
 8004c20:	8817      	ldrh	r7, [r2, #0]
 8004c22:	1c7b      	adds	r3, r7, #1
 8004c24:	b29b      	uxth	r3, r3
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004c26:	428b      	cmp	r3, r1
 8004c28:	bf05      	ittet	eq
 8004c2a:	f44f 4340 	moveq.w	r3, #49152	; 0xc000
 8004c2e:	f64f 77ef 	movweq	r7, #65519	; 0xffef
	   port = sock_any_port++;
 8004c32:	8013      	strhne	r3, [r2, #0]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004c34:	8013      	strheq	r3, [r2, #0]
   setSn_PORT(sn,port);	
 8004c36:	0a39      	lsrs	r1, r7, #8
 8004c38:	1d30      	adds	r0, r6, #4
 8004c3a:	f000 f9e3 	bl	8005004 <WIZCHIP_WRITE>
 8004c3e:	1d70      	adds	r0, r6, #5
 8004c40:	b2f9      	uxtb	r1, r7
   setSn_CR(sn,Sn_CR_OPEN);
 8004c42:	1c77      	adds	r7, r6, #1
   setSn_PORT(sn,port);	
 8004c44:	f000 f9de 	bl	8005004 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8004c48:	2101      	movs	r1, #1
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	f000 f9da 	bl	8005004 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004c50:	4638      	mov	r0, r7
 8004c52:	f000 f9f7 	bl	8005044 <WIZCHIP_READ>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	d1fa      	bne.n	8004c50 <socket+0xa0>
   sock_io_mode &= ~(1 <<sn);
 8004c5a:	2301      	movs	r3, #1
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004c5c:	4915      	ldr	r1, [pc, #84]	; (8004cb4 <socket+0x104>)
 8004c5e:	f005 0501 	and.w	r5, r5, #1
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004c62:	3603      	adds	r6, #3
   sock_io_mode &= ~(1 <<sn);
 8004c64:	40a3      	lsls	r3, r4
 8004c66:	880a      	ldrh	r2, [r1, #0]
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004c68:	40a5      	lsls	r5, r4
   sock_io_mode &= ~(1 <<sn);
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	b21b      	sxth	r3, r3
 8004c6e:	401a      	ands	r2, r3
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004c70:	4315      	orrs	r5, r2
   sock_is_sending &= ~(1<<sn);
 8004c72:	4a11      	ldr	r2, [pc, #68]	; (8004cb8 <socket+0x108>)
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004c74:	800d      	strh	r5, [r1, #0]
   sock_is_sending &= ~(1<<sn);
 8004c76:	8811      	ldrh	r1, [r2, #0]
 8004c78:	400b      	ands	r3, r1
 8004c7a:	8013      	strh	r3, [r2, #0]
   sock_remained_size[sn] = 0;
 8004c7c:	4b0f      	ldr	r3, [pc, #60]	; (8004cbc <socket+0x10c>)
 8004c7e:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
   sock_pack_info[sn] = PACK_COMPLETED;
 8004c82:	4b0f      	ldr	r3, [pc, #60]	; (8004cc0 <socket+0x110>)
 8004c84:	5518      	strb	r0, [r3, r4]
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004c86:	4630      	mov	r0, r6
 8004c88:	f000 f9dc 	bl	8005044 <WIZCHIP_READ>
 8004c8c:	2800      	cmp	r0, #0
 8004c8e:	d0fa      	beq.n	8004c86 <socket+0xd6>
   return (int8_t)sn;
 8004c90:	b260      	sxtb	r0, r4
 8004c92:	e7a7      	b.n	8004be4 <socket+0x34>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8004c94:	f015 0f21 	tst.w	r5, #33	; 0x21
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004c98:	d1b1      	bne.n	8004bfe <socket+0x4e>
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
 8004c9a:	f06f 0005 	mvn.w	r0, #5
 8004c9e:	e7a1      	b.n	8004be4 <socket+0x34>
   	      if(flag & SF_IGMP_VER2)
 8004ca0:	06ab      	lsls	r3, r5, #26
 8004ca2:	d5ac      	bpl.n	8004bfe <socket+0x4e>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004ca4:	f015 0f80 	tst.w	r5, #128	; 0x80
 8004ca8:	e7f6      	b.n	8004c98 <socket+0xe8>
	CHECK_SOCKNUM();
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295
 8004cae:	e799      	b.n	8004be4 <socket+0x34>
 8004cb0:	2000000c 	.word	0x2000000c
 8004cb4:	20003e20 	.word	0x20003e20
 8004cb8:	20003e22 	.word	0x20003e22
 8004cbc:	20003e3c 	.word	0x20003e3c
 8004cc0:	20003e34 	.word	0x20003e34

08004cc4 <listen>:

int8_t listen(uint8_t sn)
{
	CHECK_SOCKNUM();
 8004cc4:	2808      	cmp	r0, #8
{
 8004cc6:	b570      	push	{r4, r5, r6, lr}
 8004cc8:	4605      	mov	r5, r0
	CHECK_SOCKNUM();
 8004cca:	d826      	bhi.n	8004d1a <listen+0x56>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004ccc:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004cd0:	0224      	lsls	r4, r4, #8
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	f000 f9b6 	bl	8005044 <WIZCHIP_READ>
 8004cd8:	f000 000f 	and.w	r0, r0, #15
 8004cdc:	2801      	cmp	r0, #1
 8004cde:	d11f      	bne.n	8004d20 <listen+0x5c>
	CHECK_SOCKINIT();
 8004ce0:	1ce6      	adds	r6, r4, #3
 8004ce2:	4630      	mov	r0, r6
 8004ce4:	f000 f9ae 	bl	8005044 <WIZCHIP_READ>
 8004ce8:	2813      	cmp	r0, #19
 8004cea:	d11c      	bne.n	8004d26 <listen+0x62>
	setSn_CR(sn,Sn_CR_LISTEN);
 8004cec:	3401      	adds	r4, #1
 8004cee:	2102      	movs	r1, #2
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	f000 f987 	bl	8005004 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	f000 f9a4 	bl	8005044 <WIZCHIP_READ>
 8004cfc:	2800      	cmp	r0, #0
 8004cfe:	d1fa      	bne.n	8004cf6 <listen+0x32>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8004d00:	4630      	mov	r0, r6
 8004d02:	f000 f99f 	bl	8005044 <WIZCHIP_READ>
 8004d06:	2814      	cmp	r0, #20
 8004d08:	d101      	bne.n	8004d0e <listen+0x4a>
   {
         close(sn);
         return SOCKERR_SOCKCLOSED;
   }
   return SOCK_OK;
 8004d0a:	2001      	movs	r0, #1
 8004d0c:	bd70      	pop	{r4, r5, r6, pc}
         close(sn);
 8004d0e:	4628      	mov	r0, r5
 8004d10:	f7ff ff14 	bl	8004b3c <close>
         return SOCKERR_SOCKCLOSED;
 8004d14:	f06f 0003 	mvn.w	r0, #3
 8004d18:	bd70      	pop	{r4, r5, r6, pc}
	CHECK_SOCKNUM();
 8004d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d1e:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004d20:	f06f 0004 	mvn.w	r0, #4
 8004d24:	bd70      	pop	{r4, r5, r6, pc}
	CHECK_SOCKINIT();
 8004d26:	f06f 0002 	mvn.w	r0, #2
}
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}

08004d2c <disconnect>:
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
   CHECK_SOCKNUM();
 8004d2c:	2808      	cmp	r0, #8
{
 8004d2e:	b570      	push	{r4, r5, r6, lr}
 8004d30:	4605      	mov	r5, r0
   CHECK_SOCKNUM();
 8004d32:	d833      	bhi.n	8004d9c <disconnect+0x70>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004d34:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004d38:	0224      	lsls	r4, r4, #8
 8004d3a:	4620      	mov	r0, r4
 8004d3c:	f000 f982 	bl	8005044 <WIZCHIP_READ>
 8004d40:	f000 000f 	and.w	r0, r0, #15
 8004d44:	2801      	cmp	r0, #1
 8004d46:	d12c      	bne.n	8004da2 <disconnect+0x76>
	setSn_CR(sn,Sn_CR_DISCON);
 8004d48:	1c66      	adds	r6, r4, #1
 8004d4a:	2108      	movs	r1, #8
 8004d4c:	4630      	mov	r0, r6
 8004d4e:	f000 f959 	bl	8005004 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8004d52:	4630      	mov	r0, r6
 8004d54:	f000 f976 	bl	8005044 <WIZCHIP_READ>
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	d1fa      	bne.n	8004d52 <disconnect+0x26>
	sock_is_sending &= ~(1<<sn);
 8004d5c:	4912      	ldr	r1, [pc, #72]	; (8004da8 <disconnect+0x7c>)
 8004d5e:	2301      	movs	r3, #1
 8004d60:	fa03 f205 	lsl.w	r2, r3, r5
 8004d64:	880b      	ldrh	r3, [r1, #0]
 8004d66:	ea23 0302 	bic.w	r3, r3, r2
 8004d6a:	800b      	strh	r3, [r1, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8004d6c:	4b0f      	ldr	r3, [pc, #60]	; (8004dac <disconnect+0x80>)
 8004d6e:	881b      	ldrh	r3, [r3, #0]
 8004d70:	412b      	asrs	r3, r5
 8004d72:	07da      	lsls	r2, r3, #31
 8004d74:	d417      	bmi.n	8004da6 <disconnect+0x7a>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8004d76:	1ce6      	adds	r6, r4, #3
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004d78:	3402      	adds	r4, #2
	while(getSn_SR(sn) != SOCK_CLOSED)
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	f000 f962 	bl	8005044 <WIZCHIP_READ>
 8004d80:	b908      	cbnz	r0, 8004d86 <disconnect+0x5a>
	   {
	      close(sn);
	      return SOCKERR_TIMEOUT;
	   }
	}
	return SOCK_OK;
 8004d82:	2001      	movs	r0, #1
 8004d84:	bd70      	pop	{r4, r5, r6, pc}
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004d86:	4620      	mov	r0, r4
 8004d88:	f000 f95c 	bl	8005044 <WIZCHIP_READ>
 8004d8c:	0703      	lsls	r3, r0, #28
 8004d8e:	d5f4      	bpl.n	8004d7a <disconnect+0x4e>
	      close(sn);
 8004d90:	4628      	mov	r0, r5
 8004d92:	f7ff fed3 	bl	8004b3c <close>
	      return SOCKERR_TIMEOUT;
 8004d96:	f06f 000c 	mvn.w	r0, #12
 8004d9a:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKNUM();
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004da0:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004da2:	f06f 0004 	mvn.w	r0, #4
}
 8004da6:	bd70      	pop	{r4, r5, r6, pc}
 8004da8:	20003e22 	.word	0x20003e22
 8004dac:	20003e20 	.word	0x20003e20

08004db0 <send>:
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
   uint8_t tmp=0;
   uint16_t freesize=0;
   
   CHECK_SOCKNUM();
 8004db0:	2808      	cmp	r0, #8
{
 8004db2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db6:	4606      	mov	r6, r0
 8004db8:	468a      	mov	sl, r1
 8004dba:	4615      	mov	r5, r2
   CHECK_SOCKNUM();
 8004dbc:	f200 80a3 	bhi.w	8004f06 <send+0x156>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004dc0:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004dc4:	0224      	lsls	r4, r4, #8
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f000 f93c 	bl	8005044 <WIZCHIP_READ>
 8004dcc:	f000 000f 	and.w	r0, r0, #15
 8004dd0:	2801      	cmp	r0, #1
 8004dd2:	f040 809b 	bne.w	8004f0c <send+0x15c>
   CHECK_SOCKDATA();
 8004dd6:	2d00      	cmp	r5, #0
 8004dd8:	f000 809b 	beq.w	8004f12 <send+0x162>
   tmp = getSn_SR(sn);
 8004ddc:	f104 0903 	add.w	r9, r4, #3
 8004de0:	4648      	mov	r0, r9
 8004de2:	f000 f92f 	bl	8005044 <WIZCHIP_READ>
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004de6:	2817      	cmp	r0, #23
 8004de8:	d001      	beq.n	8004dee <send+0x3e>
 8004dea:	281c      	cmp	r0, #28
 8004dec:	d152      	bne.n	8004e94 <send+0xe4>
   if( sock_is_sending & (1<<sn) )
 8004dee:	4f4a      	ldr	r7, [pc, #296]	; (8004f18 <send+0x168>)
 8004df0:	883b      	ldrh	r3, [r7, #0]
 8004df2:	4133      	asrs	r3, r6
 8004df4:	07d9      	lsls	r1, r3, #31
 8004df6:	d52f      	bpl.n	8004e58 <send+0xa8>
   {
      tmp = getSn_IR(sn);
 8004df8:	f104 0802 	add.w	r8, r4, #2
 8004dfc:	4640      	mov	r0, r8
 8004dfe:	f000 f921 	bl	8005044 <WIZCHIP_READ>
      if(tmp & Sn_IR_SENDOK)
 8004e02:	06c2      	lsls	r2, r0, #27
 8004e04:	d549      	bpl.n	8004e9a <send+0xea>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8004e06:	2110      	movs	r1, #16
 8004e08:	4640      	mov	r0, r8
 8004e0a:	f000 f8fb 	bl	8005004 <WIZCHIP_WRITE>
         //M20150401 : Typing Error
         //#if _WZICHIP_ == 5200
         #if _WIZCHIP_ == 5200
            if(getSn_TX_RD(sn) != sock_next_rd[sn])
 8004e0e:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8004e12:	f000 f917 	bl	8005044 <WIZCHIP_READ>
 8004e16:	4680      	mov	r8, r0
 8004e18:	f104 0023 	add.w	r0, r4, #35	; 0x23
 8004e1c:	f000 f912 	bl	8005044 <WIZCHIP_READ>
 8004e20:	4b3e      	ldr	r3, [pc, #248]	; (8004f1c <send+0x16c>)
 8004e22:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8004e26:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
 8004e2a:	4298      	cmp	r0, r3
 8004e2c:	d00d      	beq.n	8004e4a <send+0x9a>
            {
               setSn_CR(sn,Sn_CR_SEND);
 8004e2e:	3401      	adds	r4, #1
 8004e30:	2120      	movs	r1, #32
 8004e32:	4620      	mov	r0, r4
 8004e34:	f000 f8e6 	bl	8005004 <WIZCHIP_WRITE>
               while(getSn_CR(sn));
 8004e38:	4620      	mov	r0, r4
 8004e3a:	f000 f903 	bl	8005044 <WIZCHIP_READ>
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	d1fa      	bne.n	8004e38 <send+0x88>
               return SOCK_BUSY;
 8004e42:	2000      	movs	r0, #0
   while(getSn_CR(sn));
   sock_is_sending |= (1 << sn);
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
}
 8004e44:	b003      	add	sp, #12
 8004e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         sock_is_sending &= ~(1<<sn);         
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	fa03 f206 	lsl.w	r2, r3, r6
 8004e50:	883b      	ldrh	r3, [r7, #0]
 8004e52:	ea23 0302 	bic.w	r3, r3, r2
 8004e56:	803b      	strh	r3, [r7, #0]
   freesize = getSn_TxMAX(sn);
 8004e58:	f104 001f 	add.w	r0, r4, #31
 8004e5c:	f04f 0801 	mov.w	r8, #1
 8004e60:	f000 f8f0 	bl	8005044 <WIZCHIP_READ>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004e64:	4b2e      	ldr	r3, [pc, #184]	; (8004f20 <send+0x170>)
   freesize = getSn_TxMAX(sn);
 8004e66:	0280      	lsls	r0, r0, #10
 8004e68:	fa08 f806 	lsl.w	r8, r8, r6
 8004e6c:	b280      	uxth	r0, r0
 8004e6e:	4285      	cmp	r5, r0
 8004e70:	bf28      	it	cs
 8004e72:	4605      	movcs	r5, r0
      freesize = getSn_TX_FSR(sn);
 8004e74:	4630      	mov	r0, r6
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	f000 f95a 	bl	8005130 <getSn_TX_FSR>
 8004e7c:	4683      	mov	fp, r0
      tmp = getSn_SR(sn);
 8004e7e:	4648      	mov	r0, r9
 8004e80:	f000 f8e0 	bl	8005044 <WIZCHIP_READ>
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8004e84:	2817      	cmp	r0, #23
 8004e86:	9b01      	ldr	r3, [sp, #4]
 8004e88:	d00f      	beq.n	8004eaa <send+0xfa>
 8004e8a:	281c      	cmp	r0, #28
 8004e8c:	d00d      	beq.n	8004eaa <send+0xfa>
         close(sn);
 8004e8e:	4630      	mov	r0, r6
 8004e90:	f7ff fe54 	bl	8004b3c <close>
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004e94:	f06f 0006 	mvn.w	r0, #6
 8004e98:	e7d4      	b.n	8004e44 <send+0x94>
      else if(tmp & Sn_IR_TIMEOUT)
 8004e9a:	0703      	lsls	r3, r0, #28
 8004e9c:	d5d1      	bpl.n	8004e42 <send+0x92>
         close(sn);
 8004e9e:	4630      	mov	r0, r6
 8004ea0:	f7ff fe4c 	bl	8004b3c <close>
         return SOCKERR_TIMEOUT;
 8004ea4:	f06f 000c 	mvn.w	r0, #12
 8004ea8:	e7cc      	b.n	8004e44 <send+0x94>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004eaa:	881a      	ldrh	r2, [r3, #0]
 8004eac:	ea12 0f08 	tst.w	r2, r8
 8004eb0:	d026      	beq.n	8004f00 <send+0x150>
 8004eb2:	45ab      	cmp	fp, r5
 8004eb4:	d3c5      	bcc.n	8004e42 <send+0x92>
   wiz_send_data(sn, buf, len);
 8004eb6:	4651      	mov	r1, sl
 8004eb8:	462a      	mov	r2, r5
 8004eba:	4630      	mov	r0, r6
 8004ebc:	f000 f9a4 	bl	8005208 <wiz_send_data>
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004ec0:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8004ec4:	f000 f8be 	bl	8005044 <WIZCHIP_READ>
 8004ec8:	4681      	mov	r9, r0
 8004eca:	f104 0023 	add.w	r0, r4, #35	; 0x23
   setSn_CR(sn,Sn_CR_SEND);
 8004ece:	3401      	adds	r4, #1
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004ed0:	f000 f8b8 	bl	8005044 <WIZCHIP_READ>
 8004ed4:	4428      	add	r0, r5
 8004ed6:	4b11      	ldr	r3, [pc, #68]	; (8004f1c <send+0x16c>)
   setSn_CR(sn,Sn_CR_SEND);
 8004ed8:	2120      	movs	r1, #32
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004eda:	eb00 2009 	add.w	r0, r0, r9, lsl #8
 8004ede:	f823 0016 	strh.w	r0, [r3, r6, lsl #1]
   setSn_CR(sn,Sn_CR_SEND);
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	f000 f88e 	bl	8005004 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004ee8:	4620      	mov	r0, r4
 8004eea:	f000 f8ab 	bl	8005044 <WIZCHIP_READ>
 8004eee:	2800      	cmp	r0, #0
 8004ef0:	d1fa      	bne.n	8004ee8 <send+0x138>
   sock_is_sending |= (1 << sn);
 8004ef2:	883b      	ldrh	r3, [r7, #0]
   return (int32_t)len;
 8004ef4:	4628      	mov	r0, r5
   sock_is_sending |= (1 << sn);
 8004ef6:	ea48 0803 	orr.w	r8, r8, r3
 8004efa:	f8a7 8000 	strh.w	r8, [r7]
   return (int32_t)len;
 8004efe:	e7a1      	b.n	8004e44 <send+0x94>
      if(len <= freesize) break;
 8004f00:	45ab      	cmp	fp, r5
 8004f02:	d3b7      	bcc.n	8004e74 <send+0xc4>
 8004f04:	e7d7      	b.n	8004eb6 <send+0x106>
   CHECK_SOCKNUM();
 8004f06:	f04f 30ff 	mov.w	r0, #4294967295
 8004f0a:	e79b      	b.n	8004e44 <send+0x94>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004f0c:	f06f 0004 	mvn.w	r0, #4
 8004f10:	e798      	b.n	8004e44 <send+0x94>
   CHECK_SOCKDATA();
 8004f12:	f06f 000d 	mvn.w	r0, #13
 8004f16:	e795      	b.n	8004e44 <send+0x94>
 8004f18:	20003e22 	.word	0x20003e22
 8004f1c:	20003e24 	.word	0x20003e24
 8004f20:	20003e20 	.word	0x20003e20

08004f24 <recv>:
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8004f24:	2808      	cmp	r0, #8
{
 8004f26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f2a:	4680      	mov	r8, r0
 8004f2c:	9100      	str	r1, [sp, #0]
 8004f2e:	4617      	mov	r7, r2
   CHECK_SOCKNUM();
 8004f30:	d85c      	bhi.n	8004fec <recv+0xc8>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004f32:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004f36:	0224      	lsls	r4, r4, #8
 8004f38:	4620      	mov	r0, r4
 8004f3a:	f000 f883 	bl	8005044 <WIZCHIP_READ>
 8004f3e:	f000 060f 	and.w	r6, r0, #15
 8004f42:	2e01      	cmp	r6, #1
 8004f44:	d155      	bne.n	8004ff2 <recv+0xce>
   CHECK_SOCKDATA();
 8004f46:	2f00      	cmp	r7, #0
 8004f48:	d056      	beq.n	8004ff8 <recv+0xd4>
   
   recvsize = getSn_RxMAX(sn);
 8004f4a:	f104 001e 	add.w	r0, r4, #30
 8004f4e:	fa06 f608 	lsl.w	r6, r6, r8
 8004f52:	f000 f877 	bl	8005044 <WIZCHIP_READ>
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
         tmp = getSn_SR(sn);
 8004f56:	f104 0903 	add.w	r9, r4, #3
   recvsize = getSn_RxMAX(sn);
 8004f5a:	4683      	mov	fp, r0
         if (tmp != SOCK_ESTABLISHED)
         {
            if(tmp == SOCK_CLOSE_WAIT)
            {
               if(recvsize != 0) break;
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004f5c:	f104 0a1f 	add.w	sl, r4, #31
         recvsize = getSn_RX_RSR(sn);
 8004f60:	4640      	mov	r0, r8
 8004f62:	f000 f906 	bl	8005172 <getSn_RX_RSR>
 8004f66:	4605      	mov	r5, r0
         tmp = getSn_SR(sn);
 8004f68:	4648      	mov	r0, r9
 8004f6a:	f000 f86b 	bl	8005044 <WIZCHIP_READ>
         if (tmp != SOCK_ESTABLISHED)
 8004f6e:	2817      	cmp	r0, #23
 8004f70:	d031      	beq.n	8004fd6 <recv+0xb2>
            if(tmp == SOCK_CLOSE_WAIT)
 8004f72:	281c      	cmp	r0, #28
 8004f74:	d127      	bne.n	8004fc6 <recv+0xa2>
               if(recvsize != 0) break;
 8004f76:	b1dd      	cbz	r5, 8004fb0 <recv+0x8c>
   recvsize = getSn_RxMAX(sn);
 8004f78:	ea4f 208b 	mov.w	r0, fp, lsl #10
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
   wiz_recv_data(sn, buf, len);
   setSn_CR(sn,Sn_CR_RECV);
 8004f7c:	3401      	adds	r4, #1
   wiz_recv_data(sn, buf, len);
 8004f7e:	9900      	ldr	r1, [sp, #0]
 8004f80:	b280      	uxth	r0, r0
 8004f82:	4287      	cmp	r7, r0
 8004f84:	bf28      	it	cs
 8004f86:	4607      	movcs	r7, r0
 8004f88:	4628      	mov	r0, r5
 8004f8a:	42bd      	cmp	r5, r7
 8004f8c:	bf28      	it	cs
 8004f8e:	4638      	movcs	r0, r7
 8004f90:	b287      	uxth	r7, r0
 8004f92:	4640      	mov	r0, r8
 8004f94:	463a      	mov	r2, r7
 8004f96:	f000 f98b 	bl	80052b0 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8004f9a:	2140      	movs	r1, #64	; 0x40
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	f000 f831 	bl	8005004 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	f000 f84e 	bl	8005044 <WIZCHIP_READ>
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	d1fa      	bne.n	8004fa2 <recv+0x7e>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004fac:	4638      	mov	r0, r7
 8004fae:	e00f      	b.n	8004fd0 <recv+0xac>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004fb0:	4640      	mov	r0, r8
 8004fb2:	f000 f8bd 	bl	8005130 <getSn_TX_FSR>
 8004fb6:	9001      	str	r0, [sp, #4]
 8004fb8:	4650      	mov	r0, sl
 8004fba:	f000 f843 	bl	8005044 <WIZCHIP_READ>
 8004fbe:	9901      	ldr	r1, [sp, #4]
 8004fc0:	ebb1 2f80 	cmp.w	r1, r0, lsl #10
 8004fc4:	d107      	bne.n	8004fd6 <recv+0xb2>
                  close(sn);
 8004fc6:	4640      	mov	r0, r8
 8004fc8:	f7ff fdb8 	bl	8004b3c <close>
                  return SOCKERR_SOCKSTATUS;
 8004fcc:	f06f 0006 	mvn.w	r0, #6
}
 8004fd0:	b003      	add	sp, #12
 8004fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8004fd6:	4b0a      	ldr	r3, [pc, #40]	; (8005000 <recv+0xdc>)
 8004fd8:	8819      	ldrh	r1, [r3, #0]
 8004fda:	4231      	tst	r1, r6
 8004fdc:	d003      	beq.n	8004fe6 <recv+0xc2>
 8004fde:	2d00      	cmp	r5, #0
 8004fe0:	d1ca      	bne.n	8004f78 <recv+0x54>
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	e7f4      	b.n	8004fd0 <recv+0xac>
         if(recvsize != 0) break;
 8004fe6:	2d00      	cmp	r5, #0
 8004fe8:	d0ba      	beq.n	8004f60 <recv+0x3c>
 8004fea:	e7c5      	b.n	8004f78 <recv+0x54>
   CHECK_SOCKNUM();
 8004fec:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff0:	e7ee      	b.n	8004fd0 <recv+0xac>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004ff2:	f06f 0004 	mvn.w	r0, #4
 8004ff6:	e7eb      	b.n	8004fd0 <recv+0xac>
   CHECK_SOCKDATA();
 8004ff8:	f06f 000d 	mvn.w	r0, #13
 8004ffc:	e7e8      	b.n	8004fd0 <recv+0xac>
 8004ffe:	bf00      	nop
 8005000:	20003e20 	.word	0x20003e20

08005004 <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == 5200)
/**
@brief  This function writes the data into W5200 registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8005004:	b570      	push	{r4, r5, r6, lr}
	WIZCHIP_CRITICAL_ENTER();
 8005006:	4c0e      	ldr	r4, [pc, #56]	; (8005040 <WIZCHIP_WRITE+0x3c>)
{
 8005008:	4605      	mov	r5, r0
 800500a:	460e      	mov	r6, r1
	WIZCHIP_CRITICAL_ENTER();
 800500c:	68a3      	ldr	r3, [r4, #8]
 800500e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8005010:	6923      	ldr	r3, [r4, #16]
 8005012:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8005014:	69e3      	ldr	r3, [r4, #28]
 8005016:	f3c5 2007 	ubfx	r0, r5, #8, #8
 800501a:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800501c:	69e3      	ldr	r3, [r4, #28]
 800501e:	b2e8      	uxtb	r0, r5
 8005020:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(_W5200_SPI_WRITE_);  // Data write command and Write data length upper
 8005022:	69e3      	ldr	r3, [r4, #28]
 8005024:	2080      	movs	r0, #128	; 0x80
 8005026:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(0x01);  // Write data length lower
 8005028:	69e3      	ldr	r3, [r4, #28]
 800502a:	2001      	movs	r0, #1
 800502c:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 800502e:	69e3      	ldr	r3, [r4, #28]
 8005030:	4630      	mov	r0, r6
 8005032:	4798      	blx	r3

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!"
#endif

   WIZCHIP.CS._deselect();
 8005034:	6963      	ldr	r3, [r4, #20]
 8005036:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8005038:	68e3      	ldr	r3, [r4, #12]
}
 800503a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   WIZCHIP_CRITICAL_EXIT();
 800503e:	4718      	bx	r3
 8005040:	20000010 	.word	0x20000010

08005044 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5200 registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8005044:	b538      	push	{r3, r4, r5, lr}
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8005046:	4c0e      	ldr	r4, [pc, #56]	; (8005080 <WIZCHIP_READ+0x3c>)
{
 8005048:	4605      	mov	r5, r0
   WIZCHIP_CRITICAL_ENTER();
 800504a:	68a3      	ldr	r3, [r4, #8]
 800504c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800504e:	6923      	ldr	r3, [r4, #16]
 8005050:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8005052:	69e3      	ldr	r3, [r4, #28]
 8005054:	f3c5 2007 	ubfx	r0, r5, #8, #8
 8005058:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800505a:	69e3      	ldr	r3, [r4, #28]
 800505c:	b2e8      	uxtb	r0, r5
 800505e:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(_W5200_SPI_READ_);                             // Read data length upper    
 8005060:	69e3      	ldr	r3, [r4, #28]
 8005062:	2000      	movs	r0, #0
 8005064:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(0x01);                             // Data length lower  
 8005066:	69e3      	ldr	r3, [r4, #28]
 8005068:	2001      	movs	r0, #1
 800506a:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 800506c:	69a3      	ldr	r3, [r4, #24]
 800506e:	4798      	blx	r3
   	
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8005070:	6963      	ldr	r3, [r4, #20]
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8005072:	4605      	mov	r5, r0
   WIZCHIP.CS._deselect();
 8005074:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8005076:	68e3      	ldr	r3, [r4, #12]
 8005078:	4798      	blx	r3
   return ret;
}
 800507a:	4628      	mov	r0, r5
 800507c:	bd38      	pop	{r3, r4, r5, pc}
 800507e:	bf00      	nop
 8005080:	20000010 	.word	0x20000010

08005084 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5200 memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8005084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint16_t i = 0;
   WIZCHIP_CRITICAL_ENTER();
 8005088:	4c13      	ldr	r4, [pc, #76]	; (80050d8 <WIZCHIP_WRITE_BUF+0x54>)
{
 800508a:	4607      	mov	r7, r0
 800508c:	4615      	mov	r5, r2
 800508e:	460e      	mov	r6, r1
   WIZCHIP_CRITICAL_ENTER();
 8005090:	68a3      	ldr	r3, [r4, #8]
 8005092:	4798      	blx	r3
   WIZCHIP.CS._select();
 8005094:	6923      	ldr	r3, [r4, #16]
 8005096:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8005098:	f3c7 2007 	ubfx	r0, r7, #8, #8
 800509c:	69e3      	ldr	r3, [r4, #28]
 800509e:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80050a0:	69e3      	ldr	r3, [r4, #28]
 80050a2:	b2f8      	uxtb	r0, r7
 80050a4:	1e77      	subs	r7, r6, #1
 80050a6:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte(_W5200_SPI_WRITE_ | ((len & 0x7F00) >> 8));         // Write data op code and length upper    
 80050a8:	69e3      	ldr	r3, [r4, #28]
 80050aa:	0a28      	lsrs	r0, r5, #8
 80050ac:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80050b0:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((len & 0x00FF) >> 0);         // length lower
 80050b2:	69e3      	ldr	r3, [r4, #28]
 80050b4:	b2e8      	uxtb	r0, r5
 80050b6:	3d01      	subs	r5, #1
 80050b8:	4798      	blx	r3
 80050ba:	4435      	add	r5, r6
  for(i = 0; i < len; i++)
 80050bc:	42af      	cmp	r7, r5
 80050be:	d105      	bne.n	80050cc <WIZCHIP_WRITE_BUF+0x48>
   WIZCHIP_WRITE(MR, WIZCHIP_READ(MR) & ~MR_AI);   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!!"
#endif

   WIZCHIP.CS._deselect();
 80050c0:	6963      	ldr	r3, [r4, #20]
 80050c2:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80050c4:	68e3      	ldr	r3, [r4, #12]
}
 80050c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   WIZCHIP_CRITICAL_EXIT();
 80050ca:	4718      	bx	r3
     WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80050cc:	69e3      	ldr	r3, [r4, #28]
 80050ce:	f817 0f01 	ldrb.w	r0, [r7, #1]!
 80050d2:	4798      	blx	r3
 80050d4:	e7f2      	b.n	80050bc <WIZCHIP_WRITE_BUF+0x38>
 80050d6:	bf00      	nop
 80050d8:	20000010 	.word	0x20000010

080050dc <WIZCHIP_READ_BUF>:

/**
@brief  This function reads into W5200 memory(Buffer)
*/ 
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80050dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint16_t i = 0;
   WIZCHIP_CRITICAL_ENTER();
 80050e0:	4c12      	ldr	r4, [pc, #72]	; (800512c <WIZCHIP_READ_BUF+0x50>)
{
 80050e2:	4607      	mov	r7, r0
 80050e4:	4615      	mov	r5, r2
 80050e6:	460e      	mov	r6, r1
   WIZCHIP_CRITICAL_ENTER();
 80050e8:	68a3      	ldr	r3, [r4, #8]
 80050ea:	4798      	blx	r3
   WIZCHIP.CS._select();
 80050ec:	6923      	ldr	r3, [r4, #16]
 80050ee:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80050f0:	f3c7 2007 	ubfx	r0, r7, #8, #8
 80050f4:	69e3      	ldr	r3, [r4, #28]
 80050f6:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80050f8:	69e3      	ldr	r3, [r4, #28]
 80050fa:	b2f8      	uxtb	r0, r7
 80050fc:	1e77      	subs	r7, r6, #1
 80050fe:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte( _W5200_SPI_READ_ | ((len & 0x7F00) >> 8));         // Write data op code and length upper    
 8005100:	f3c5 2006 	ubfx	r0, r5, #8, #7
 8005104:	69e3      	ldr	r3, [r4, #28]
 8005106:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((len & 0x00FF) >> 0);         // length lower
 8005108:	69e3      	ldr	r3, [r4, #28]
 800510a:	b2e8      	uxtb	r0, r5
 800510c:	3d01      	subs	r5, #1
 800510e:	4798      	blx	r3
 8005110:	4435      	add	r5, r6
  for(i = 0; i < len; i++)
 8005112:	42af      	cmp	r7, r5
 8005114:	d105      	bne.n	8005122 <WIZCHIP_READ_BUF+0x46>
   setMR(getMR() & ~MR_AI); 
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8005116:	6963      	ldr	r3, [r4, #20]
 8005118:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800511a:	68e3      	ldr	r3, [r4, #12]
}
 800511c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   WIZCHIP_CRITICAL_EXIT();
 8005120:	4718      	bx	r3
    pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8005122:	69a3      	ldr	r3, [r4, #24]
 8005124:	4798      	blx	r3
 8005126:	f807 0f01 	strb.w	r0, [r7, #1]!
 800512a:	e7f2      	b.n	8005112 <WIZCHIP_READ_BUF+0x36>
 800512c:	20000010 	.word	0x20000010

08005130 <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8005130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t val=0,val1=0;
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8005132:	f100 0640 	add.w	r6, r0, #64	; 0x40
   uint16_t val=0,val1=0;
 8005136:	2400      	movs	r4, #0
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8005138:	0236      	lsls	r6, r6, #8
 800513a:	f106 0720 	add.w	r7, r6, #32
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800513e:	3621      	adds	r6, #33	; 0x21
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8005140:	4638      	mov	r0, r7
 8005142:	f7ff ff7f 	bl	8005044 <WIZCHIP_READ>
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8005146:	0200      	lsls	r0, r0, #8
 8005148:	b285      	uxth	r5, r0
 800514a:	4630      	mov	r0, r6
 800514c:	f7ff ff7a 	bl	8005044 <WIZCHIP_READ>
 8005150:	4405      	add	r5, r0
 8005152:	b2ad      	uxth	r5, r5
      if (val1 != 0)
 8005154:	b14d      	cbz	r5, 800516a <getSn_TX_FSR+0x3a>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8005156:	4638      	mov	r0, r7
 8005158:	f7ff ff74 	bl	8005044 <WIZCHIP_READ>
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800515c:	0200      	lsls	r0, r0, #8
 800515e:	b284      	uxth	r4, r0
 8005160:	4630      	mov	r0, r6
 8005162:	f7ff ff6f 	bl	8005044 <WIZCHIP_READ>
 8005166:	4404      	add	r4, r0
 8005168:	b2a4      	uxth	r4, r4
      }
   }while (val != val1);
 800516a:	42ac      	cmp	r4, r5
 800516c:	d1e8      	bne.n	8005140 <getSn_TX_FSR+0x10>
   return val;
}
 800516e:	4620      	mov	r0, r4
 8005170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005172 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8005172:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t val=0,val1=0;
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8005174:	f100 0640 	add.w	r6, r0, #64	; 0x40
   uint16_t val=0,val1=0;
 8005178:	2400      	movs	r4, #0
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800517a:	0236      	lsls	r6, r6, #8
 800517c:	f106 0726 	add.w	r7, r6, #38	; 0x26
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8005180:	3627      	adds	r6, #39	; 0x27
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8005182:	4638      	mov	r0, r7
 8005184:	f7ff ff5e 	bl	8005044 <WIZCHIP_READ>
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8005188:	0200      	lsls	r0, r0, #8
 800518a:	b285      	uxth	r5, r0
 800518c:	4630      	mov	r0, r6
 800518e:	f7ff ff59 	bl	8005044 <WIZCHIP_READ>
 8005192:	4405      	add	r5, r0
 8005194:	b2ad      	uxth	r5, r5
      if (val1 != 0)
 8005196:	b14d      	cbz	r5, 80051ac <getSn_RX_RSR+0x3a>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8005198:	4638      	mov	r0, r7
 800519a:	f7ff ff53 	bl	8005044 <WIZCHIP_READ>
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800519e:	0200      	lsls	r0, r0, #8
 80051a0:	b284      	uxth	r4, r0
 80051a2:	4630      	mov	r0, r6
 80051a4:	f7ff ff4e 	bl	8005044 <WIZCHIP_READ>
 80051a8:	4404      	add	r4, r0
 80051aa:	b2a4      	uxth	r4, r4
      }
   }while (val != val1);
 80051ac:	42ac      	cmp	r4, r5
 80051ae:	d1e8      	bne.n	8005182 <getSn_RX_RSR+0x10>
   return val;
}
 80051b0:	4620      	mov	r0, r4
 80051b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080051b4 <getSn_RxBASE>:
/////////////////////////////////////
// Sn_TXBUF & Sn_RXBUF IO function //
/////////////////////////////////////

uint16_t getSn_RxBASE(uint8_t sn)
{
 80051b4:	b570      	push	{r4, r5, r6, lr}
 80051b6:	4606      	mov	r6, r0
   int8_t  i;
   uint16_t rxbase = _WIZCHIP_IO_RXBUF_;
   for(i = 0; i < sn; i++)
 80051b8:	2500      	movs	r5, #0
   uint16_t rxbase = _WIZCHIP_IO_RXBUF_;
 80051ba:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   for(i = 0; i < sn; i++)
 80051be:	b268      	sxtb	r0, r5
 80051c0:	3501      	adds	r5, #1
 80051c2:	42b0      	cmp	r0, r6
 80051c4:	db01      	blt.n	80051ca <getSn_RxBASE+0x16>
      rxbase += getSn_RxMAX(i);
   return rxbase;
}
 80051c6:	4620      	mov	r0, r4
 80051c8:	bd70      	pop	{r4, r5, r6, pc}
      rxbase += getSn_RxMAX(i);
 80051ca:	0200      	lsls	r0, r0, #8
 80051cc:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80051d0:	301e      	adds	r0, #30
 80051d2:	f7ff ff37 	bl	8005044 <WIZCHIP_READ>
 80051d6:	eb04 2480 	add.w	r4, r4, r0, lsl #10
 80051da:	b2a4      	uxth	r4, r4
 80051dc:	e7ef      	b.n	80051be <getSn_RxBASE+0xa>

080051de <getSn_TxBASE>:

uint16_t getSn_TxBASE(uint8_t sn)
{
 80051de:	b570      	push	{r4, r5, r6, lr}
 80051e0:	4606      	mov	r6, r0
   int8_t  i;
   uint16_t txbase = _WIZCHIP_IO_TXBUF_;
   for(i = 0; i < sn; i++)
 80051e2:	2500      	movs	r5, #0
   uint16_t txbase = _WIZCHIP_IO_TXBUF_;
 80051e4:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   for(i = 0; i < sn; i++)
 80051e8:	b268      	sxtb	r0, r5
 80051ea:	3501      	adds	r5, #1
 80051ec:	42b0      	cmp	r0, r6
 80051ee:	db01      	blt.n	80051f4 <getSn_TxBASE+0x16>
      txbase += getSn_TxMAX(i);
   return txbase;
}
 80051f0:	4620      	mov	r0, r4
 80051f2:	bd70      	pop	{r4, r5, r6, pc}
      txbase += getSn_TxMAX(i);
 80051f4:	0200      	lsls	r0, r0, #8
 80051f6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 80051fa:	301f      	adds	r0, #31
 80051fc:	f7ff ff22 	bl	8005044 <WIZCHIP_READ>
 8005200:	eb04 2480 	add.w	r4, r4, r0, lsl #10
 8005204:	b2a4      	uxth	r4, r4
 8005206:	e7ef      	b.n	80051e8 <getSn_TxBASE+0xa>

08005208 <wiz_send_data>:
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint8_t * dst_ptr;

  ptr = getSn_TX_WR(sn);
 8005208:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 800520c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ptr = getSn_TX_WR(sn);
 8005210:	ea4f 2903 	mov.w	r9, r3, lsl #8
{
 8005214:	4680      	mov	r8, r0
 8005216:	460e      	mov	r6, r1
 8005218:	4617      	mov	r7, r2
  ptr = getSn_TX_WR(sn);
 800521a:	f109 0a24 	add.w	sl, r9, #36	; 0x24
 800521e:	4650      	mov	r0, sl
 8005220:	f7ff ff10 	bl	8005044 <WIZCHIP_READ>
 8005224:	f109 0325 	add.w	r3, r9, #37	; 0x25
 8005228:	4605      	mov	r5, r0


  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800522a:	f109 091f 	add.w	r9, r9, #31
  ptr = getSn_TX_WR(sn);
 800522e:	4618      	mov	r0, r3
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	f7ff ff07 	bl	8005044 <WIZCHIP_READ>
 8005236:	eb00 2505 	add.w	r5, r0, r5, lsl #8
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800523a:	4648      	mov	r0, r9
 800523c:	f7ff ff02 	bl	8005044 <WIZCHIP_READ>
 8005240:	0284      	lsls	r4, r0, #10
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005242:	4640      	mov	r0, r8
  ptr = getSn_TX_WR(sn);
 8005244:	b2ad      	uxth	r5, r5
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 8005246:	3c01      	subs	r4, #1
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005248:	f7ff ffc9 	bl	80051de <getSn_TxBASE>
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800524c:	402c      	ands	r4, r5
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 800524e:	19e2      	adds	r2, r4, r7
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005250:	eb00 0b04 	add.w	fp, r0, r4
  if (dst_mask + len > getSn_TxMAX(sn)) 
 8005254:	4648      	mov	r0, r9
 8005256:	9201      	str	r2, [sp, #4]
 8005258:	f7ff fef4 	bl	8005044 <WIZCHIP_READ>
 800525c:	9a01      	ldr	r2, [sp, #4]
 800525e:	ebb2 2f80 	cmp.w	r2, r0, lsl #10
 8005262:	dd21      	ble.n	80052a8 <wiz_send_data+0xa0>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 8005264:	4648      	mov	r0, r9
 8005266:	f7ff feed 	bl	8005044 <WIZCHIP_READ>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 800526a:	4631      	mov	r1, r6
    size = getSn_TxMAX(sn) - dst_mask;
 800526c:	ebc4 2480 	rsb	r4, r4, r0, lsl #10
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 8005270:	4658      	mov	r0, fp
    size = getSn_TxMAX(sn) - dst_mask;
 8005272:	b2a4      	uxth	r4, r4
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 8005274:	4622      	mov	r2, r4
    wizdata += size;
 8005276:	4426      	add	r6, r4
    size = len - size;
 8005278:	1b3c      	subs	r4, r7, r4
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 800527a:	f7ff ff03 	bl	8005084 <WIZCHIP_WRITE_BUF>
    dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn));
 800527e:	4640      	mov	r0, r8
    size = len - size;
 8005280:	b2a4      	uxth	r4, r4
    dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn));
 8005282:	f7ff ffac 	bl	80051de <getSn_TxBASE>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 8005286:	4631      	mov	r1, r6
 8005288:	4622      	mov	r2, r4
  else
  {
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
  }

  ptr += len;
 800528a:	443d      	add	r5, r7
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
 800528c:	f7ff fefa 	bl	8005084 <WIZCHIP_WRITE_BUF>

  setSn_TX_WR(sn, ptr);  
 8005290:	4650      	mov	r0, sl
  ptr += len;
 8005292:	b2ad      	uxth	r5, r5
  setSn_TX_WR(sn, ptr);  
 8005294:	0a29      	lsrs	r1, r5, #8
 8005296:	f7ff feb5 	bl	8005004 <WIZCHIP_WRITE>
 800529a:	9800      	ldr	r0, [sp, #0]
 800529c:	b2e9      	uxtb	r1, r5
}
 800529e:	b003      	add	sp, #12
 80052a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  setSn_TX_WR(sn, ptr);  
 80052a4:	f7ff beae 	b.w	8005004 <WIZCHIP_WRITE>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
 80052a8:	463a      	mov	r2, r7
 80052aa:	4631      	mov	r1, r6
 80052ac:	4658      	mov	r0, fp
 80052ae:	e7ec      	b.n	800528a <wiz_send_data+0x82>

080052b0 <wiz_recv_data>:
  uint16_t ptr;
  uint16_t size;
  uint16_t src_mask;
  uint8_t * src_ptr;

  ptr = getSn_RX_RD(sn);
 80052b0:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 80052b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ptr = getSn_RX_RD(sn);
 80052b8:	ea4f 2903 	mov.w	r9, r3, lsl #8
{
 80052bc:	4680      	mov	r8, r0
 80052be:	460e      	mov	r6, r1
 80052c0:	4617      	mov	r7, r2
  ptr = getSn_RX_RD(sn);
 80052c2:	f109 0a28 	add.w	sl, r9, #40	; 0x28
 80052c6:	4650      	mov	r0, sl
 80052c8:	f7ff febc 	bl	8005044 <WIZCHIP_READ>
 80052cc:	f109 0329 	add.w	r3, r9, #41	; 0x29
 80052d0:	4605      	mov	r5, r0
  
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80052d2:	f109 091e 	add.w	r9, r9, #30
  ptr = getSn_RX_RD(sn);
 80052d6:	4618      	mov	r0, r3
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	f7ff feb3 	bl	8005044 <WIZCHIP_READ>
 80052de:	eb00 2505 	add.w	r5, r0, r5, lsl #8
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80052e2:	4648      	mov	r0, r9
 80052e4:	f7ff feae 	bl	8005044 <WIZCHIP_READ>
 80052e8:	0284      	lsls	r4, r0, #10
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 80052ea:	4640      	mov	r0, r8
  ptr = getSn_RX_RD(sn);
 80052ec:	b2ad      	uxth	r5, r5
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80052ee:	3c01      	subs	r4, #1
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 80052f0:	f7ff ff60 	bl	80051b4 <getSn_RxBASE>
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80052f4:	402c      	ands	r4, r5
  
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 80052f6:	19e2      	adds	r2, r4, r7
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 80052f8:	eb00 0b04 	add.w	fp, r0, r4
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 80052fc:	4648      	mov	r0, r9
 80052fe:	9201      	str	r2, [sp, #4]
 8005300:	f7ff fea0 	bl	8005044 <WIZCHIP_READ>
 8005304:	9a01      	ldr	r2, [sp, #4]
 8005306:	ebb2 2f80 	cmp.w	r2, r0, lsl #10
 800530a:	dd21      	ble.n	8005350 <wiz_recv_data+0xa0>
  {
    size = getSn_RxMAX(sn) - src_mask;
 800530c:	4648      	mov	r0, r9
 800530e:	f7ff fe99 	bl	8005044 <WIZCHIP_READ>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8005312:	4631      	mov	r1, r6
    size = getSn_RxMAX(sn) - src_mask;
 8005314:	ebc4 2480 	rsb	r4, r4, r0, lsl #10
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8005318:	4658      	mov	r0, fp
    size = getSn_RxMAX(sn) - src_mask;
 800531a:	b2a4      	uxth	r4, r4
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 800531c:	4622      	mov	r2, r4
    wizdata += size;
 800531e:	4426      	add	r6, r4
    size = len - size;
 8005320:	1b3c      	subs	r4, r7, r4
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8005322:	f7ff fedb 	bl	80050dc <WIZCHIP_READ_BUF>
    src_ptr = (uint8_t*)((uint32_t)getSn_RxBASE(sn));
 8005326:	4640      	mov	r0, r8
    size = len - size;
 8005328:	b2a4      	uxth	r4, r4
    src_ptr = (uint8_t*)((uint32_t)getSn_RxBASE(sn));
 800532a:	f7ff ff43 	bl	80051b4 <getSn_RxBASE>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 800532e:	4631      	mov	r1, r6
 8005330:	4622      	mov	r2, r4
  else
  {
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
  }
    
  ptr += len;
 8005332:	443d      	add	r5, r7
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
 8005334:	f7ff fed2 	bl	80050dc <WIZCHIP_READ_BUF>
  
  setSn_RX_RD(sn, ptr);
 8005338:	4650      	mov	r0, sl
  ptr += len;
 800533a:	b2ad      	uxth	r5, r5
  setSn_RX_RD(sn, ptr);
 800533c:	0a29      	lsrs	r1, r5, #8
 800533e:	f7ff fe61 	bl	8005004 <WIZCHIP_WRITE>
 8005342:	9800      	ldr	r0, [sp, #0]
 8005344:	b2e9      	uxtb	r1, r5
}
 8005346:	b003      	add	sp, #12
 8005348:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  setSn_RX_RD(sn, ptr);
 800534c:	f7ff be5a 	b.w	8005004 <WIZCHIP_WRITE>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
 8005350:	463a      	mov	r2, r7
 8005352:	4631      	mov	r1, r6
 8005354:	4658      	mov	r0, fp
 8005356:	e7ec      	b.n	8005332 <wiz_recv_data+0x82>

08005358 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8005358:	4770      	bx	lr
	...

0800535c <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {
	PIN_nCS1(RESET);
 800535c:	2200      	movs	r2, #0
 800535e:	2140      	movs	r1, #64	; 0x40
 8005360:	4801      	ldr	r0, [pc, #4]	; (8005368 <wizchip_cs_select+0xc>)
 8005362:	f7fc b871 	b.w	8001448 <HAL_GPIO_WritePin>
 8005366:	bf00      	nop
 8005368:	58020400 	.word	0x58020400

0800536c <wizchip_cs_deselect>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {
	PIN_nCS1(SET);
 800536c:	2201      	movs	r2, #1
 800536e:	2140      	movs	r1, #64	; 0x40
 8005370:	4801      	ldr	r0, [pc, #4]	; (8005378 <wizchip_cs_deselect+0xc>)
 8005372:	f7fc b869 	b.w	8001448 <HAL_GPIO_WritePin>
 8005376:	bf00      	nop
 8005378:	58020400 	.word	0x58020400

0800537c <wizchip_spi_writebyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb)
{
 800537c:	b507      	push	{r0, r1, r2, lr}
 800537e:	a902      	add	r1, sp, #8
	HAL_SPI_Transmit(&hspi3, &wb, 1, 20);
 8005380:	2314      	movs	r3, #20
 8005382:	2201      	movs	r2, #1
{
 8005384:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi3, &wb, 1, 20);
 8005388:	4802      	ldr	r0, [pc, #8]	; (8005394 <wizchip_spi_writebyte+0x18>)
 800538a:	f7fd fc3d 	bl	8002c08 <HAL_SPI_Transmit>
}
 800538e:	b003      	add	sp, #12
 8005390:	f85d fb04 	ldr.w	pc, [sp], #4
 8005394:	20003e68 	.word	0x20003e68

08005398 <wizchip_spi_readbyte>:
{
 8005398:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Receive(&hspi3,&buf,1,20);
 800539a:	2314      	movs	r3, #20
 800539c:	2201      	movs	r2, #1
 800539e:	f10d 0107 	add.w	r1, sp, #7
 80053a2:	4804      	ldr	r0, [pc, #16]	; (80053b4 <wizchip_spi_readbyte+0x1c>)
 80053a4:	f7fd feeb 	bl	800317e <HAL_SPI_Receive>
}
 80053a8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80053ac:	b003      	add	sp, #12
 80053ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80053b2:	bf00      	nop
 80053b4:	20003e68 	.word	0x20003e68

080053b8 <wizchip_cris_enter>:
 80053b8:	4770      	bx	lr

080053ba <fobos_eth_protocol_send>:
	  vTaskDelay(4);
  /* USER CODE END 5 */
}
}

void fobos_eth_protocol_send(uint8_t CMD, uint8_t bytes_in_packet_N, fobos_protocol_buf_u *fobos_eth_buf){//   [0]=0!
 80053ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053be:	4614      	mov	r4, r2
 80053c0:	460d      	mov	r5, r1
 80053c2:	1c97      	adds	r7, r2, #2
	fobos_eth_buf->fobos_protocol_buf_t.CMD = CMD;
	fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = bytes_in_packet_N;
	for(int i=0; i<bytes_in_packet_N; i++)
 80053c4:	2600      	movs	r6, #0
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 80053c6:	f04f 0807 	mov.w	r8, #7
	fobos_eth_buf->fobos_protocol_buf_t.CMD = CMD;
 80053ca:	7010      	strb	r0, [r2, #0]
	fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = bytes_in_packet_N;
 80053cc:	7061      	strb	r1, [r4, #1]
	for(int i=0; i<bytes_in_packet_N; i++)
 80053ce:	42ae      	cmp	r6, r5
 80053d0:	db07      	blt.n	80053e2 <fobos_eth_protocol_send+0x28>
	fobos_eth_buf->fobos_protocol_buf_t.data[0]=0;//!!!@@@###
 80053d2:	2000      	movs	r0, #0
	send(SOCKET0,fobos_eth_buf->data_to_transmit,bytes_in_packet_N+2);
 80053d4:	1caa      	adds	r2, r5, #2
 80053d6:	4621      	mov	r1, r4
	fobos_eth_buf->fobos_protocol_buf_t.data[0]=0;//!!!@@@###
 80053d8:	70a0      	strb	r0, [r4, #2]
}
 80053da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	send(SOCKET0,fobos_eth_buf->data_to_transmit,bytes_in_packet_N+2);
 80053de:	f7ff bce7 	b.w	8004db0 <send>
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 80053e2:	f000 fdc5 	bl	8005f70 <rand>
	for(int i=0; i<bytes_in_packet_N; i++)
 80053e6:	3601      	adds	r6, #1
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 80053e8:	fb90 f3f8 	sdiv	r3, r0, r8
 80053ec:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80053f0:	1ac0      	subs	r0, r0, r3
 80053f2:	f807 0b01 	strb.w	r0, [r7], #1
 80053f6:	e7ea      	b.n	80053ce <fobos_eth_protocol_send+0x14>

080053f8 <confirmation>:
			setRTR(timeout_period);
		break;
	}
}

uint8_t confirmation(fobos_protocol_buf_u *fobos_eth_buf, uint8_t *data_for_copy){
 80053f8:	b510      	push	{r4, lr}
	if(fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N == 4)
 80053fa:	7842      	ldrb	r2, [r0, #1]
uint8_t confirmation(fobos_protocol_buf_u *fobos_eth_buf, uint8_t *data_for_copy){
 80053fc:	4603      	mov	r3, r0
	if(fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N == 4)
 80053fe:	2a04      	cmp	r2, #4
 8005400:	d10c      	bne.n	800541c <confirmation+0x24>
 8005402:	f8d0 2002 	ldr.w	r2, [r0, #2]
	{
		memcpy(data_for_copy,
 8005406:	600a      	str	r2, [r1, #0]
					|| fobos_eth_buf->fobos_protocol_buf_t.CMD == FOBOS_CHANGE_TIMEOUT)){
				*data_for_copy = fobos_eth_buf->fobos_protocol_buf_t.data[1];
				*(data_for_copy + 1) = fobos_eth_buf->fobos_protocol_buf_t.data[0];

				fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
				fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
 8005408:	2401      	movs	r4, #1
				fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 800540a:	2000      	movs	r0, #0

				send(SOCKET0,
 800540c:	2203      	movs	r2, #3
 800540e:	4619      	mov	r1, r3
				fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 8005410:	7098      	strb	r0, [r3, #2]
				fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
 8005412:	705c      	strb	r4, [r3, #1]
				send(SOCKET0,
 8005414:	f7ff fccc 	bl	8004db0 <send>
 8005418:	4620      	mov	r0, r4
 800541a:	bd10      	pop	{r4, pc}
	else if(fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N == 2
 800541c:	2a02      	cmp	r2, #2
 800541e:	d109      	bne.n	8005434 <confirmation+0x3c>
			&& (fobos_eth_buf->fobos_protocol_buf_t.CMD == FOBOS_ETH_CHANGE_PORT
 8005420:	7802      	ldrb	r2, [r0, #0]
 8005422:	2a03      	cmp	r2, #3
 8005424:	d001      	beq.n	800542a <confirmation+0x32>
					|| fobos_eth_buf->fobos_protocol_buf_t.CMD == FOBOS_CHANGE_TIMEOUT)){
 8005426:	2a05      	cmp	r2, #5
 8005428:	d104      	bne.n	8005434 <confirmation+0x3c>
				*data_for_copy = fobos_eth_buf->fobos_protocol_buf_t.data[1];
 800542a:	78da      	ldrb	r2, [r3, #3]
 800542c:	700a      	strb	r2, [r1, #0]
				*(data_for_copy + 1) = fobos_eth_buf->fobos_protocol_buf_t.data[0];
 800542e:	789a      	ldrb	r2, [r3, #2]
 8005430:	704a      	strb	r2, [r1, #1]
 8005432:	e7e9      	b.n	8005408 <confirmation+0x10>
					fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
				return 1;
	}
	else
	{
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_PA;
 8005434:	2204      	movs	r2, #4
		fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
		send(SOCKET0,
 8005436:	4619      	mov	r1, r3
 8005438:	2000      	movs	r0, #0
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_PA;
 800543a:	709a      	strb	r2, [r3, #2]
		fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = 1;
 800543c:	2201      	movs	r2, #1
 800543e:	705a      	strb	r2, [r3, #1]
		send(SOCKET0,
 8005440:	2203      	movs	r2, #3
 8005442:	f7ff fcb5 	bl	8004db0 <send>
			fobos_eth_buf->data_to_transmit,
			fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
		return 0;
 8005446:	2000      	movs	r0, #0
	}
}
 8005448:	bd10      	pop	{r4, pc}
	...

0800544c <eth_cmds_analysis>:
void eth_cmds_analysis(fobos_protocol_buf_u *fobos_eth_buf){
 800544c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch(fobos_eth_buf->fobos_protocol_buf_t.CMD)
 8005450:	7803      	ldrb	r3, [r0, #0]
void eth_cmds_analysis(fobos_protocol_buf_u *fobos_eth_buf){
 8005452:	b08a      	sub	sp, #40	; 0x28
 8005454:	4604      	mov	r4, r0
	switch(fobos_eth_buf->fobos_protocol_buf_t.CMD)
 8005456:	2b1e      	cmp	r3, #30
 8005458:	d817      	bhi.n	800548a <eth_cmds_analysis+0x3e>
 800545a:	e8df f003 	tbb	[pc, r3]
 800545e:	5f10      	.short	0x5f10
 8005460:	7616746a 	.word	0x7616746a
 8005464:	16161619 	.word	0x16161619
 8005468:	2d29251f 	.word	0x2d29251f
 800546c:	1616163d 	.word	0x1616163d
 8005470:	35311616 	.word	0x35311616
 8005474:	16161616 	.word	0x16161616
 8005478:	16161616 	.word	0x16161616
 800547c:	39          	.byte	0x39
 800547d:	00          	.byte	0x00
			fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
 800547e:	7842      	ldrb	r2, [r0, #1]
		send(SOCKET0,
 8005480:	3202      	adds	r2, #2
 8005482:	4621      	mov	r1, r4
 8005484:	2000      	movs	r0, #0
 8005486:	f7ff fc93 	bl	8004db0 <send>
}
 800548a:	b00a      	add	sp, #40	; 0x28
 800548c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		fobos_eth_protocol_send(FOBOS_ETH_RST, 1, fobos_eth_buf);
 8005490:	4602      	mov	r2, r0
 8005492:	2101      	movs	r1, #1
 8005494:	2006      	movs	r0, #6
 8005496:	f7ff ff90 	bl	80053ba <fobos_eth_protocol_send>
 800549a:	e7fe      	b.n	800549a <eth_cmds_analysis+0x4e>
		fobos_eth_protocol_send(FOBOS_SENSORS_STATE, 4, fobos_eth_buf);
 800549c:	4602      	mov	r2, r0
 800549e:	2104      	movs	r1, #4
 80054a0:	200a      	movs	r0, #10
		fobos_eth_protocol_send(FOBOS_GENERATOR_STATE, 2, fobos_eth_buf);
 80054a2:	f7ff ff8a 	bl	80053ba <fobos_eth_protocol_send>
		break;
 80054a6:	e7f0      	b.n	800548a <eth_cmds_analysis+0x3e>
		fobos_eth_protocol_send(FOBOS_GENERATOR_STATE, 2, fobos_eth_buf);
 80054a8:	4602      	mov	r2, r0
 80054aa:	2102      	movs	r1, #2
 80054ac:	200b      	movs	r0, #11
 80054ae:	e7f8      	b.n	80054a2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_SERVOMOTOR_PLACEMENT, 4, fobos_eth_buf);
 80054b0:	4602      	mov	r2, r0
 80054b2:	2104      	movs	r1, #4
 80054b4:	200c      	movs	r0, #12
 80054b6:	e7f4      	b.n	80054a2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_STATEMENT, 2, fobos_eth_buf);
 80054b8:	4602      	mov	r2, r0
 80054ba:	2102      	movs	r1, #2
 80054bc:	200d      	movs	r0, #13
 80054be:	e7f0      	b.n	80054a2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_CMD_BASING_SERVO, 1, fobos_eth_buf);
 80054c0:	4602      	mov	r2, r0
 80054c2:	2101      	movs	r1, #1
 80054c4:	2014      	movs	r0, #20
 80054c6:	e7ec      	b.n	80054a2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_CMD_WORK, 1, fobos_eth_buf);
 80054c8:	4602      	mov	r2, r0
 80054ca:	2101      	movs	r1, #1
 80054cc:	2015      	movs	r0, #21
 80054ce:	e7e8      	b.n	80054a2 <eth_cmds_analysis+0x56>
		fobos_eth_protocol_send(FOBOS_CMD_BARRIER, 2, fobos_eth_buf);
 80054d0:	4602      	mov	r2, r0
 80054d2:	2102      	movs	r1, #2
 80054d4:	201e      	movs	r0, #30
 80054d6:	e7e4      	b.n	80054a2 <eth_cmds_analysis+0x56>
		char string_data[] = {"Fobos embedded software version 0.1"};
 80054d8:	4b23      	ldr	r3, [pc, #140]	; (8005568 <eth_cmds_analysis+0x11c>)
 80054da:	aa01      	add	r2, sp, #4
 80054dc:	f103 0620 	add.w	r6, r3, #32
 80054e0:	4690      	mov	r8, r2
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	3308      	adds	r3, #8
 80054e6:	f853 1c04 	ldr.w	r1, [r3, #-4]
 80054ea:	4615      	mov	r5, r2
 80054ec:	42b3      	cmp	r3, r6
 80054ee:	c503      	stmia	r5!, {r0, r1}
 80054f0:	462a      	mov	r2, r5
 80054f2:	d1f6      	bne.n	80054e2 <eth_cmds_analysis+0x96>
 80054f4:	6818      	ldr	r0, [r3, #0]
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 80054f6:	2600      	movs	r6, #0
		char string_data[] = {"Fobos embedded software version 0.1"};
 80054f8:	6028      	str	r0, [r5, #0]
		int length = strlen(string_data)+1;
 80054fa:	4640      	mov	r0, r8
 80054fc:	f7fa fef0 	bl	80002e0 <strlen>
		fobos_eth_buf->fobos_protocol_buf_t.CMD = FOBOS_EMB_SOFT_VER;
 8005500:	230e      	movs	r3, #14
		int length = strlen(string_data)+1;
 8005502:	1c47      	adds	r7, r0, #1
 8005504:	4605      	mov	r5, r0
		fobos_eth_buf->fobos_protocol_buf_t.CMD = FOBOS_EMB_SOFT_VER;
 8005506:	7023      	strb	r3, [r4, #0]
		memcpy(fobos_eth_buf->fobos_protocol_buf_t.data+1, string_data, length);
 8005508:	4641      	mov	r1, r8
 800550a:	463a      	mov	r2, r7
		fobos_eth_buf->fobos_protocol_buf_t.data[0] = FOBOS_ETH_ERR_NO;
 800550c:	70a6      	strb	r6, [r4, #2]
		memcpy(fobos_eth_buf->fobos_protocol_buf_t.data+1, string_data, length);
 800550e:	1ce0      	adds	r0, r4, #3
 8005510:	f000 fd1a 	bl	8005f48 <memcpy>
		send(SOCKET0,fobos_eth_buf->data_to_transmit,length+2);
 8005514:	1cea      	adds	r2, r5, #3
		fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = length;
 8005516:	7067      	strb	r7, [r4, #1]
		send(SOCKET0,fobos_eth_buf->data_to_transmit,length+2);
 8005518:	b292      	uxth	r2, r2
 800551a:	e7b2      	b.n	8005482 <eth_cmds_analysis+0x36>
		if(confirmation(fobos_eth_buf, ip_source_adr))
 800551c:	4913      	ldr	r1, [pc, #76]	; (800556c <eth_cmds_analysis+0x120>)
 800551e:	f7ff ff6b 	bl	80053f8 <confirmation>
 8005522:	2800      	cmp	r0, #0
 8005524:	d0b1      	beq.n	800548a <eth_cmds_analysis+0x3e>
			setSIPR(ip_source_adr);
 8005526:	2204      	movs	r2, #4
 8005528:	4910      	ldr	r1, [pc, #64]	; (800556c <eth_cmds_analysis+0x120>)
 800552a:	200f      	movs	r0, #15
			setSUBR(subnet_mask_adr);
 800552c:	f7ff fdaa 	bl	8005084 <WIZCHIP_WRITE_BUF>
 8005530:	e7ab      	b.n	800548a <eth_cmds_analysis+0x3e>
		if(confirmation(fobos_eth_buf, subnet_mask_adr))
 8005532:	490f      	ldr	r1, [pc, #60]	; (8005570 <eth_cmds_analysis+0x124>)
 8005534:	4620      	mov	r0, r4
 8005536:	f7ff ff5f 	bl	80053f8 <confirmation>
 800553a:	2800      	cmp	r0, #0
 800553c:	d0a5      	beq.n	800548a <eth_cmds_analysis+0x3e>
			setSUBR(subnet_mask_adr);
 800553e:	2204      	movs	r2, #4
 8005540:	490b      	ldr	r1, [pc, #44]	; (8005570 <eth_cmds_analysis+0x124>)
 8005542:	2005      	movs	r0, #5
 8005544:	e7f2      	b.n	800552c <eth_cmds_analysis+0xe0>
		if(confirmation(fobos_eth_buf, &socket_port))
 8005546:	490b      	ldr	r1, [pc, #44]	; (8005574 <eth_cmds_analysis+0x128>)
 8005548:	e7f4      	b.n	8005534 <eth_cmds_analysis+0xe8>
		if(confirmation(fobos_eth_buf, &timeout_period))
 800554a:	4d0b      	ldr	r5, [pc, #44]	; (8005578 <eth_cmds_analysis+0x12c>)
 800554c:	4629      	mov	r1, r5
 800554e:	f7ff ff53 	bl	80053f8 <confirmation>
 8005552:	2800      	cmp	r0, #0
 8005554:	d099      	beq.n	800548a <eth_cmds_analysis+0x3e>
			setRTR(timeout_period);
 8005556:	7869      	ldrb	r1, [r5, #1]
 8005558:	2017      	movs	r0, #23
 800555a:	f7ff fd53 	bl	8005004 <WIZCHIP_WRITE>
 800555e:	7829      	ldrb	r1, [r5, #0]
 8005560:	2018      	movs	r0, #24
 8005562:	f7ff fd4f 	bl	8005004 <WIZCHIP_WRITE>
}
 8005566:	e790      	b.n	800548a <eth_cmds_analysis+0x3e>
 8005568:	080061b5 	.word	0x080061b5
 800556c:	20000038 	.word	0x20000038
 8005570:	2000003e 	.word	0x2000003e
 8005574:	2000003c 	.word	0x2000003c
 8005578:	20000044 	.word	0x20000044

0800557c <EthernetTask_func>:
{
 800557c:	b580      	push	{r7, lr}
	PIN_PWDN(RESET);
 800557e:	2200      	movs	r2, #0
{
 8005580:	b0c2      	sub	sp, #264	; 0x108
	PIN_PWDN(RESET);
 8005582:	2104      	movs	r1, #4
 8005584:	483d      	ldr	r0, [pc, #244]	; (800567c <EthernetTask_func+0x100>)
 8005586:	f7fb ff5f 	bl	8001448 <HAL_GPIO_WritePin>
	PIN_nRESET(SET);
 800558a:	2201      	movs	r2, #1
 800558c:	2110      	movs	r1, #16
 800558e:	483b      	ldr	r0, [pc, #236]	; (800567c <EthernetTask_func+0x100>)
 8005590:	f7fb ff5a 	bl	8001448 <HAL_GPIO_WritePin>
	PIN_nCS1(SET);
 8005594:	2201      	movs	r2, #1
 8005596:	2140      	movs	r1, #64	; 0x40
 8005598:	4839      	ldr	r0, [pc, #228]	; (8005680 <EthernetTask_func+0x104>)
 800559a:	f7fb ff55 	bl	8001448 <HAL_GPIO_WritePin>
	vTaskDelay(300);
 800559e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80055a2:	f7ff fa1f 	bl	80049e4 <vTaskDelay>
	setRTR(timeout_period);
 80055a6:	4c37      	ldr	r4, [pc, #220]	; (8005684 <EthernetTask_func+0x108>)
	setSUBR(subnet_mask_adr);
 80055a8:	2204      	movs	r2, #4
 80055aa:	4937      	ldr	r1, [pc, #220]	; (8005688 <EthernetTask_func+0x10c>)
 80055ac:	2005      	movs	r0, #5
	  HAL_IWDG_Refresh(&hiwdg1);
 80055ae:	4f37      	ldr	r7, [pc, #220]	; (800568c <EthernetTask_func+0x110>)
	setSUBR(subnet_mask_adr);
 80055b0:	f7ff fd68 	bl	8005084 <WIZCHIP_WRITE_BUF>
	setSIPR(ip_source_adr);
 80055b4:	2204      	movs	r2, #4
 80055b6:	4936      	ldr	r1, [pc, #216]	; (8005690 <EthernetTask_func+0x114>)
 80055b8:	200f      	movs	r0, #15
 80055ba:	f7ff fd63 	bl	8005084 <WIZCHIP_WRITE_BUF>
	  if(!PIN_nINT){
 80055be:	4d2f      	ldr	r5, [pc, #188]	; (800567c <EthernetTask_func+0x100>)
	setRTR(timeout_period);
 80055c0:	7861      	ldrb	r1, [r4, #1]
 80055c2:	2017      	movs	r0, #23
		  LED_VD1(SET);
 80055c4:	4e2e      	ldr	r6, [pc, #184]	; (8005680 <EthernetTask_func+0x104>)
	setRTR(timeout_period);
 80055c6:	f7ff fd1d 	bl	8005004 <WIZCHIP_WRITE>
 80055ca:	7821      	ldrb	r1, [r4, #0]
 80055cc:	2018      	movs	r0, #24
 80055ce:	f7ff fd19 	bl	8005004 <WIZCHIP_WRITE>
	  HAL_IWDG_Refresh(&hiwdg1);
 80055d2:	4638      	mov	r0, r7
 80055d4:	f7fb ff7d 	bl	80014d2 <HAL_IWDG_Refresh>
	  if(!PIN_nINT){
 80055d8:	2180      	movs	r1, #128	; 0x80
 80055da:	4628      	mov	r0, r5
 80055dc:	f7fb ff2e 	bl	800143c <HAL_GPIO_ReadPin>
 80055e0:	4604      	mov	r4, r0
 80055e2:	b980      	cbnz	r0, 8005606 <EthernetTask_func+0x8a>
		  LED_VD1(SET);
 80055e4:	2180      	movs	r1, #128	; 0x80
 80055e6:	2201      	movs	r2, #1
 80055e8:	4630      	mov	r0, r6
 80055ea:	f7fb ff2d 	bl	8001448 <HAL_GPIO_WritePin>
		  disconnect(SOCKET0);
 80055ee:	4620      	mov	r0, r4
 80055f0:	f7ff fb9c 	bl	8004d2c <disconnect>
		  setSn_IR(SOCKET0, getSn_IR(SOCKET0));
 80055f4:	f244 0002 	movw	r0, #16386	; 0x4002
 80055f8:	f7ff fd24 	bl	8005044 <WIZCHIP_READ>
 80055fc:	4601      	mov	r1, r0
 80055fe:	f244 0002 	movw	r0, #16386	; 0x4002
 8005602:	f7ff fcff 	bl	8005004 <WIZCHIP_WRITE>
	  switch (getSn_SR(SOCKET0)){
 8005606:	f244 0003 	movw	r0, #16387	; 0x4003
 800560a:	f7ff fd1b 	bl	8005044 <WIZCHIP_READ>
 800560e:	2813      	cmp	r0, #19
 8005610:	d030      	beq.n	8005674 <EthernetTask_func+0xf8>
 8005612:	d804      	bhi.n	800561e <EthernetTask_func+0xa2>
 8005614:	b338      	cbz	r0, 8005666 <EthernetTask_func+0xea>
	  vTaskDelay(4);
 8005616:	2004      	movs	r0, #4
 8005618:	f7ff f9e4 	bl	80049e4 <vTaskDelay>
	  HAL_IWDG_Refresh(&hiwdg1);
 800561c:	e7d9      	b.n	80055d2 <EthernetTask_func+0x56>
	  switch (getSn_SR(SOCKET0)){
 800561e:	2817      	cmp	r0, #23
 8005620:	d008      	beq.n	8005634 <EthernetTask_func+0xb8>
 8005622:	281c      	cmp	r0, #28
 8005624:	d1f7      	bne.n	8005616 <EthernetTask_func+0x9a>
		  disconnect(SOCKET0);
 8005626:	2000      	movs	r0, #0
 8005628:	f7ff fb80 	bl	8004d2c <disconnect>
		  LED_VD2(RESET);
 800562c:	2200      	movs	r2, #0
 800562e:	2102      	movs	r1, #2
 8005630:	4628      	mov	r0, r5
 8005632:	e015      	b.n	8005660 <EthernetTask_func+0xe4>
		  LED_VD2(SET);
 8005634:	2201      	movs	r2, #1
 8005636:	2102      	movs	r1, #2
 8005638:	4628      	mov	r0, r5
 800563a:	f7fb ff05 	bl	8001448 <HAL_GPIO_WritePin>
			recv(SOCKET0,fobos_eth_buf.data_to_transmit, 258);
 800563e:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005642:	a901      	add	r1, sp, #4
 8005644:	2000      	movs	r0, #0
 8005646:	f7ff fc6d 	bl	8004f24 <recv>
			LED_VD1(SET);
 800564a:	2201      	movs	r2, #1
 800564c:	2180      	movs	r1, #128	; 0x80
 800564e:	4630      	mov	r0, r6
 8005650:	f7fb fefa 	bl	8001448 <HAL_GPIO_WritePin>
			eth_cmds_analysis(&fobos_eth_buf);
 8005654:	a801      	add	r0, sp, #4
 8005656:	f7ff fef9 	bl	800544c <eth_cmds_analysis>
			LED_VD1(RESET);
 800565a:	2200      	movs	r2, #0
 800565c:	2180      	movs	r1, #128	; 0x80
 800565e:	4630      	mov	r0, r6
		  LED_VD2(RESET);
 8005660:	f7fb fef2 	bl	8001448 <HAL_GPIO_WritePin>
		  break;
 8005664:	e7d7      	b.n	8005616 <EthernetTask_func+0x9a>
		  socket(SOCKET0,Sn_MR_TCP,socket_port,0x00);
 8005666:	4a0b      	ldr	r2, [pc, #44]	; (8005694 <EthernetTask_func+0x118>)
 8005668:	4603      	mov	r3, r0
 800566a:	2101      	movs	r1, #1
 800566c:	8812      	ldrh	r2, [r2, #0]
 800566e:	f7ff fa9f 	bl	8004bb0 <socket>
 8005672:	e7db      	b.n	800562c <EthernetTask_func+0xb0>
		  listen(SOCKET0);
 8005674:	2000      	movs	r0, #0
 8005676:	f7ff fb25 	bl	8004cc4 <listen>
 800567a:	e7d7      	b.n	800562c <EthernetTask_func+0xb0>
 800567c:	58020c00 	.word	0x58020c00
 8005680:	58020400 	.word	0x58020400
 8005684:	20000044 	.word	0x20000044
 8005688:	2000003e 	.word	0x2000003e
 800568c:	20003e58 	.word	0x20003e58
 8005690:	20000038 	.word	0x20000038
 8005694:	2000003c 	.word	0x2000003c

08005698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800569a:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800569c:	224c      	movs	r2, #76	; 0x4c
 800569e:	2100      	movs	r1, #0
 80056a0:	a80a      	add	r0, sp, #40	; 0x28
 80056a2:	f000 fc5c 	bl	8005f5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80056a6:	2220      	movs	r2, #32
 80056a8:	2100      	movs	r1, #0
 80056aa:	a802      	add	r0, sp, #8
 80056ac:	f000 fc57 	bl	8005f5e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80056b0:	22bc      	movs	r2, #188	; 0xbc
 80056b2:	2100      	movs	r1, #0
 80056b4:	a81d      	add	r0, sp, #116	; 0x74
 80056b6:	f000 fc52 	bl	8005f5e <memset>

  /**Supply configuration update enable 
  */
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 80056ba:	4b31      	ldr	r3, [pc, #196]	; (8005780 <SystemClock_Config+0xe8>)
 80056bc:	68da      	ldr	r2, [r3, #12]
 80056be:	f022 0204 	bic.w	r2, r2, #4
 80056c2:	60da      	str	r2, [r3, #12]
  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80056c4:	2200      	movs	r2, #0
 80056c6:	9201      	str	r2, [sp, #4]
 80056c8:	699a      	ldr	r2, [r3, #24]
 80056ca:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80056ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056d2:	619a      	str	r2, [r3, #24]
 80056d4:	699a      	ldr	r2, [r3, #24]
 80056d6:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 80056da:	9201      	str	r2, [sp, #4]
 80056dc:	9a01      	ldr	r2, [sp, #4]

  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 80056de:	699a      	ldr	r2, [r3, #24]
 80056e0:	0492      	lsls	r2, r2, #18
 80056e2:	d5fc      	bpl.n	80056de <SystemClock_Config+0x46>
  {
    
  }
  /**Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80056e4:	4a27      	ldr	r2, [pc, #156]	; (8005784 <SystemClock_Config+0xec>)
  RCC_OscInitStruct.PLL.PLLN = 72;
  RCC_OscInitStruct.PLL.PLLP = 4;
  RCC_OscInitStruct.PLL.PLLQ = 9;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80056e6:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056e8:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80056ea:	2608      	movs	r6, #8
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80056ec:	6a93      	ldr	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80056ee:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80056f0:	a80a      	add	r0, sp, #40	; 0x28
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80056f2:	f023 0303 	bic.w	r3, r3, #3
 80056f6:	f043 0302 	orr.w	r3, r3, #2
 80056fa:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8005700:	2309      	movs	r3, #9
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005702:	970f      	str	r7, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005704:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8005706:	2205      	movs	r2, #5
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8005708:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 5;
 800570a:	9215      	str	r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 72;
 800570c:	2248      	movs	r2, #72	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800570e:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLN = 72;
 8005710:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = 4;
 8005712:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005714:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = 4;
 8005716:	9217      	str	r2, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005718:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 800571a:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800571c:	961a      	str	r6, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800571e:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8005720:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005722:	f7fb fedd 	bl	80014e0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005726:	233f      	movs	r3, #63	; 0x3f
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8005728:	2240      	movs	r2, #64	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV8;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800572a:	4639      	mov	r1, r7
 800572c:	eb0d 0006 	add.w	r0, sp, r6
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005730:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005732:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8005734:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
 8005736:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800573a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
 800573c:	2360      	movs	r3, #96	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
 800573e:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
 8005740:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV8;
 8005742:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8005744:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8005746:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005748:	f7fc f9b0 	bl	8001aac <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_FDCAN
 800574c:	f249 0301 	movw	r3, #36865	; 0x9001
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005750:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8005752:	9520      	str	r5, [sp, #128]	; 0x80
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_FDCAN
 8005754:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLL2.PLL2M = 20;
 8005756:	2314      	movs	r3, #20
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8005758:	9522      	str	r5, [sp, #136]	; 0x88
  PeriphClkInitStruct.PLL2.PLL2M = 20;
 800575a:	931e      	str	r3, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLL2.PLL2N = 150;
 800575c:	2396      	movs	r3, #150	; 0x96
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800575e:	9423      	str	r4, [sp, #140]	; 0x8c
  PeriphClkInitStruct.PLL2.PLL2N = 150;
 8005760:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.PLL2.PLL2Q = 30;
 8005762:	231e      	movs	r3, #30
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8005764:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInitStruct.PLL2.PLL2Q = 30;
 8005766:	9321      	str	r3, [sp, #132]	; 0x84
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8005768:	2320      	movs	r3, #32
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800576a:	9434      	str	r4, [sp, #208]	; 0xd0
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800576c:	9324      	str	r3, [sp, #144]	; 0x90
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800576e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2;
 8005772:	963b      	str	r6, [sp, #236]	; 0xec
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8005774:	9338      	str	r3, [sp, #224]	; 0xe0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005776:	f7fc fb85 	bl	8001e84 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800577a:	b04d      	add	sp, #308	; 0x134
 800577c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800577e:	bf00      	nop
 8005780:	58024800 	.word	0x58024800
 8005784:	58024400 	.word	0x58024400

08005788 <main>:
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b092      	sub	sp, #72	; 0x48
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800578c:	4db0      	ldr	r5, [pc, #704]	; (8005a50 <main+0x2c8>)
  HAL_Init();
 800578e:	f7fa ff5b 	bl	8000648 <HAL_Init>
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005792:	2400      	movs	r4, #0
  SystemClock_Config();
 8005794:	f7ff ff80 	bl	8005698 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005798:	2214      	movs	r2, #20
 800579a:	2100      	movs	r1, #0
 800579c:	a80d      	add	r0, sp, #52	; 0x34
 800579e:	f000 fbde 	bl	8005f5e <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057a2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80057a6:	2200      	movs	r2, #0
 80057a8:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057ac:	f043 0304 	orr.w	r3, r3, #4
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80057b0:	48a8      	ldr	r0, [pc, #672]	; (8005a54 <main+0x2cc>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80057b2:	f04f 0807 	mov.w	r8, #7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : PE8 PE9 PE10 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057b6:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057b8:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : PC8 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80057bc:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057be:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80057c2:	f04f 0980 	mov.w	r9, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057c6:	f003 0304 	and.w	r3, r3, #4
 80057ca:	9302      	str	r3, [sp, #8]
 80057cc:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80057ce:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057d6:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80057da:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e2:	9303      	str	r3, [sp, #12]
 80057e4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80057e6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057ea:	f043 0301 	orr.w	r3, r3, #1
 80057ee:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80057f2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	9304      	str	r3, [sp, #16]
 80057fc:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057fe:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005802:	f043 0302 	orr.w	r3, r3, #2
 8005806:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800580a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	9305      	str	r3, [sp, #20]
 8005814:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005816:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800581a:	f043 0310 	orr.w	r3, r3, #16
 800581e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005822:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005826:	f003 0310 	and.w	r3, r3, #16
 800582a:	9306      	str	r3, [sp, #24]
 800582c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800582e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005832:	f043 0308 	orr.w	r3, r3, #8
 8005836:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800583a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	9307      	str	r3, [sp, #28]
 8005844:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8005846:	f7fb fdff 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800584a:	2200      	movs	r2, #0
 800584c:	f44f 51e8 	mov.w	r1, #7424	; 0x1d00
 8005850:	4881      	ldr	r0, [pc, #516]	; (8005a58 <main+0x2d0>)
 8005852:	f7fb fdf9 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 8005856:	2200      	movs	r2, #0
 8005858:	2116      	movs	r1, #22
 800585a:	4880      	ldr	r0, [pc, #512]	; (8005a5c <main+0x2d4>)
 800585c:	f7fb fdf4 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8005860:	2200      	movs	r2, #0
 8005862:	21c0      	movs	r1, #192	; 0xc0
 8005864:	487e      	ldr	r0, [pc, #504]	; (8005a60 <main+0x2d8>)
 8005866:	f7fb fdef 	bl	8001448 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800586a:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800586c:	a90d      	add	r1, sp, #52	; 0x34
 800586e:	487d      	ldr	r0, [pc, #500]	; (8005a64 <main+0x2dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005870:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005872:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005874:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005876:	f7fb fcf7 	bl	8001268 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800587a:	2330      	movs	r3, #48	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800587c:	a90d      	add	r1, sp, #52	; 0x34
 800587e:	4876      	ldr	r0, [pc, #472]	; (8005a58 <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005880:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005882:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005884:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005886:	f7fb fcef 	bl	8001268 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800588a:	a90d      	add	r1, sp, #52	; 0x34
 800588c:	4874      	ldr	r0, [pc, #464]	; (8005a60 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800588e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005892:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005894:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005896:	f7fb fce7 	bl	8001268 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800589a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800589e:	a90d      	add	r1, sp, #52	; 0x34
 80058a0:	486c      	ldr	r0, [pc, #432]	; (8005a54 <main+0x2cc>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80058a2:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058a4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a6:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a8:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80058aa:	f7fb fcdd 	bl	8001268 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80058ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80058b2:	a90d      	add	r1, sp, #52	; 0x34
 80058b4:	4867      	ldr	r0, [pc, #412]	; (8005a54 <main+0x2cc>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80058b6:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058b8:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ba:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80058bc:	f7fb fcd4 	bl	8001268 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80058c0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058c4:	a90d      	add	r1, sp, #52	; 0x34
 80058c6:	4864      	ldr	r0, [pc, #400]	; (8005a58 <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80058c8:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058ca:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80058cc:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058ce:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058d0:	f7fb fcca 	bl	8001268 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 80058d4:	2316      	movs	r3, #22
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058d6:	a90d      	add	r1, sp, #52	; 0x34
 80058d8:	4860      	ldr	r0, [pc, #384]	; (8005a5c <main+0x2d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 80058da:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058dc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80058de:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058e0:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058e2:	f7fb fcc1 	bl	8001268 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058e6:	a90d      	add	r1, sp, #52	; 0x34
 80058e8:	485c      	ldr	r0, [pc, #368]	; (8005a5c <main+0x2d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80058ea:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058ee:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80058f0:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058f2:	f7fb fcb9 	bl	8001268 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80058f6:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058f8:	a90d      	add	r1, sp, #52	; 0x34
 80058fa:	4859      	ldr	r0, [pc, #356]	; (8005a60 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80058fc:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058fe:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005900:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005902:	9710      	str	r7, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005904:	f7fb fcb0 	bl	8001268 <HAL_GPIO_Init>
  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005908:	a90d      	add	r1, sp, #52	; 0x34
 800590a:	4855      	ldr	r0, [pc, #340]	; (8005a60 <main+0x2d8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800590c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800590e:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005912:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005914:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005916:	f7fb fca7 	bl	8001268 <HAL_GPIO_Init>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB6_FMP);
 800591a:	2010      	movs	r0, #16
 800591c:	f7fb fd9a 	bl	8001454 <HAL_I2CEx_EnableFastModePlus>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005920:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8005924:	2105      	movs	r1, #5
 8005926:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005928:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800592a:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800592c:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8005930:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  htim7.Instance = TIM7;
 8005934:	4d4c      	ldr	r5, [pc, #304]	; (8005a68 <main+0x2e0>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005936:	4033      	ands	r3, r6
 8005938:	9301      	str	r3, [sp, #4]
 800593a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800593c:	f7fa feb8 	bl	80006b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8005940:	200b      	movs	r0, #11
 8005942:	f7fa feed 	bl	8000720 <HAL_NVIC_EnableIRQ>
  huart6.Instance = USART6;
 8005946:	4849      	ldr	r0, [pc, #292]	; (8005a6c <main+0x2e4>)
  huart6.Init.BaudRate = 9600;
 8005948:	4a49      	ldr	r2, [pc, #292]	; (8005a70 <main+0x2e8>)
 800594a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800594e:	6084      	str	r4, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005950:	60c4      	str	r4, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005952:	6104      	str	r4, [r0, #16]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005954:	6184      	str	r4, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005956:	61c4      	str	r4, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005958:	6204      	str	r4, [r0, #32]
  huart6.Init.Prescaler = UART_PRESCALER_DIV1;
 800595a:	6244      	str	r4, [r0, #36]	; 0x24
  huart6.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 800595c:	6284      	str	r4, [r0, #40]	; 0x28
  huart6.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 800595e:	62c4      	str	r4, [r0, #44]	; 0x2c
  huart6.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 8005960:	6304      	str	r4, [r0, #48]	; 0x30
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005962:	6344      	str	r4, [r0, #52]	; 0x34
  huart6.Init.BaudRate = 9600;
 8005964:	e880 000c 	stmia.w	r0, {r2, r3}
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005968:	230c      	movs	r3, #12
 800596a:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800596c:	f7fe fae2 	bl	8003f34 <HAL_UART_Init>
  htim7.Init.Prescaler = 2000;
 8005970:	4940      	ldr	r1, [pc, #256]	; (8005a74 <main+0x2ec>)
 8005972:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005976:	4628      	mov	r0, r5
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005978:	60ac      	str	r4, [r5, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800597a:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800597c:	940d      	str	r4, [sp, #52]	; 0x34
 800597e:	940e      	str	r4, [sp, #56]	; 0x38
 8005980:	940f      	str	r4, [sp, #60]	; 0x3c
  htim7.Init.Prescaler = 2000;
 8005982:	e885 000a 	stmia.w	r5, {r1, r3}
  htim7.Init.Period = 1500;
 8005986:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800598a:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800598c:	f7fd ff2e 	bl	80037ec <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005990:	a90d      	add	r1, sp, #52	; 0x34
 8005992:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005994:	940d      	str	r4, [sp, #52]	; 0x34
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005996:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800599a:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800599c:	f7fd ff40 	bl	8003820 <HAL_TIMEx_MasterConfigSynchronization>
  hspi3.Instance = SPI3;
 80059a0:	4835      	ldr	r0, [pc, #212]	; (8005a78 <main+0x2f0>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80059a2:	4b36      	ldr	r3, [pc, #216]	; (8005a7c <main+0x2f4>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80059a4:	6084      	str	r4, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80059a6:	f8c0 800c 	str.w	r8, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80059aa:	6104      	str	r4, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80059ac:	6144      	str	r4, [r0, #20]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80059ae:	6204      	str	r4, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80059b0:	6244      	str	r4, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059b2:	6284      	str	r4, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80059b4:	f8c0 802c 	str.w	r8, [r0, #44]	; 0x2c
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80059b8:	6384      	str	r4, [r0, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80059ba:	63c4      	str	r4, [r0, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80059bc:	6404      	str	r4, [r0, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80059be:	6444      	str	r4, [r0, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80059c0:	6484      	str	r4, [r0, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80059c2:	64c4      	str	r4, [r0, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80059c4:	6504      	str	r4, [r0, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80059c6:	6544      	str	r4, [r0, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80059c8:	6584      	str	r4, [r0, #88]	; 0x58
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80059ca:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80059ce:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80059d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80059d6:	61c5      	str	r5, [r0, #28]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80059d8:	6183      	str	r3, [r0, #24]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80059da:	6345      	str	r5, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80059dc:	f7fd f888 	bl	8002af0 <HAL_SPI_Init>
  hfdcan2.Instance = FDCAN2;
 80059e0:	4827      	ldr	r0, [pc, #156]	; (8005a80 <main+0x2f8>)
  hfdcan2.Init.NominalTimeSeg1 = 13;
 80059e2:	220d      	movs	r2, #13
  hfdcan2.Instance = FDCAN2;
 80059e4:	4b27      	ldr	r3, [pc, #156]	; (8005a84 <main+0x2fc>)
  hfdcan2.Init.NominalTimeSeg1 = 13;
 80059e6:	61c2      	str	r2, [r0, #28]
  hfdcan2.Init.StdFiltersNbr = 3;
 80059e8:	2203      	movs	r2, #3
  hfdcan2.Instance = FDCAN2;
 80059ea:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.NominalPrescaler = 4;
 80059ec:	2304      	movs	r3, #4
  hfdcan2.Init.StdFiltersNbr = 3;
 80059ee:	6382      	str	r2, [r0, #56]	; 0x38
  hfdcan2.Init.TxBuffersNbr = 5;
 80059f0:	2205      	movs	r2, #5
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80059f2:	7406      	strb	r6, [r0, #16]
  hfdcan2.Init.TxBuffersNbr = 5;
 80059f4:	65c2      	str	r2, [r0, #92]	; 0x5c
  hfdcan2.Init.NominalPrescaler = 4;
 80059f6:	6143      	str	r3, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80059f8:	6186      	str	r6, [r0, #24]
  hfdcan2.Init.DataPrescaler = 1;
 80059fa:	6246      	str	r6, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80059fc:	6286      	str	r6, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80059fe:	62c6      	str	r6, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8005a00:	6306      	str	r6, [r0, #48]	; 0x30
  hfdcan2.Init.RxFifo0ElmtsNbr = 4;
 8005a02:	6403      	str	r3, [r0, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8005a04:	6443      	str	r3, [r0, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 1;
 8005a06:	6486      	str	r6, [r0, #72]	; 0x48
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005a08:	ae08      	add	r6, sp, #32
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8005a0a:	64c3      	str	r3, [r0, #76]	; 0x4c
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8005a0c:	6543      	str	r3, [r0, #84]	; 0x54
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 8005a0e:	6645      	str	r5, [r0, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8005a10:	6683      	str	r3, [r0, #104]	; 0x68
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8005a12:	6084      	str	r4, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8005a14:	60c4      	str	r4, [r0, #12]
  hfdcan2.Init.TransmitPause = DISABLE;
 8005a16:	7444      	strb	r4, [r0, #17]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8005a18:	6207      	str	r7, [r0, #32]
  hfdcan2.Init.MessageRAMOffset = 0;
 8005a1a:	6344      	str	r4, [r0, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8005a1c:	63c4      	str	r4, [r0, #60]	; 0x3c
  hfdcan2.Init.RxBuffersNbr = 0;
 8005a1e:	6504      	str	r4, [r0, #80]	; 0x50
  hfdcan2.Init.TxEventsNbr = 0;
 8005a20:	6584      	str	r4, [r0, #88]	; 0x58
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8005a22:	6604      	str	r4, [r0, #96]	; 0x60
  hfdcan2.msgRam.StandardFilterSA = 0;
 8005a24:	66c4      	str	r4, [r0, #108]	; 0x6c
  hfdcan2.msgRam.ExtendedFilterSA = 0;
 8005a26:	6704      	str	r4, [r0, #112]	; 0x70
  hfdcan2.msgRam.RxFIFO0SA = 0;
 8005a28:	6744      	str	r4, [r0, #116]	; 0x74
  hfdcan2.msgRam.RxFIFO1SA = 0;
 8005a2a:	6784      	str	r4, [r0, #120]	; 0x78
  hfdcan2.msgRam.RxBufferSA = 0;
 8005a2c:	67c4      	str	r4, [r0, #124]	; 0x7c
  hfdcan2.msgRam.TxEventFIFOSA = 0;
 8005a2e:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
  hfdcan2.msgRam.TxBufferSA = 0;
 8005a32:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  hfdcan2.msgRam.TxFIFOQSA = 0;
 8005a36:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
  hfdcan2.msgRam.TTMemorySA = 0;
 8005a3a:	f8c0 408c 	str.w	r4, [r0, #140]	; 0x8c
  hfdcan2.msgRam.EndAddress = 0;
 8005a3e:	f8c0 4090 	str.w	r4, [r0, #144]	; 0x90
  hfdcan2.ErrorCode = 0;
 8005a42:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8005a46:	f7fb f98f 	bl	8000d68 <HAL_FDCAN_Init>
  hiwdg1.Instance = IWDG1;
 8005a4a:	480f      	ldr	r0, [pc, #60]	; (8005a88 <main+0x300>)
 8005a4c:	4b0f      	ldr	r3, [pc, #60]	; (8005a8c <main+0x304>)
 8005a4e:	e01f      	b.n	8005a90 <main+0x308>
 8005a50:	58024400 	.word	0x58024400
 8005a54:	58021000 	.word	0x58021000
 8005a58:	58020800 	.word	0x58020800
 8005a5c:	58020c00 	.word	0x58020c00
 8005a60:	58020400 	.word	0x58020400
 8005a64:	58020000 	.word	0x58020000
 8005a68:	20003ff0 	.word	0x20003ff0
 8005a6c:	20003f6c 	.word	0x20003f6c
 8005a70:	40011400 	.word	0x40011400
 8005a74:	40001400 	.word	0x40001400
 8005a78:	20003e68 	.word	0x20003e68
 8005a7c:	40003c00 	.word	0x40003c00
 8005a80:	20004030 	.word	0x20004030
 8005a84:	4000a400 	.word	0x4000a400
 8005a88:	20003e58 	.word	0x20003e58
 8005a8c:	58004800 	.word	0x58004800
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005a90:	4d10      	ldr	r5, [pc, #64]	; (8005ad4 <main+0x34c>)
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 8005a92:	e880 0018 	stmia.w	r0, {r3, r4}
  hiwdg1.Init.Window = 4095;
 8005a96:	f640 73ff 	movw	r3, #4095	; 0xfff
 8005a9a:	60c3      	str	r3, [r0, #12]
  hiwdg1.Init.Reload = 4095;
 8005a9c:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8005a9e:	f7fb fcf1 	bl	8001484 <HAL_IWDG_Init>
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005aa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005aa4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005aa6:	f855 3b04 	ldr.w	r3, [r5], #4
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005aaa:	4621      	mov	r1, r4
 8005aac:	a808      	add	r0, sp, #32
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005aae:	6033      	str	r3, [r6, #0]
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005ab0:	f7fe fa77 	bl	8003fa2 <osThreadCreate>
 8005ab4:	4b08      	ldr	r3, [pc, #32]	; (8005ad8 <main+0x350>)
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityBelowNormal, 0, 256);
 8005ab6:	ae0d      	add	r6, sp, #52	; 0x34
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005ab8:	6018      	str	r0, [r3, #0]
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityBelowNormal, 0, 256);
 8005aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005abc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005abe:	682b      	ldr	r3, [r5, #0]
  DigIOTaskHandle = osThreadCreate(osThread(DigIOTask), NULL);
 8005ac0:	4621      	mov	r1, r4
 8005ac2:	a80d      	add	r0, sp, #52	; 0x34
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityBelowNormal, 0, 256);
 8005ac4:	6033      	str	r3, [r6, #0]
  DigIOTaskHandle = osThreadCreate(osThread(DigIOTask), NULL);
 8005ac6:	f7fe fa6c 	bl	8003fa2 <osThreadCreate>
 8005aca:	4b04      	ldr	r3, [pc, #16]	; (8005adc <main+0x354>)
 8005acc:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8005ace:	f7fe fa63 	bl	8003f98 <osKernelStart>
 8005ad2:	e7fe      	b.n	8005ad2 <main+0x34a>
 8005ad4:	08006108 	.word	0x08006108
 8005ad8:	20003f68 	.word	0x20003f68
 8005adc:	20003fec 	.word	0x20003fec

08005ae0 <can_tx_func>:

}

/* USER CODE BEGIN 4 */
char can_tx_func(FDCAN_HandleTypeDef *hfdcan, unsigned int ID, uint32_t data_lenght, uint8_t *data, uint32_t can_buf_num)
{
 8005ae0:	b530      	push	{r4, r5, lr}
	/* Prepare Tx Header */
	FDCAN_TxHeaderTypeDef TxHeader;
	TxHeader.Identifier = ID;
	TxHeader.IdType = FDCAN_STANDARD_ID;
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
	TxHeader.DataLength = (data_lenght<<16);
 8005ae2:	0412      	lsls	r2, r2, #16
{
 8005ae4:	b08b      	sub	sp, #44	; 0x2c
 8005ae6:	461d      	mov	r5, r3
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8005ae8:	2300      	movs	r3, #0
	TxHeader.DataLength = (data_lenght<<16);
 8005aea:	9204      	str	r2, [sp, #16]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	TxHeader.TxEventFifoControl = FDCAN_TX_EVENT;
 8005aec:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
{
 8005af0:	4604      	mov	r4, r0
	TxHeader.Identifier = ID;
 8005af2:	9101      	str	r1, [sp, #4]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8005af4:	9302      	str	r3, [sp, #8]
	TxHeader.MessageMarker = 0;

	HAL_FDCAN_AddMessageToTxBuffer(hfdcan, &TxHeader, data, can_buf_num);
 8005af6:	a901      	add	r1, sp, #4
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8005af8:	9303      	str	r3, [sp, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8005afa:	9305      	str	r3, [sp, #20]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8005afc:	9306      	str	r3, [sp, #24]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8005afe:	9307      	str	r3, [sp, #28]
	TxHeader.TxEventFifoControl = FDCAN_TX_EVENT;
 8005b00:	9208      	str	r2, [sp, #32]
	HAL_FDCAN_AddMessageToTxBuffer(hfdcan, &TxHeader, data, can_buf_num);
 8005b02:	462a      	mov	r2, r5
	TxHeader.MessageMarker = 0;
 8005b04:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_FDCAN_AddMessageToTxBuffer(hfdcan, &TxHeader, data, can_buf_num);
 8005b06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b08:	f7fb fb6a 	bl	80011e0 <HAL_FDCAN_AddMessageToTxBuffer>
	HAL_FDCAN_EnableTxBufferRequest(hfdcan, can_buf_num);
 8005b0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f7fb fb98 	bl	8001244 <HAL_FDCAN_EnableTxBufferRequest>
	  return 0xFF;
}
 8005b14:	20ff      	movs	r0, #255	; 0xff
 8005b16:	b00b      	add	sp, #44	; 0x2c
 8005b18:	bd30      	pop	{r4, r5, pc}
	...

08005b1c <FDCAN_Config>:

void FDCAN_Config(uint32_t adr)
{
 8005b1c:	b510      	push	{r4, lr}
  /* Configure Rx filter */
	FDCAN_FilterTypeDef sFilterConfig, sFilterConfig1;
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
	sFilterConfig.FilterIndex = 1;
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0_HP;
 8005b1e:	2105      	movs	r1, #5
{
 8005b20:	b092      	sub	sp, #72	; 0x48
	sFilterConfig.FilterIndex = 1;
 8005b22:	2201      	movs	r2, #1
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8005b24:	2300      	movs	r3, #0
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0_HP;
 8005b26:	9105      	str	r1, [sp, #20]
	sFilterConfig.FilterID1 = adr;
	sFilterConfig.FilterID2 = 0x01F;
 8005b28:	211f      	movs	r1, #31
	sFilterConfig1.FilterIndex = 2;
	sFilterConfig1.FilterType = FDCAN_FILTER_MASK;
	sFilterConfig1.FilterConfig = FDCAN_FILTER_TO_RXFIFO1_HP;
	sFilterConfig1.FilterID1 = 0x080;
	sFilterConfig1.FilterID2 = 0x0FF;
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, DISABLE, DISABLE);
 8005b2a:	4c11      	ldr	r4, [pc, #68]	; (8005b70 <FDCAN_Config+0x54>)
	sFilterConfig.FilterID2 = 0x01F;
 8005b2c:	9107      	str	r1, [sp, #28]
	sFilterConfig1.FilterConfig = FDCAN_FILTER_TO_RXFIFO1_HP;
 8005b2e:	2106      	movs	r1, #6
	sFilterConfig.FilterIndex = 1;
 8005b30:	9203      	str	r2, [sp, #12]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8005b32:	2202      	movs	r2, #2
	sFilterConfig1.FilterConfig = FDCAN_FILTER_TO_RXFIFO1_HP;
 8005b34:	910d      	str	r1, [sp, #52]	; 0x34
	sFilterConfig1.FilterID1 = 0x080;
 8005b36:	2180      	movs	r1, #128	; 0x80
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, DISABLE, DISABLE);
 8005b38:	9300      	str	r3, [sp, #0]
	sFilterConfig1.FilterID1 = 0x080;
 8005b3a:	910e      	str	r1, [sp, #56]	; 0x38
	sFilterConfig1.FilterID2 = 0x0FF;
 8005b3c:	21ff      	movs	r1, #255	; 0xff
	sFilterConfig.FilterID1 = adr;
 8005b3e:	9006      	str	r0, [sp, #24]
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, DISABLE, DISABLE);
 8005b40:	4620      	mov	r0, r4
	sFilterConfig1.FilterID2 = 0x0FF;
 8005b42:	910f      	str	r1, [sp, #60]	; 0x3c
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, DISABLE, DISABLE);
 8005b44:	4611      	mov	r1, r2
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8005b46:	9302      	str	r3, [sp, #8]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8005b48:	9204      	str	r2, [sp, #16]
	sFilterConfig1.IdType = FDCAN_STANDARD_ID;
 8005b4a:	930a      	str	r3, [sp, #40]	; 0x28
	sFilterConfig1.FilterIndex = 2;
 8005b4c:	920b      	str	r2, [sp, #44]	; 0x2c
	sFilterConfig1.FilterType = FDCAN_FILTER_MASK;
 8005b4e:	920c      	str	r2, [sp, #48]	; 0x30
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, DISABLE, DISABLE);
 8005b50:	f7fb fb14 	bl	800117c <HAL_FDCAN_ConfigGlobalFilter>
	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8005b54:	a902      	add	r1, sp, #8
 8005b56:	4620      	mov	r0, r4
 8005b58:	f7fb fad2 	bl	8001100 <HAL_FDCAN_ConfigFilter>
	{
		Error_Handler();
	}

	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig1) != HAL_OK)
 8005b5c:	a90a      	add	r1, sp, #40	; 0x28
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f7fb face 	bl	8001100 <HAL_FDCAN_ConfigFilter>
		/* Filter configuration Error */
		Error_Handler();
	}

  /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8005b64:	4620      	mov	r0, r4
 8005b66:	f7fb fb22 	bl	80011ae <HAL_FDCAN_Start>
  {
    /* Start Error */
    Error_Handler();
  }
}
 8005b6a:	b012      	add	sp, #72	; 0x48
 8005b6c:	bd10      	pop	{r4, pc}
 8005b6e:	bf00      	nop
 8005b70:	20004030 	.word	0x20004030

08005b74 <DigIOTask_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DigIOTask_func */
void DigIOTask_func(void const * argument)
{
 8005b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN DigIOTask_func */
	FDCAN_Config(2);
 8005b76:	2002      	movs	r0, #2
	LED_VD7(SET);
  /* Infinite loop */
  for(;;)
  {
	  //HAL_IWDG_Refresh(&hiwdg1);
	  uint8_t buf[] = {0x43, 0x05, 0x10,0,0,0,0,0};
 8005b78:	4c14      	ldr	r4, [pc, #80]	; (8005bcc <DigIOTask_func+0x58>)
	FDCAN_Config(2);
 8005b7a:	f7ff ffcf 	bl	8005b1c <FDCAN_Config>
	vTaskDelay(150);
 8005b7e:	2096      	movs	r0, #150	; 0x96
 8005b80:	f7fe ff30 	bl	80049e4 <vTaskDelay>
	LED_VD5(SET);
 8005b84:	2201      	movs	r2, #1
 8005b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005b8a:	4811      	ldr	r0, [pc, #68]	; (8005bd0 <DigIOTask_func+0x5c>)
 8005b8c:	f7fb fc5c 	bl	8001448 <HAL_GPIO_WritePin>
	LED_VD6(SET);
 8005b90:	2201      	movs	r2, #1
 8005b92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b96:	480e      	ldr	r0, [pc, #56]	; (8005bd0 <DigIOTask_func+0x5c>)
 8005b98:	f7fb fc56 	bl	8001448 <HAL_GPIO_WritePin>
	LED_VD7(SET);
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ba2:	480b      	ldr	r0, [pc, #44]	; (8005bd0 <DigIOTask_func+0x5c>)
 8005ba4:	f7fb fc50 	bl	8001448 <HAL_GPIO_WritePin>
	  can_tx_func(&hfdcan2, 0x80, 8, buf, FDCAN_TX_BUFFER0);
 8005ba8:	4d0a      	ldr	r5, [pc, #40]	; (8005bd4 <DigIOTask_func+0x60>)
	  uint8_t buf[] = {0x43, 0x05, 0x10,0,0,0,0,0};
 8005baa:	6826      	ldr	r6, [r4, #0]
 8005bac:	6861      	ldr	r1, [r4, #4]
 8005bae:	4630      	mov	r0, r6
 8005bb0:	ab02      	add	r3, sp, #8
	  can_tx_func(&hfdcan2, 0x80, 8, buf, FDCAN_TX_BUFFER0);
 8005bb2:	2208      	movs	r2, #8
	  uint8_t buf[] = {0x43, 0x05, 0x10,0,0,0,0,0};
 8005bb4:	c303      	stmia	r3!, {r0, r1}
	  can_tx_func(&hfdcan2, 0x80, 8, buf, FDCAN_TX_BUFFER0);
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	2180      	movs	r1, #128	; 0x80
 8005bba:	4628      	mov	r0, r5
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	ab02      	add	r3, sp, #8
 8005bc0:	f7ff ff8e 	bl	8005ae0 <can_tx_func>
	  vTaskDelay(200);
 8005bc4:	20c8      	movs	r0, #200	; 0xc8
 8005bc6:	f7fe ff0d 	bl	80049e4 <vTaskDelay>
 8005bca:	e7ef      	b.n	8005bac <DigIOTask_func+0x38>
 8005bcc:	08006130 	.word	0x08006130
 8005bd0:	58020800 	.word	0x58020800
 8005bd4:	20004030 	.word	0x20004030

08005bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005bd8:	4770      	bx	lr
	...

08005bdc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bdc:	4b0b      	ldr	r3, [pc, #44]	; (8005c0c <HAL_MspInit+0x30>)
{
 8005bde:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005be0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005be4:	210f      	movs	r1, #15
 8005be6:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bea:	f042 0202 	orr.w	r2, r2, #2
 8005bee:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005bf2:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bf4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	9301      	str	r3, [sp, #4]
 8005bfe:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005c00:	f7fa fd56 	bl	80006b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c04:	b003      	add	sp, #12
 8005c06:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c0a:	bf00      	nop
 8005c0c:	58024400 	.word	0x58024400

08005c10 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8005c10:	b510      	push	{r4, lr}
 8005c12:	b088      	sub	sp, #32
 8005c14:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c16:	2214      	movs	r2, #20
 8005c18:	2100      	movs	r1, #0
 8005c1a:	a803      	add	r0, sp, #12
 8005c1c:	f000 f99f 	bl	8005f5e <memset>
  if(hfdcan->Instance==FDCAN2)
 8005c20:	6822      	ldr	r2, [r4, #0]
 8005c22:	4b14      	ldr	r3, [pc, #80]	; (8005c74 <HAL_FDCAN_MspInit+0x64>)
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d123      	bne.n	8005c70 <HAL_FDCAN_MspInit+0x60>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005c28:	4b13      	ldr	r3, [pc, #76]	; (8005c78 <HAL_FDCAN_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c2a:	a903      	add	r1, sp, #12
 8005c2c:	4813      	ldr	r0, [pc, #76]	; (8005c7c <HAL_FDCAN_MspInit+0x6c>)
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005c2e:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8005c32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c36:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 8005c3a:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8005c3e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005c42:	9201      	str	r2, [sp, #4]
 8005c44:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c46:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005c4a:	f042 0202 	orr.w	r2, r2, #2
 8005c4e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	9302      	str	r3, [sp, #8]
 8005c5c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8005c5e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005c62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c64:	2302      	movs	r3, #2
 8005c66:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8005c68:	2309      	movs	r3, #9
 8005c6a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c6c:	f7fb fafc 	bl	8001268 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8005c70:	b008      	add	sp, #32
 8005c72:	bd10      	pop	{r4, pc}
 8005c74:	4000a400 	.word	0x4000a400
 8005c78:	58024400 	.word	0x58024400
 8005c7c:	58020400 	.word	0x58020400

08005c80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005c80:	b570      	push	{r4, r5, r6, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c86:	2214      	movs	r2, #20
 8005c88:	2100      	movs	r1, #0
 8005c8a:	a803      	add	r0, sp, #12
 8005c8c:	f000 f967 	bl	8005f5e <memset>
  if(hspi->Instance==SPI3)
 8005c90:	682a      	ldr	r2, [r5, #0]
 8005c92:	4b2b      	ldr	r3, [pc, #172]	; (8005d40 <HAL_SPI_MspInit+0xc0>)
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d151      	bne.n	8005d3c <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005c98:	4b2a      	ldr	r3, [pc, #168]	; (8005d44 <HAL_SPI_MspInit+0xc4>)
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c9a:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c9c:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c9e:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005ca0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ca4:	4828      	ldr	r0, [pc, #160]	; (8005d48 <HAL_SPI_MspInit+0xc8>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005caa:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8005cae:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005cb2:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8005cb6:	9201      	str	r2, [sp, #4]
 8005cb8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005cbe:	f042 0202 	orr.w	r2, r2, #2
 8005cc2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cca:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ccc:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005cd0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cd2:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cd4:	9302      	str	r3, [sp, #8]
 8005cd6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005cd8:	2318      	movs	r3, #24
 8005cda:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005cdc:	2306      	movs	r3, #6
 8005cde:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ce0:	f7fb fac2 	bl	8001268 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005ce4:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ce6:	4818      	ldr	r0, [pc, #96]	; (8005d48 <HAL_SPI_MspInit+0xc8>)
 8005ce8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cea:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005cec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005cee:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005cf0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cf2:	9606      	str	r6, [sp, #24]

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream0;
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005cf4:	263e      	movs	r6, #62	; 0x3e
    hdma_spi3_tx.Instance = DMA1_Stream0;
 8005cf6:	4c15      	ldr	r4, [pc, #84]	; (8005d4c <HAL_SPI_MspInit+0xcc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005cf8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cfa:	f7fb fab5 	bl	8001268 <HAL_GPIO_Init>
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005cfe:	4b14      	ldr	r3, [pc, #80]	; (8005d50 <HAL_SPI_MspInit+0xd0>)
 8005d00:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d04:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005d08:	4620      	mov	r0, r4
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d0a:	e884 4048 	stmia.w	r4, {r3, r6, lr}
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d0e:	2300      	movs	r3, #0
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d10:	6122      	str	r2, [r4, #16]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d12:	60e3      	str	r3, [r4, #12]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d14:	6163      	str	r3, [r4, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d16:	61a3      	str	r3, [r4, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8005d18:	61e3      	str	r3, [r4, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005d1a:	6223      	str	r3, [r4, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005d1c:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005d1e:	f7fa fd8d 	bl	800083c <HAL_DMA_Init>
 8005d22:	b108      	cbz	r0, 8005d28 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8005d24:	f7ff ff58 	bl	8005bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005d28:	2033      	movs	r0, #51	; 0x33
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8005d2a:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8005d30:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005d32:	f7fa fcbd 	bl	80006b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005d36:	2033      	movs	r0, #51	; 0x33
 8005d38:	f7fa fcf2 	bl	8000720 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005d3c:	b008      	add	sp, #32
 8005d3e:	bd70      	pop	{r4, r5, r6, pc}
 8005d40:	40003c00 	.word	0x40003c00
 8005d44:	58024400 	.word	0x58024400
 8005d48:	58020400 	.word	0x58020400
 8005d4c:	20003ef0 	.word	0x20003ef0
 8005d50:	40020010 	.word	0x40020010

08005d54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d54:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM7)
 8005d56:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <HAL_TIM_Base_MspInit+0x3c>)
 8005d58:	6802      	ldr	r2, [r0, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d114      	bne.n	8005d88 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005d5e:	4b0d      	ldr	r3, [pc, #52]	; (8005d94 <HAL_TIM_Base_MspInit+0x40>)
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005d60:	2037      	movs	r0, #55	; 0x37
 8005d62:	2105      	movs	r1, #5
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005d64:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005d68:	f042 0220 	orr.w	r2, r2, #32
 8005d6c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005d70:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005d72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	9301      	str	r3, [sp, #4]
 8005d7c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005d7e:	f7fa fc97 	bl	80006b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005d82:	2037      	movs	r0, #55	; 0x37
 8005d84:	f7fa fccc 	bl	8000720 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005d88:	b003      	add	sp, #12
 8005d8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005d8e:	bf00      	nop
 8005d90:	40001400 	.word	0x40001400
 8005d94:	58024400 	.word	0x58024400

08005d98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d98:	b510      	push	{r4, lr}
 8005d9a:	b088      	sub	sp, #32
 8005d9c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d9e:	2214      	movs	r2, #20
 8005da0:	2100      	movs	r1, #0
 8005da2:	a803      	add	r0, sp, #12
 8005da4:	f000 f8db 	bl	8005f5e <memset>
  if(huart->Instance==USART6)
 8005da8:	6822      	ldr	r2, [r4, #0]
 8005daa:	4b14      	ldr	r3, [pc, #80]	; (8005dfc <HAL_UART_MspInit+0x64>)
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d122      	bne.n	8005df6 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005db0:	4b13      	ldr	r3, [pc, #76]	; (8005e00 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005db2:	a903      	add	r1, sp, #12
 8005db4:	4813      	ldr	r0, [pc, #76]	; (8005e04 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8005db6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005dba:	f042 0220 	orr.w	r2, r2, #32
 8005dbe:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8005dc2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005dc6:	f002 0220 	and.w	r2, r2, #32
 8005dca:	9201      	str	r2, [sp, #4]
 8005dcc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005dce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005dd2:	f042 0204 	orr.w	r2, r2, #4
 8005dd6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	9302      	str	r3, [sp, #8]
 8005de4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005de6:	23c0      	movs	r3, #192	; 0xc0
 8005de8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dea:	2302      	movs	r3, #2
 8005dec:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005dee:	2307      	movs	r3, #7
 8005df0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005df2:	f7fb fa39 	bl	8001268 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005df6:	b008      	add	sp, #32
 8005df8:	bd10      	pop	{r4, pc}
 8005dfa:	bf00      	nop
 8005dfc:	40011400 	.word	0x40011400
 8005e00:	58024400 	.word	0x58024400
 8005e04:	58020800 	.word	0x58020800

08005e08 <NMI_Handler>:
 8005e08:	4770      	bx	lr

08005e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005e0a:	e7fe      	b.n	8005e0a <HardFault_Handler>

08005e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005e0c:	e7fe      	b.n	8005e0c <MemManage_Handler>

08005e0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005e0e:	e7fe      	b.n	8005e0e <BusFault_Handler>

08005e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e10:	e7fe      	b.n	8005e10 <UsageFault_Handler>

08005e12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e12:	4770      	bx	lr

08005e14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e16:	f7fa fc27 	bl	8000668 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 8005e1e:	f7fe b8d8 	b.w	8003fd2 <osSystickHandler>
	...

08005e24 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005e24:	4801      	ldr	r0, [pc, #4]	; (8005e2c <DMA1_Stream0_IRQHandler+0x8>)
 8005e26:	f7fa be2d 	b.w	8000a84 <HAL_DMA_IRQHandler>
 8005e2a:	bf00      	nop
 8005e2c:	20003ef0 	.word	0x20003ef0

08005e30 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8005e30:	4801      	ldr	r0, [pc, #4]	; (8005e38 <SPI3_IRQHandler+0x8>)
 8005e32:	f7fd bab7 	b.w	80033a4 <HAL_SPI_IRQHandler>
 8005e36:	bf00      	nop
 8005e38:	20003e68 	.word	0x20003e68

08005e3c <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005e3c:	4801      	ldr	r0, [pc, #4]	; (8005e44 <TIM7_IRQHandler+0x8>)
 8005e3e:	f7fd bbbd 	b.w	80035bc <HAL_TIM_IRQHandler>
 8005e42:	bf00      	nop
 8005e44:	20003ff0 	.word	0x20003ff0

08005e48 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e48:	4914      	ldr	r1, [pc, #80]	; (8005e9c <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8005e4a:	4815      	ldr	r0, [pc, #84]	; (8005ea0 <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e4c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005e50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8005e54:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8005e5a:	4b12      	ldr	r3, [pc, #72]	; (8005ea4 <SystemInit+0x5c>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	f042 0201 	orr.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8005e64:	2200      	movs	r2, #0
 8005e66:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8005e68:	681c      	ldr	r4, [r3, #0]
 8005e6a:	4020      	ands	r0, r4
 8005e6c:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005e6e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005e70:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8005e72:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8005e74:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8005e76:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8005e78:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005e7a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8005e7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005e7e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8005e80:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005e82:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8005e8a:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005e8c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8005e8e:	2201      	movs	r2, #1
 8005e90:	4b05      	ldr	r3, [pc, #20]	; (8005ea8 <SystemInit+0x60>)
 8005e92:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8005e94:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005e98:	608b      	str	r3, [r1, #8]
 8005e9a:	bd10      	pop	{r4, pc}
 8005e9c:	e000ed00 	.word	0xe000ed00
 8005ea0:	eaf6ed7f 	.word	0xeaf6ed7f
 8005ea4:	58024400 	.word	0x58024400
 8005ea8:	51008108 	.word	0x51008108

08005eac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005eac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005ee4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005eb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005eb2:	e003      	b.n	8005ebc <LoopCopyDataInit>

08005eb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005eb4:	4b0c      	ldr	r3, [pc, #48]	; (8005ee8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005eb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005eb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005eba:	3104      	adds	r1, #4

08005ebc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005ebc:	480b      	ldr	r0, [pc, #44]	; (8005eec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005ebe:	4b0c      	ldr	r3, [pc, #48]	; (8005ef0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005ec0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005ec2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005ec4:	d3f6      	bcc.n	8005eb4 <CopyDataInit>
  ldr  r2, =_sbss
 8005ec6:	4a0b      	ldr	r2, [pc, #44]	; (8005ef4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005ec8:	e002      	b.n	8005ed0 <LoopFillZerobss>

08005eca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005eca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005ecc:	f842 3b04 	str.w	r3, [r2], #4

08005ed0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005ed0:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005ed2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005ed4:	d3f9      	bcc.n	8005eca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005ed6:	f7ff ffb7 	bl	8005e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005eda:	f000 f811 	bl	8005f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005ede:	f7ff fc53 	bl	8005788 <main>
  bx  lr    
 8005ee2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005ee4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005ee8:	0800620c 	.word	0x0800620c
  ldr  r0, =_sdata
 8005eec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005ef0:	200000b4 	.word	0x200000b4
  ldr  r2, =_sbss
 8005ef4:	200000b4 	.word	0x200000b4
  ldr  r3, = _ebss
 8005ef8:	200040d0 	.word	0x200040d0

08005efc <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005efc:	e7fe      	b.n	8005efc <ADC3_IRQHandler>
	...

08005f00 <__libc_init_array>:
 8005f00:	b570      	push	{r4, r5, r6, lr}
 8005f02:	4e0d      	ldr	r6, [pc, #52]	; (8005f38 <__libc_init_array+0x38>)
 8005f04:	4c0d      	ldr	r4, [pc, #52]	; (8005f3c <__libc_init_array+0x3c>)
 8005f06:	1ba4      	subs	r4, r4, r6
 8005f08:	10a4      	asrs	r4, r4, #2
 8005f0a:	2500      	movs	r5, #0
 8005f0c:	42a5      	cmp	r5, r4
 8005f0e:	d109      	bne.n	8005f24 <__libc_init_array+0x24>
 8005f10:	4e0b      	ldr	r6, [pc, #44]	; (8005f40 <__libc_init_array+0x40>)
 8005f12:	4c0c      	ldr	r4, [pc, #48]	; (8005f44 <__libc_init_array+0x44>)
 8005f14:	f000 f8ec 	bl	80060f0 <_init>
 8005f18:	1ba4      	subs	r4, r4, r6
 8005f1a:	10a4      	asrs	r4, r4, #2
 8005f1c:	2500      	movs	r5, #0
 8005f1e:	42a5      	cmp	r5, r4
 8005f20:	d105      	bne.n	8005f2e <__libc_init_array+0x2e>
 8005f22:	bd70      	pop	{r4, r5, r6, pc}
 8005f24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f28:	4798      	blx	r3
 8005f2a:	3501      	adds	r5, #1
 8005f2c:	e7ee      	b.n	8005f0c <__libc_init_array+0xc>
 8005f2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f32:	4798      	blx	r3
 8005f34:	3501      	adds	r5, #1
 8005f36:	e7f2      	b.n	8005f1e <__libc_init_array+0x1e>
 8005f38:	08006204 	.word	0x08006204
 8005f3c:	08006204 	.word	0x08006204
 8005f40:	08006204 	.word	0x08006204
 8005f44:	08006208 	.word	0x08006208

08005f48 <memcpy>:
 8005f48:	b510      	push	{r4, lr}
 8005f4a:	1e43      	subs	r3, r0, #1
 8005f4c:	440a      	add	r2, r1
 8005f4e:	4291      	cmp	r1, r2
 8005f50:	d100      	bne.n	8005f54 <memcpy+0xc>
 8005f52:	bd10      	pop	{r4, pc}
 8005f54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f5c:	e7f7      	b.n	8005f4e <memcpy+0x6>

08005f5e <memset>:
 8005f5e:	4402      	add	r2, r0
 8005f60:	4603      	mov	r3, r0
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d100      	bne.n	8005f68 <memset+0xa>
 8005f66:	4770      	bx	lr
 8005f68:	f803 1b01 	strb.w	r1, [r3], #1
 8005f6c:	e7f9      	b.n	8005f62 <memset+0x4>
	...

08005f70 <rand>:
 8005f70:	4b19      	ldr	r3, [pc, #100]	; (8005fd8 <rand+0x68>)
 8005f72:	b510      	push	{r4, lr}
 8005f74:	681c      	ldr	r4, [r3, #0]
 8005f76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005f78:	b9d3      	cbnz	r3, 8005fb0 <rand+0x40>
 8005f7a:	2018      	movs	r0, #24
 8005f7c:	f000 f832 	bl	8005fe4 <malloc>
 8005f80:	f243 330e 	movw	r3, #13070	; 0x330e
 8005f84:	63a0      	str	r0, [r4, #56]	; 0x38
 8005f86:	8003      	strh	r3, [r0, #0]
 8005f88:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8005f8c:	8043      	strh	r3, [r0, #2]
 8005f8e:	f241 2334 	movw	r3, #4660	; 0x1234
 8005f92:	8083      	strh	r3, [r0, #4]
 8005f94:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8005f98:	80c3      	strh	r3, [r0, #6]
 8005f9a:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8005f9e:	8103      	strh	r3, [r0, #8]
 8005fa0:	2305      	movs	r3, #5
 8005fa2:	8143      	strh	r3, [r0, #10]
 8005fa4:	230b      	movs	r3, #11
 8005fa6:	8183      	strh	r3, [r0, #12]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	2300      	movs	r3, #0
 8005fac:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005fb0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005fb2:	480a      	ldr	r0, [pc, #40]	; (8005fdc <rand+0x6c>)
 8005fb4:	690a      	ldr	r2, [r1, #16]
 8005fb6:	694b      	ldr	r3, [r1, #20]
 8005fb8:	4c09      	ldr	r4, [pc, #36]	; (8005fe0 <rand+0x70>)
 8005fba:	4350      	muls	r0, r2
 8005fbc:	fb04 0003 	mla	r0, r4, r3, r0
 8005fc0:	fba2 2304 	umull	r2, r3, r2, r4
 8005fc4:	3201      	adds	r2, #1
 8005fc6:	4403      	add	r3, r0
 8005fc8:	f143 0300 	adc.w	r3, r3, #0
 8005fcc:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8005fd0:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8005fd4:	bd10      	pop	{r4, pc}
 8005fd6:	bf00      	nop
 8005fd8:	20000050 	.word	0x20000050
 8005fdc:	5851f42d 	.word	0x5851f42d
 8005fe0:	4c957f2d 	.word	0x4c957f2d

08005fe4 <malloc>:
 8005fe4:	4b02      	ldr	r3, [pc, #8]	; (8005ff0 <malloc+0xc>)
 8005fe6:	4601      	mov	r1, r0
 8005fe8:	6818      	ldr	r0, [r3, #0]
 8005fea:	f000 b803 	b.w	8005ff4 <_malloc_r>
 8005fee:	bf00      	nop
 8005ff0:	20000050 	.word	0x20000050

08005ff4 <_malloc_r>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	1ccd      	adds	r5, r1, #3
 8005ff8:	f025 0503 	bic.w	r5, r5, #3
 8005ffc:	3508      	adds	r5, #8
 8005ffe:	2d0c      	cmp	r5, #12
 8006000:	bf38      	it	cc
 8006002:	250c      	movcc	r5, #12
 8006004:	2d00      	cmp	r5, #0
 8006006:	4606      	mov	r6, r0
 8006008:	db01      	blt.n	800600e <_malloc_r+0x1a>
 800600a:	42a9      	cmp	r1, r5
 800600c:	d903      	bls.n	8006016 <_malloc_r+0x22>
 800600e:	230c      	movs	r3, #12
 8006010:	6033      	str	r3, [r6, #0]
 8006012:	2000      	movs	r0, #0
 8006014:	bd70      	pop	{r4, r5, r6, pc}
 8006016:	f000 f85b 	bl	80060d0 <__malloc_lock>
 800601a:	4a23      	ldr	r2, [pc, #140]	; (80060a8 <_malloc_r+0xb4>)
 800601c:	6814      	ldr	r4, [r2, #0]
 800601e:	4621      	mov	r1, r4
 8006020:	b991      	cbnz	r1, 8006048 <_malloc_r+0x54>
 8006022:	4c22      	ldr	r4, [pc, #136]	; (80060ac <_malloc_r+0xb8>)
 8006024:	6823      	ldr	r3, [r4, #0]
 8006026:	b91b      	cbnz	r3, 8006030 <_malloc_r+0x3c>
 8006028:	4630      	mov	r0, r6
 800602a:	f000 f841 	bl	80060b0 <_sbrk_r>
 800602e:	6020      	str	r0, [r4, #0]
 8006030:	4629      	mov	r1, r5
 8006032:	4630      	mov	r0, r6
 8006034:	f000 f83c 	bl	80060b0 <_sbrk_r>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d126      	bne.n	800608a <_malloc_r+0x96>
 800603c:	230c      	movs	r3, #12
 800603e:	6033      	str	r3, [r6, #0]
 8006040:	4630      	mov	r0, r6
 8006042:	f000 f846 	bl	80060d2 <__malloc_unlock>
 8006046:	e7e4      	b.n	8006012 <_malloc_r+0x1e>
 8006048:	680b      	ldr	r3, [r1, #0]
 800604a:	1b5b      	subs	r3, r3, r5
 800604c:	d41a      	bmi.n	8006084 <_malloc_r+0x90>
 800604e:	2b0b      	cmp	r3, #11
 8006050:	d90f      	bls.n	8006072 <_malloc_r+0x7e>
 8006052:	600b      	str	r3, [r1, #0]
 8006054:	50cd      	str	r5, [r1, r3]
 8006056:	18cc      	adds	r4, r1, r3
 8006058:	4630      	mov	r0, r6
 800605a:	f000 f83a 	bl	80060d2 <__malloc_unlock>
 800605e:	f104 000b 	add.w	r0, r4, #11
 8006062:	1d23      	adds	r3, r4, #4
 8006064:	f020 0007 	bic.w	r0, r0, #7
 8006068:	1ac3      	subs	r3, r0, r3
 800606a:	d01b      	beq.n	80060a4 <_malloc_r+0xb0>
 800606c:	425a      	negs	r2, r3
 800606e:	50e2      	str	r2, [r4, r3]
 8006070:	bd70      	pop	{r4, r5, r6, pc}
 8006072:	428c      	cmp	r4, r1
 8006074:	bf0d      	iteet	eq
 8006076:	6863      	ldreq	r3, [r4, #4]
 8006078:	684b      	ldrne	r3, [r1, #4]
 800607a:	6063      	strne	r3, [r4, #4]
 800607c:	6013      	streq	r3, [r2, #0]
 800607e:	bf18      	it	ne
 8006080:	460c      	movne	r4, r1
 8006082:	e7e9      	b.n	8006058 <_malloc_r+0x64>
 8006084:	460c      	mov	r4, r1
 8006086:	6849      	ldr	r1, [r1, #4]
 8006088:	e7ca      	b.n	8006020 <_malloc_r+0x2c>
 800608a:	1cc4      	adds	r4, r0, #3
 800608c:	f024 0403 	bic.w	r4, r4, #3
 8006090:	42a0      	cmp	r0, r4
 8006092:	d005      	beq.n	80060a0 <_malloc_r+0xac>
 8006094:	1a21      	subs	r1, r4, r0
 8006096:	4630      	mov	r0, r6
 8006098:	f000 f80a 	bl	80060b0 <_sbrk_r>
 800609c:	3001      	adds	r0, #1
 800609e:	d0cd      	beq.n	800603c <_malloc_r+0x48>
 80060a0:	6025      	str	r5, [r4, #0]
 80060a2:	e7d9      	b.n	8006058 <_malloc_r+0x64>
 80060a4:	bd70      	pop	{r4, r5, r6, pc}
 80060a6:	bf00      	nop
 80060a8:	20003e4c 	.word	0x20003e4c
 80060ac:	20003e50 	.word	0x20003e50

080060b0 <_sbrk_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4c06      	ldr	r4, [pc, #24]	; (80060cc <_sbrk_r+0x1c>)
 80060b4:	2300      	movs	r3, #0
 80060b6:	4605      	mov	r5, r0
 80060b8:	4608      	mov	r0, r1
 80060ba:	6023      	str	r3, [r4, #0]
 80060bc:	f000 f80a 	bl	80060d4 <_sbrk>
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	d102      	bne.n	80060ca <_sbrk_r+0x1a>
 80060c4:	6823      	ldr	r3, [r4, #0]
 80060c6:	b103      	cbz	r3, 80060ca <_sbrk_r+0x1a>
 80060c8:	602b      	str	r3, [r5, #0]
 80060ca:	bd38      	pop	{r3, r4, r5, pc}
 80060cc:	200040cc 	.word	0x200040cc

080060d0 <__malloc_lock>:
 80060d0:	4770      	bx	lr

080060d2 <__malloc_unlock>:
 80060d2:	4770      	bx	lr

080060d4 <_sbrk>:
 80060d4:	4b04      	ldr	r3, [pc, #16]	; (80060e8 <_sbrk+0x14>)
 80060d6:	6819      	ldr	r1, [r3, #0]
 80060d8:	4602      	mov	r2, r0
 80060da:	b909      	cbnz	r1, 80060e0 <_sbrk+0xc>
 80060dc:	4903      	ldr	r1, [pc, #12]	; (80060ec <_sbrk+0x18>)
 80060de:	6019      	str	r1, [r3, #0]
 80060e0:	6818      	ldr	r0, [r3, #0]
 80060e2:	4402      	add	r2, r0
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	4770      	bx	lr
 80060e8:	20003e54 	.word	0x20003e54
 80060ec:	200040d0 	.word	0x200040d0

080060f0 <_init>:
 80060f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f2:	bf00      	nop
 80060f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060f6:	bc08      	pop	{r3}
 80060f8:	469e      	mov	lr, r3
 80060fa:	4770      	bx	lr

080060fc <_fini>:
 80060fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fe:	bf00      	nop
 8006100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006102:	bc08      	pop	{r3}
 8006104:	469e      	mov	lr, r3
 8006106:	4770      	bx	lr
