<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - bit_mapping.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../bit_mapping.vhd" target="rtwreport_document_frame" id="linkToText_plain">bit_mapping.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\4-Mapping\altera_files\hdlsrc\bit_mapping_model\bit_mapping.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-01-31 18:10:16</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 3</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 3</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        3</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- inphase                       ce_out        3</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- quadrature                    ce_out        3</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Module: bit_mapping</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Source Path: bit_mapping_model/bit_mapping</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a><span class="KW">USE</span> work.bit_mapping_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a><span class="KW">ENTITY</span> bit_mapping <span class="KW">IS</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        input_sequence_0                  :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- boolean</span>
</span><span><a class="LN" id="48">   48   </a>        input_sequence_1                  :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- boolean</span>
</span><span><a class="LN" id="49">   49   </a>        input_sequence_2                  :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- boolean</span>
</span><span><a class="LN" id="50">   50   </a>        amplitude                         :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="51">   51   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="52">   52   </a>        inphase                           :   <span class="KW">OUT</span>   std_logic_vector(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En27</span>
</span><span><a class="LN" id="53">   53   </a>        quadrature                        :   <span class="KW">OUT</span>   std_logic_vector(32 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix33_En27</span>
</span><span><a class="LN" id="54">   54   </a>        );
</span><span><a class="LN" id="55">   55   </a><span class="KW">END</span> bit_mapping;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> bit_mapping <span class="KW">IS</span>
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">COMPONENT</span> angle_selector
</span><span><a class="LN" id="62">   62   </a>    <span class="KW">PORT</span>( input_sequence                  :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- boolean [3]</span>
</span><span><a class="LN" id="63">   63   </a>          phase                           :   <span class="KW">OUT</span>   std_logic_vector(22 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix23_En14</span>
</span><span><a class="LN" id="64">   64   </a>          );
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">COMPONENT</span> Cosine_HDL_Optimized
</span><span><a class="LN" id="68">   68   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="69">   69   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="70">   70   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          u                               :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En14</span>
</span><span><a class="LN" id="72">   72   </a>          x                               :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="73">   73   </a>          y                               :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="74">   74   </a>          );
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : angle_selector
</span><span><a class="LN" id="79">   79   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.angle_selector(rtl);
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Cosine_HDL_Optimized
</span><span><a class="LN" id="82">   82   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Cosine_HDL_Optimized(rtl);
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> input_sequence                   : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- boolean [3]</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> phase                            : std_logic_vector(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> phase_unsigned                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23_En14</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> Divide_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En14</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> Sine                             : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> Cosine                           : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> Cosine_signed                    : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Cosine_1                         : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> amplitude_signed                 : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16 [2]</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> reduced_reg_next                 : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En12 [2]</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> amplitude_1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> Product_out1                     : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En27</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">SIGNAL</span> Product_out1_1                   : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En27</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> Sine_signed                      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> Sine_1                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> Product1_out1                    : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En27</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> Product1_out1_1                  : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En27</span>
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model('bit_mapping_model:18')" name="code2model">  109   </a>  u_angle_selector : angle_selector
</span><span><a class="LN" id="110" href="matlab:coder.internal.code2model('bit_mapping_model:18')" name="code2model">  110   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( input_sequence =&gt; input_sequence,  <span class="CT">-- boolean [3]</span>
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model('bit_mapping_model:18')" name="code2model">  111   </a>              phase =&gt; phase  <span class="CT">-- ufix23_En14</span>
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('bit_mapping_model:18')" name="code2model">  112   </a>              );
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  114   </a>  u_Cosine_HDL_Optimized : Cosine_HDL_Optimized
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  115   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  116   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  117   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  118   </a>              u =&gt; std_logic_vector(Divide_out1),  <span class="CT">-- sfix16_En14</span>
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  119   </a>              x =&gt; Sine,  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  120   </a>              y =&gt; Cosine  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('bit_mapping_model:21')" name="code2model">  121   </a>              );
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123">  123   </a>  input_sequence(0) &lt;= input_sequence_0;
</span><span><a class="LN" id="124">  124   </a>  input_sequence(1) &lt;= input_sequence_1;
</span><span><a class="LN" id="125">  125   </a>  input_sequence(2) &lt;= input_sequence_2;
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  phase_unsigned &lt;= unsigned(phase);
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('bit_mapping_model:26')" name="code2model">  129   </a>  Constant_out1 &lt;= to_unsigned(16#168#, 9);
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  131   </a>  Divide_output : <span class="KW">PROCESS</span> (Constant_out1, phase_unsigned)
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  132   </a>    <span class="KW">VARIABLE</span> c : unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  133   </a>    <span class="KW">VARIABLE</span> div_temp : unsigned(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  134   </a>    <span class="KW">VARIABLE</span> cast : unsigned(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  135   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  136   </a>    div_temp := to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  137   </a>    cast := to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  138   </a>    <span class="KW">IF</span> Constant_out1 = to_unsigned(16#000#, 9) <span class="KW">THEN</span>
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  139   </a>      c := to_unsigned(16#7FFFFF#, 23);
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  140   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  141   </a>      cast := resize(phase_unsigned, 24);
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  142   </a>      div_temp := cast / Constant_out1;
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  143   </a>      <span class="KW">IF</span> div_temp(23) /= '0' <span class="KW">THEN</span>
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  144   </a>        c := <font color="#1122ff">&quot;11111111111111111111111&quot;</font>;
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  145   </a>      <span class="KW">ELSE</span>
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  146   </a>        c := div_temp(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  147   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  148   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  149   </a>    <span class="KW">IF</span> c(22 <span class="KW">DOWNTO</span> 15) /= <font color="#1122ff">&quot;00000000&quot;</font> <span class="KW">THEN</span>
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  150   </a>      Divide_out1 &lt;= X<font color="#1122ff">&quot;7FFF&quot;</font>;
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  151   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  152   </a>      Divide_out1 &lt;= signed(c(15 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  153   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('bit_mapping_model:25')" name="code2model">  154   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Divide_output;
</span><span><a class="LN" id="155">  155   </a>
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157">  157   </a>  Cosine_signed &lt;= signed(Cosine);
</span><span><a class="LN" id="158">  158   </a>
</span><span><a class="LN" id="159">  159   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161">  161   </a>  HwModeRegister_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="163">  163   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="164">  164   </a>      Cosine_1 &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" id="165">  165   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="166">  166   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="167">  167   </a>        Cosine_1 &lt;= Cosine_signed;
</span><span><a class="LN" id="168">  168   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="169">  169   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister_process;
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173">  173   </a>  amplitude_signed &lt;= signed(amplitude);
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175">  175   </a>  reduced_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="177">  177   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="178">  178   </a>      reduced_reg(0) &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="179">  179   </a>      reduced_reg(1) &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="180">  180   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="181">  181   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="182">  182   </a>        reduced_reg(0) &lt;= reduced_reg_next(0);
</span><span><a class="LN" id="183">  183   </a>        reduced_reg(1) &lt;= reduced_reg_next(1);
</span><span><a class="LN" id="184">  184   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="185">  185   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  amplitude_1 &lt;= reduced_reg(1);
</span><span><a class="LN" id="189">  189   </a>  reduced_reg_next(0) &lt;= amplitude_signed;
</span><span><a class="LN" id="190">  190   </a>  reduced_reg_next(1) &lt;= reduced_reg(0);
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('bit_mapping_model:23')" name="code2model">  192   </a>  Product_out1 &lt;= Cosine_1 * amplitude_1;
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="196">  196   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="197">  197   </a>      Product_out1_1 &lt;= to_signed(0, 33);
</span><span><a class="LN" id="198">  198   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="199">  199   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200">  200   </a>        Product_out1_1 &lt;= Product_out1;
</span><span><a class="LN" id="201">  201   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="202">  202   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="204">  204   </a>
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  inphase &lt;= std_logic_vector(Product_out1_1);
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>  Sine_signed &lt;= signed(Sine);
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  HwModeRegister2_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="212">  212   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="213">  213   </a>      Sine_1 &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" id="214">  214   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="215">  215   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="216">  216   </a>        Sine_1 &lt;= Sine_signed;
</span><span><a class="LN" id="217">  217   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="218">  218   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister2_process;
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222" href="matlab:coder.internal.code2model('bit_mapping_model:24')" name="code2model">  222   </a>  Product1_out1 &lt;= Sine_1 * amplitude_1;
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224">  224   </a>  PipelineRegister1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="226">  226   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="227">  227   </a>      Product1_out1_1 &lt;= to_signed(0, 33);
</span><span><a class="LN" id="228">  228   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="229">  229   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="230">  230   </a>        Product1_out1_1 &lt;= Product1_out1;
</span><span><a class="LN" id="231">  231   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="232">  232   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister1_process;
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235">  235   </a>
</span><span><a class="LN" id="236">  236   </a>  quadrature &lt;= std_logic_vector(Product1_out1_1);
</span><span><a class="LN" id="237">  237   </a>
</span><span><a class="LN" id="238">  238   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="239">  239   </a>
</span><span><a class="LN" id="240">  240   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
