procsPerNode  = 8
issue4        = 4
IL1CacheLowerLevel = "IL1L2Bus IL1L2Bus shared"
DL1CacheLowerLevel = "DL1L2Bus DL1L2Bus shared"
	
cpucore[0:$(procsPerNode)-1] = 'issue4X'
	
##############################
# SYSTEM                     #
##############################

enableICache   = true
NoMigration    = true
tech           = 0.065
pageSize       = 4096
fetchPolicy    = 'outorder'
issueWrongPath = false
technology     = 'techParam4X'

###############################
# clock-panalyzer input       #
###############################

[techParam4X]
clockTreeStyle  = 1             # 1 for Htree or 2 for balHtree
tech            = 65            # nm
frequency       = 4e9           # Hz
skewBudget      = 20            # in ps 
areaOfChip      = 400           # in mm^2
loadInClockNode = 20            # in pF
optimalNumberOfBuffer = 3

[issue4X]
smtContexts     = 4
frequency       = 4e9 
inorder         = false
fetchWidth      = $(issue4)
instQueueSize   = $(issue4) * 3
issueWidth      = $(issue4)
retireWidth     = $(issue4)
decodeDelay     = 1
renameDelay     = 1
regFileDelay    = 2   # 14 cycles branch penalty
maxBranches     = 12*$(issue4)/2
bb4Cycle        = 1
maxIRequests    = 4 
interClusterLat = 1
cluster[0]      = 'IntCluster2x'
cluster[1]      = 'FPCluster2x'
stForwardDelay  = 2  
maxLoads        = 24 
maxStores       = 24
robSize         = 96
intRegs         = 96
fpRegs          = 96
bpred           = 'HybridBPred2x'
dtlb            = 'FXDTLBFat'
itlb            = 'FXITLBFat'
dataSource      = "DL1Cache2x DL1"
instrSource     = "IL1Cache2x IL1"
OSType          = 'dummy'

[IntCluster2x]
winSize         = 16 * $(issue4) / 2
recycleAt       = 'Issue'
schedNumPorts   = $(issue4)
schedPortOccp   = 1
wakeUpNumPorts  = $(issue4)
wakeUpPortOccp  = 1
wakeupDelay     = 0
schedDelay      = 1 
iStoreLat       = 1
iStoreUnit      = 'LDSTUnitFat'
iLoadLat        = 1
iLoadUnit       = 'LDSTUnitFat'
iALULat         = 1
iALUUnit        = 'ALUnitFat'
iBJLat          = 1
iBJUnit         = 'BJUnitFat'
iDivLat         = 10
iDivUnit        = 'IntMultDivUnitFat'
iMultLat        = 4
iMultUnit       = 'IntMultDivUnitFat'


[FPCluster2x]
winSize         = 16 * $(issue4) / 2
recycleAt       = 'Issue'
schedNumPorts   = $(issue4)
schedPortOccp   = 1
wakeUpNumPorts  = $(issue4)
wakeUpPortOccp  = 1
wakeupDelay     = 0
schedDelay      = 1 
fpALULat        = 3
fpALUUnit       = 'FPUnitFat'
fpMultLat       = 12
fpMultUnit      = 'FPMultDivUnitFat'
fpDivLat        = 64
fpDivUnit       = 'FPMultDivUnitFat'

[LDSTUnitFat]
Num = $(issue4)
Occ = 1

[ALUnitFat]
Num = $(issue4)
Occ = 1

[FPUnitFat]
Num = $(issue4)/2
Occ = 1

[BJUnitFat]
Num = $(issue4)/2
Occ = 1

[IntMultDivUnitFat]
Num = $(issue4)/2
Occ = 1

[FPMultDivUnitFat]
Num = $(issue4)/2
Occ = 1

[HybridBPred2x]
type		= "Hybrid"
BTACDelay      	= 0
gHistSize       = 13    # GHR length
lHistSize       = 11    # BHR length
bhtSize         = 2048  # Number of BHRs
mSize           = 4096*2  # Size of meta predictor
lBits           = 3     # Number of bits in each SAg PHT entry
gBits           = 2     # Number of bits in each GAg PHT entry
mBits           = 2     # Number of bits in each Meta PHT entry
btbSize        	= 4096  # BTB Size
btbBsize       	= 4     # BTB block size
btbAssoc       	= 8     # BTB associativity
btbHistory     	= 0     # ?
btbReplPolicy  	= 'LRU' # BTB replacement policy
rasSize        	= 32    # RAS size 


[FXDTLBFat]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'

[FXITLBFat]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'

##############################
# MEMORY SUBSYSTEM           #
##############################

# instruction source
[IL1Cache2x]
deviceType    = 'icache'
size          = 32*1024
assoc         = 1
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 1
portOccp      = 1
hitDelay      = 0
missDelay     = 0               # this number is added to the hitDelay
MSHR          = "iMSHRFat"
lowerLevel    = "$(IL1CacheLowerLevel)"

[iMSHRFat]
type = 'single'
size = 16
bsize = 64

# data source
[DL1Cache2x]
deviceType    = 'smpcache'
size          = 32*1024
assoc         = 4 
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
protocol      = 'MESI'
numPorts      = 2               # one for L1, one for snooping
portOccp      = 1 
hitDelay      = 1
missDelay     = 1
displNotify   = false
MSHR          = "dMSHRFat"
lowerLevel    = "$(DL1CacheLowerLevel)"

[dMSHRFat]
type = 'single'
size = 32
bsize = 64
[IL1L2Bus]
deviceType  = 'bus'
numPorts    = 1
portOccp    = 1 
delay       = 1
lowerLevel  = "L1L2Bus L1L2Bus shared"
isMemoryBus = false

[DL1L2Bus]
deviceType = 'systembus'
numPorts   = 1   # broadcast port (dedicated ack bus)
portOccp   = 1   
delay      = 1   # a small delay
addressDelay = 2  # was 5
snoopDelay   = 1  # was 3
dataDelay  = 2 # dataDelay is also used as dataPort occ  
numDataPorts = 2 # Total data bandwidth will be 256GB/s at 4GHz
lowerLevel = "L1L2Bus L1L2Bus shared"
isMemoryBus = false

[L1L2Bus]
deviceType = 'bus'
numPorts   = 1
portOccp   = 1
delay      = 1
lowerLevel = "L2Cache L2Cache shared"
isMemoryBus = false

[L2Cache]
deviceType    	= 'cache'
size          	= 8*1024*1024
assoc         	= 8
bsize         	= 64
writePolicy   	= 'WB'
replPolicy    	= 'LRU'
numPorts      	= 0
portOccp      	= 1
nBanks		= 8
bankNumPorts    = 1
bankPortOccp	= 1
hitDelay      	= 4   # @22nm SRAM
missDelay     	= 1   # @22nm SRAM
displNotify     = false
inclusive       = false 
MSHR            = 'L2MSHR'
lowerLevel      = "MemoryBus MemoryBus shared"

[L2MSHR]
type		= 'single' 
size 		= 64
bsize 		= 64

[MemoryBus]
#DDR-1600 (11-11-11) sg125, 2Gb DDR3 SDRAM: MT41J128M16HA-125 x8
#from Yanwei Song
deviceType      = 'bus'
numPorts        = 1
portOccp        = 8             # useless 4 or 2   # 64GB/s  or 128GB/s
delay           = 8             # useless
lowerLevel      = "Memory Memory"
isMemoryBus     = true
multiplier      = 5            # DDR3 running 800MHz
numCores        = 8
numChannels     = 4
numRanks        = 2             # Number of ranks
numBanks        = 8             # Number of banks
pageSize        = 8192          # DRAM page size, use 1KB x 8 (chips per rank)
# row(15)|bank(3)|rank(1)|chan(1)|page(13) = 33 bits > 32 bits
queueSize       = 64            # DRAM queue size
VDD     = 1500 #mV
VDDMAX  = 1575 #mV
IDD0    = 42
IDD2P0  = 12
IDD2P1  = 15
IDD2N   = 23
IDD3P   = 22
IDD3N   = 35
IDD4R   = 100
IDD4W   = 103
IDD5    = 112
numChipsPerRank = 8 # for DDR3-1600 x8 configurations
cycleTime   = 1250 #ps
tRTRS              = 2 #1          # NOT FOUND: Rank-to-rank switching time
tOST               = 1             # NOT FOUND: Output switching time
tRCD               = 11 #5         # Activate to read, in DRAM cycles
tCL                = 11 #5         # Read to data bus valid, in DRAM cycles
tWL                = 8 #4          # Write to data bus valid, in DRAM cycles
tCCD               = 4             # CAS to CAS, in DRAM cycles
tWTR               = 6 #3          # Write to read, in DRAM cycles (ref. from last data-in pair)
tWR                = 12 #6         # Internal write to precharge, in DRAM cycles (ref. from last data-in pair)
tRTP               = 6 #3          # Internal read to precharge, in DRAM cycles
tRP                = 11 #5         # Precharge to activate, in DRAM cycles
tRRD               = 5 #3          # Activate to activate (different banks), in DRAM cycles
tRAS               = 28 #18        # Activate to precharge, in DRAM cycles
tRC                = 39 #22        # Activate to activate (same bank), in DRAM cycles
BL                 = 8             # Burst length
#TC of 0°C to 95°C
#       64ms, 8192 cycle refresh at 0°C to 85°C
#       32ms, 8192 cycle refresh at 85°C to 95°C
tREFI              = 6240          # Refresh Interval (7.8us @85C)
tRFC               = 128 #240      # Refresh Cycle (300ns @85C)
# from http://www.micron.com/~/media/Documents/Products/Data%20Sheet/DRAM/2Gb_DDR3_SDRAM.pdf
tCPDED             = 1             # Command pass disable delay
tPD                = 4             # NOT FOUND: Entering to exiting powerdown mode
tXP                = 5             # CKE to non-DLL command
tXPDLL             = 20            # CKE to DLL command (READ)
tFAW               = 24            # x4,x8:24, x16:32
useRL              = false         # Should the RL controller be used ?

[Memory]
deviceType    = 'niceCache'
size          = 1024
assoc         = 16
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 16
portOccp      = 1
hitDelay      = 320
missDelay     = 320
MSHR          = 'NoMSHR'
lowerLevel    = 'voidDevice' 
nBanks          = 1
bankNumPorts    = 1
bankPortOccp    = 32 

[NoMSHR]
type = 'none'
size = 128
bsize = 64

[voidDevice]
deviceType    = 'void'


