date tue nov gmt server ncsa last modified wed aug gmt content type text html content length rutgers cam project rutgers cam project rutgers cam memory architecture uses concepts associative processing overcome shortcomings conventional von neumann architecture dealing compute bound applications involving massive amounts data architecture provides hardware support data parallel reduction broadcast parallel prefix suffix operations within memory architecture dram compatible cam architecture particularly appropriate applications require simple operations e g counting matching etc large amounts data designed replace memory processor conventional computer dual cache ameliorates performance bottleneck imposed processor memory bus moving processing across memory cam emulate existing memory functions run existing software unchanged furthermore software upgraded incrementally statement statement basis use associative functions cam applies associative processing model placing many word width low performance processors memory word width hardware designed cam provides significant speedup reduces software complexity compared approaches using single bit data paths addition cam supports extended precision functions data wider hardware allowing arbitrary precision cam operations execute minimal slowdown approach produce significant speed even memory processors run memory speed cam architecture provide giga ops single chip replaces dram significantly increases system peak performance scales memory size graphic illustrates architecture rutgers cam replaces dram chips otherwise conventional architecture half area cam chip dram half processing elements processing elements provide enormously high parallelism whenever applicable otherwise cam chip acts ordinary memory personel saul levy levy cs rutgers edu josh hall josh cs rutgers edu smith dsmith cs rutgers edu keith miyake kmiyake cs rutgers edu chung hsing hsu chunghsu cs rutgers edu work supported arpa nasa nag online publications j storrs hall fornax usenix vhll april fornax high level programming language developing ameliorate difficulties programming unconventional architecture cam parallel machines j storrs hall smith database mining matching rutgers cam nd associative processing applications workshop syracuse university july j storrs hall smith keith miyake collective functions rutgers cam associative processing applications workshop syracuse university july donald e smith j storrs hall keith m miyake rutgers cam chip architecture technical report lcsr tr department computer science rutgers university donald e smith keith m miyake j storrs hall greedy rescheduling assembler cam department computer science rutgers university keith m miyake donald e smith circuit design tool user manual technical report lcsr tr department computer science rutgers university