From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Sleigh-InSPECtor <sleighinspector@outlook.com>
Date: Thu, 16 May 2024 11:33:27 +0930
Subject: [PATCH] 6520: x86: Fix overlap issue with INCSS/RDSSP

---
 Ghidra/Processors/x86/data/languages/cet.sinc | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/Ghidra/Processors/x86/data/languages/cet.sinc b/Ghidra/Processors/x86/data/languages/cet.sinc
index ea707de8d5..2d5d9aefd9 100644
--- a/Ghidra/Processors/x86/data/languages/cet.sinc
+++ b/Ghidra/Processors/x86/data/languages/cet.sinc
@@ -12,7 +12,7 @@ define pcodeop ShadowStackPush4B;
 define pcodeop ShadowStackLoad8B;
 define pcodeop ShadowStackLoad4B;
 
-:INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
+:INCSSPD r32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
     SSP = SSP + zext(4 * r32:1);
 }
 @ifdef IA64
@@ -21,7 +21,7 @@ define pcodeop ShadowStackLoad4B;
 }
 @endif
 
-:RDSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
+:RDSSPD r32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
     r32 = SSP:4;
 }
 @ifdef IA64
-- 
2.45.1

