// Seed: 1518106835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 ();
  assign id_1 = 1;
  supply1 id_2 = {id_1{1}};
  wand id_3;
  module_0(
      id_3, id_2, id_2, id_1
  );
  assign id_2 = id_3;
endmodule
module module_2 (
    output uwire id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7
);
  assign id_0 = 1;
  wire id_9;
endmodule
module module_3 (
    output tri0 id_0
    , id_13,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    input supply0 id_10,
    input wand id_11
);
  always @((1)) begin
    id_13 = id_7;
  end
  module_2(
      id_0, id_0, id_8, id_5, id_11, id_13, id_7, id_13
  );
endmodule
