

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Mon Oct  6 00:17:21 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55286|    55286|  0.553 ms|  0.553 ms|  55287|  55287|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_stencil3d_Pipeline_height_bound_row_fu_89                 |stencil3d_Pipeline_height_bound_row                |       34|       34|   0.340 us|   0.340 us|     34|     34|       no|
        |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103  |stencil3d_Pipeline_col_bound_height_col_bound_row  |     1922|     1922|  19.220 us|  19.220 us|   1922|   1922|       no|
        |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115  |stencil3d_Pipeline_row_bound_height_row_bound_col  |     1802|     1802|  18.020 us|  18.020 us|   1802|   1802|       no|
        |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127   |stencil3d_Pipeline_loop_height_loop_col_loop_row   |    50404|    50404|   0.504 ms|   0.504 ms|  50404|  50404|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col  |     1152|     1152|        36|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %orig_0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %orig_1"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sol_0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sol_1"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%store_ln15 = store i6 0, i6 %j" [stencil.c:15]   --->   Operation 21 'store' 'store_ln15' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [stencil.c:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j"   --->   Operation 23 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln15 = icmp_eq  i6 %j_1, i6 32" [stencil.c:15]   --->   Operation 24 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "%add_ln15 = add i6 %j_1, i6 1" [stencil.c:15]   --->   Operation 26 'add' 'add_ln15' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %height_bound_row.split, void %for.inc53.preheader" [stencil.c:15]   --->   Operation 27 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_24 = trunc i6 %j_1"   --->   Operation 28 'trunc' 'empty_24' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_24, i4 0"   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_height_bound_row, i9 %tmp_s, i64 %orig_0, i64 %sol_0, i9 %tmp_s, i64 %orig_1, i64 %sol_1"   --->   Operation 30 'call' 'call_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln15 = store i6 %add_ln15, i6 %j" [stencil.c:15]   --->   Operation 31 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.84>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_col_bound_height_col_bound_row, i64 %sol_0, i64 %orig_0, i64 %orig_1, i64 %sol_1"   --->   Operation 32 'call' 'call_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [stencil.c:11]   --->   Operation 33 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_height_bound_row, i9 %tmp_s, i64 %orig_0, i64 %sol_0, i9 %tmp_s, i64 %orig_1, i64 %sol_1"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [stencil.c:15]   --->   Operation 35 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_col_bound_height_col_bound_row, i64 %sol_0, i64 %orig_0, i64 %orig_1, i64 %sol_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_row_bound_height_row_bound_col, i64 %sol_0, i64 %orig_0, i64 %orig_1, i64 %sol_1"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.14>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_row_bound_height_row_bound_col, i64 %sol_0, i64 %orig_0, i64 %orig_1, i64 %sol_1"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 0" [stencil.c:46]   --->   Operation 39 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 1" [stencil.c:47]   --->   Operation 40 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (1.14ns)   --->   "%C_load = load i1 %C_addr" [stencil.c:46]   --->   Operation 41 'load' 'C_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 42 [2/2] (1.14ns)   --->   "%C_load_1 = load i1 %C_addr_1" [stencil.c:47]   --->   Operation 42 'load' 'C_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 5> <Delay = 1.14>
ST_7 : Operation 43 [1/2] (1.14ns)   --->   "%C_load = load i1 %C_addr" [stencil.c:46]   --->   Operation 43 'load' 'C_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 44 [1/2] (1.14ns)   --->   "%C_load_1 = load i1 %C_addr_1" [stencil.c:47]   --->   Operation 44 'load' 'C_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln46 = call void @stencil3d_Pipeline_loop_height_loop_col_loop_row, i64 %sol_0, i64 %orig_0, i64 %orig_1, i32 %C_load, i32 %C_load_1, i64 %sol_1" [stencil.c:46]   --->   Operation 45 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln46 = call void @stencil3d_Pipeline_loop_height_loop_col_loop_row, i64 %sol_0, i64 %orig_0, i64 %orig_1, i32 %C_load, i32 %C_load_1, i64 %sol_1" [stencil.c:46]   --->   Operation 46 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [stencil.c:52]   --->   Operation 47 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sol_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 011100000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
store_ln15        (store            ) [ 000000000]
br_ln15           (br               ) [ 000000000]
j_1               (load             ) [ 000000000]
icmp_ln15         (icmp             ) [ 001100000]
empty             (speclooptripcount) [ 000000000]
add_ln15          (add              ) [ 000000000]
br_ln15           (br               ) [ 000000000]
empty_24          (trunc            ) [ 000000000]
tmp_s             (bitconcatenate   ) [ 000100000]
store_ln15        (store            ) [ 000000000]
specloopname_ln11 (specloopname     ) [ 000000000]
call_ln0          (call             ) [ 000000000]
br_ln15           (br               ) [ 000000000]
call_ln0          (call             ) [ 000000000]
call_ln0          (call             ) [ 000000000]
C_addr            (getelementptr    ) [ 000000010]
C_addr_1          (getelementptr    ) [ 000000010]
C_load            (load             ) [ 000000001]
C_load_1          (load             ) [ 000000001]
call_ln46         (call             ) [ 000000000]
ret_ln52          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="orig_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sol_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sol_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_height_bound_row"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_col_bound_height_col_bound_row"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_row_bound_height_row_bound_col"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_loop_height_loop_col_loop_row"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="C_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="C_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
<pin id="86" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/6 C_load_1/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_stencil3d_Pipeline_height_bound_row_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="9" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="0"/>
<pin id="93" dir="0" index="3" bw="64" slack="0"/>
<pin id="94" dir="0" index="4" bw="9" slack="0"/>
<pin id="95" dir="0" index="5" bw="64" slack="0"/>
<pin id="96" dir="0" index="6" bw="64" slack="0"/>
<pin id="97" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="0"/>
<pin id="107" dir="0" index="3" bw="64" slack="0"/>
<pin id="108" dir="0" index="4" bw="64" slack="0"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="64" slack="0"/>
<pin id="119" dir="0" index="3" bw="64" slack="0"/>
<pin id="120" dir="0" index="4" bw="64" slack="0"/>
<pin id="121" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="0" index="3" bw="64" slack="0"/>
<pin id="132" dir="0" index="4" bw="32" slack="0"/>
<pin id="133" dir="0" index="5" bw="32" slack="0"/>
<pin id="134" dir="0" index="6" bw="64" slack="0"/>
<pin id="135" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln15_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="1"/>
<pin id="150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln15_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln15_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_24_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln15_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="j_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_s_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="1"/>
<pin id="194" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="198" class="1005" name="C_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="C_addr_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="C_load_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="C_load_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="52" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="52" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="87"><net_src comp="62" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="89" pin=5"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="89" pin=6"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="78" pin="7"/><net_sink comp="127" pin=4"/></net>

<net id="141"><net_src comp="78" pin="3"/><net_sink comp="127" pin=5"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="127" pin=6"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="176"><net_src comp="167" pin="3"/><net_sink comp="89" pin=4"/></net>

<net id="181"><net_src comp="157" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="58" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="195"><net_src comp="167" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="201"><net_src comp="62" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="206"><net_src comp="70" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="211"><net_src comp="78" pin="7"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="216"><net_src comp="78" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="127" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol_0 | {2 3 4 5 6 7 8 }
	Port: sol_1 | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: stencil3d : C | {6 7 }
	Port: stencil3d : orig_0 | {2 3 4 5 6 7 8 }
	Port: stencil3d : orig_1 | {2 3 4 5 6 7 8 }
	Port: stencil3d : sol_0 | {2 3 4 5 6 7 8 }
	Port: stencil3d : sol_1 | {2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		store_ln15 : 1
	State 2
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		empty_24 : 1
		tmp_s : 2
		call_ln0 : 3
		store_ln15 : 2
	State 3
	State 4
	State 5
	State 6
		C_load : 1
		C_load_1 : 1
	State 7
		call_ln46 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_stencil3d_Pipeline_height_bound_row_fu_89        |    0    |  3.376  |   267   |   732   |
|   call   | grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103 |    0    |  6.752  |   299   |   2414  |
|          | grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115 |    0    |  3.376  |   194   |   2319  |
|          |  grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127 |    11   | 5.34686 |   812   |   3829  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                        add_ln15_fu_157                       |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln15_fu_151                       |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                        empty_24_fu_163                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                         tmp_s_fu_167                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    11   | 18.8509 |   1572  |   9318  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|C_addr_1_reg_203|    1   |
| C_addr_reg_198 |    1   |
|C_load_1_reg_213|   32   |
| C_load_reg_208 |   32   |
|    j_reg_182   |    6   |
|  tmp_s_reg_192 |    9   |
+----------------+--------+
|      Total     |   81   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_access_fu_78                      |  p0  |   2  |   1  |    2   ||    9    |
|                       grp_access_fu_78                      |  p2  |   2  |   0  |    0   ||    9    |
|        grp_stencil3d_Pipeline_height_bound_row_fu_89        |  p1  |   2  |   9  |   18   ||    9    |
|        grp_stencil3d_Pipeline_height_bound_row_fu_89        |  p4  |   2  |   9  |   18   ||    9    |
| grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127 |  p4  |   2  |  32  |   64   ||    9    |
| grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127 |  p5  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   166  ||  5.064  ||    54   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |   18   |  1572  |  9318  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   81   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   23   |  1653  |  9372  |
+-----------+--------+--------+--------+--------+
