<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>conv4</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1066024</Best-caseLatency>
            <Average-caseLatency>1066024</Average-caseLatency>
            <Worst-caseLatency>1066024</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.660 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.660 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.660 ms</Worst-caseRealTimeLatency>
            <Interval-min>1066025</Interval-min>
            <Interval-max>1066025</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <L4>
                <Slack>7.30</Slack>
                <TripCount>192</TripCount>
                <Latency>489792</Latency>
                <AbsoluteTimeLatency>4897920</AbsoluteTimeLatency>
                <IterationLatency>2551</IterationLatency>
                <InstanceList/>
            </L4>
            <L7>
                <Slack>7.30</Slack>
                <TripCount>192</TripCount>
                <Latency>489792</Latency>
                <AbsoluteTimeLatency>4897920</AbsoluteTimeLatency>
                <IterationLatency>2551</IterationLatency>
                <InstanceList/>
            </L7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78</SourceLocation>
            <SummaryOfLoopViolations>
                <L4>
                    <Name>L4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78</SourceLocation>
                </L4>
                <L7>
                    <Name>L7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165</SourceLocation>
                </L7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>213</BRAM_18K>
            <DSP>2649</DSP>
            <FF>612946</FF>
            <LUT>429361</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv4</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv4_Pipeline_L1_1_fu_4436</InstName>
                    <ModuleName>conv4_Pipeline_L1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4436</ID>
                    <BindInstances>icmp_ln71_fu_527_p2 add_ln71_fu_533_p2 add_ln71_1_fu_586_p2 add_ln71_2_fu_543_p2 icmp_ln71_1_fu_549_p2 select_ln71_fu_555_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_F1_1_fu_4468</InstName>
                    <ModuleName>conv4_Pipeline_F1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4468</ID>
                    <BindInstances>icmp_ln81_fu_257_p2 add_ln81_fu_263_p2 add_ln81_1_fu_312_p2 add_ln81_2_fu_273_p2 icmp_ln81_1_fu_279_p2 select_ln81_fu_285_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484</InstName>
                    <ModuleName>conv4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4484</ID>
                    <BindInstances>icmp_ln87_fu_4768_p2 add_ln87_fu_4774_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_C1_1_fu_4826</InstName>
                    <ModuleName>conv4_Pipeline_C1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4826</ID>
                    <BindInstances>icmp_ln93_fu_11127_p2 add_ln93_fu_11133_p2 add_ln98_8_fu_11168_p2 add_ln98_fu_11205_p2 add_ln98_1_fu_11236_p2 add_ln98_2_fu_11267_p2 add_ln98_3_fu_11285_p2 add_ln98_4_fu_11302_p2 add_ln98_5_fu_11332_p2 add_ln98_6_fu_11349_p2 add_ln98_7_fu_11362_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_M1_fu_5202</InstName>
                    <ModuleName>conv4_Pipeline_M1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5202</ID>
                    <BindInstances>icmp_ln136_fu_1591_p2 add_ln136_fu_1597_p2 sparsemux_27_4_32_1_1_U1823 icmp_ln143_fu_2412_p2 icmp_ln143_1_fu_2418_p2 or_ln143_fu_2424_p2 and_ln143_fu_2430_p2 sparsemux_27_4_32_1_1_U1824 icmp_ln143_2_fu_2462_p2 icmp_ln143_3_fu_2468_p2 or_ln143_1_fu_2474_p2 and_ln143_1_fu_2480_p2 sparsemux_27_4_32_1_1_U1825 icmp_ln143_4_fu_2512_p2 icmp_ln143_5_fu_2518_p2 or_ln143_2_fu_2524_p2 and_ln143_2_fu_2530_p2 sparsemux_27_4_32_1_1_U1826 icmp_ln143_6_fu_2562_p2 icmp_ln143_7_fu_2568_p2 or_ln143_3_fu_2574_p2 and_ln143_3_fu_2580_p2 sparsemux_27_4_32_1_1_U1827 icmp_ln143_8_fu_2612_p2 icmp_ln143_9_fu_2618_p2 or_ln143_4_fu_2624_p2 and_ln143_4_fu_2630_p2 sparsemux_27_4_32_1_1_U1828 icmp_ln143_10_fu_2662_p2 icmp_ln143_11_fu_2668_p2 or_ln143_5_fu_2674_p2 and_ln143_5_fu_2680_p2 sparsemux_27_4_32_1_1_U1829 icmp_ln143_12_fu_2712_p2 icmp_ln143_13_fu_2718_p2 or_ln143_6_fu_2724_p2 and_ln143_6_fu_2730_p2 sparsemux_27_4_32_1_1_U1830 icmp_ln143_14_fu_2762_p2 icmp_ln143_15_fu_2768_p2 or_ln143_7_fu_2774_p2 and_ln143_7_fu_2780_p2 sparsemux_27_4_32_1_1_U1831 icmp_ln143_16_fu_2812_p2 icmp_ln143_17_fu_2818_p2 or_ln143_8_fu_2824_p2 and_ln143_8_fu_2830_p2 sparsemux_27_4_32_1_1_U1832 icmp_ln143_18_fu_2862_p2 icmp_ln143_19_fu_2868_p2 or_ln143_9_fu_2874_p2 and_ln143_9_fu_2880_p2 sparsemux_27_4_32_1_1_U1833 icmp_ln143_20_fu_2912_p2 icmp_ln143_21_fu_2918_p2 or_ln143_10_fu_2924_p2 and_ln143_10_fu_2930_p2 sparsemux_27_4_32_1_1_U1834 icmp_ln143_22_fu_2962_p2 icmp_ln143_23_fu_2968_p2 or_ln143_11_fu_2974_p2 and_ln143_11_fu_2980_p2 sparsemux_27_4_32_1_1_U1835 icmp_ln143_24_fu_3011_p2 icmp_ln143_25_fu_3017_p2 or_ln143_12_fu_3023_p2 and_ln143_12_fu_3029_p2 select_ln136_fu_2436_p3 select_ln136_1_fu_2486_p3 select_ln136_2_fu_2536_p3 select_ln136_3_fu_2586_p3 select_ln136_4_fu_2636_p3 select_ln136_5_fu_2686_p3 select_ln136_6_fu_2736_p3 select_ln136_7_fu_2786_p3 select_ln136_8_fu_2836_p3 select_ln136_9_fu_2886_p3 select_ln136_10_fu_2936_p3 select_ln136_11_fu_2986_p3 select_ln136_12_fu_3035_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_L2_1_fu_5379</InstName>
                    <ModuleName>conv4_Pipeline_L2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5379</ID>
                    <BindInstances>icmp_ln157_fu_527_p2 add_ln157_fu_533_p2 add_ln157_1_fu_586_p2 add_ln157_2_fu_543_p2 icmp_ln157_1_fu_549_p2 select_ln157_fu_555_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_F2_1_fu_5411</InstName>
                    <ModuleName>conv4_Pipeline_F2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5411</ID>
                    <BindInstances>icmp_ln168_fu_257_p2 add_ln168_fu_263_p2 add_ln168_1_fu_312_p2 add_ln168_2_fu_273_p2 icmp_ln168_1_fu_279_p2 select_ln168_fu_285_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427</InstName>
                    <ModuleName>conv4_Pipeline_VITIS_LOOP_174_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5427</ID>
                    <BindInstances>icmp_ln174_fu_4768_p2 add_ln174_fu_4774_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_C2_1_fu_5769</InstName>
                    <ModuleName>conv4_Pipeline_C2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5769</ID>
                    <BindInstances>icmp_ln178_fu_11127_p2 add_ln178_fu_11133_p2 add_ln182_8_fu_11168_p2 add_ln182_fu_11205_p2 add_ln182_1_fu_11236_p2 add_ln182_2_fu_11267_p2 add_ln182_3_fu_11285_p2 add_ln182_4_fu_11302_p2 add_ln182_5_fu_11332_p2 add_ln182_6_fu_11349_p2 add_ln182_7_fu_11362_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv4_Pipeline_M2_fu_6145</InstName>
                    <ModuleName>conv4_Pipeline_M2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6145</ID>
                    <BindInstances>icmp_ln229_fu_1591_p2 add_ln229_fu_1597_p2 sparsemux_27_4_32_1_1_U3830 icmp_ln234_fu_2412_p2 icmp_ln234_1_fu_2418_p2 or_ln234_fu_2424_p2 and_ln234_fu_2430_p2 sparsemux_27_4_32_1_1_U3831 icmp_ln234_2_fu_2462_p2 icmp_ln234_3_fu_2468_p2 or_ln234_1_fu_2474_p2 and_ln234_1_fu_2480_p2 sparsemux_27_4_32_1_1_U3832 icmp_ln234_4_fu_2512_p2 icmp_ln234_5_fu_2518_p2 or_ln234_2_fu_2524_p2 and_ln234_2_fu_2530_p2 sparsemux_27_4_32_1_1_U3833 icmp_ln234_6_fu_2562_p2 icmp_ln234_7_fu_2568_p2 or_ln234_3_fu_2574_p2 and_ln234_3_fu_2580_p2 sparsemux_27_4_32_1_1_U3834 icmp_ln234_8_fu_2612_p2 icmp_ln234_9_fu_2618_p2 or_ln234_4_fu_2624_p2 and_ln234_4_fu_2630_p2 sparsemux_27_4_32_1_1_U3835 icmp_ln234_10_fu_2662_p2 icmp_ln234_11_fu_2668_p2 or_ln234_5_fu_2674_p2 and_ln234_5_fu_2680_p2 sparsemux_27_4_32_1_1_U3836 icmp_ln234_12_fu_2712_p2 icmp_ln234_13_fu_2718_p2 or_ln234_6_fu_2724_p2 and_ln234_6_fu_2730_p2 sparsemux_27_4_32_1_1_U3837 icmp_ln234_14_fu_2762_p2 icmp_ln234_15_fu_2768_p2 or_ln234_7_fu_2774_p2 and_ln234_7_fu_2780_p2 sparsemux_27_4_32_1_1_U3838 icmp_ln234_16_fu_2812_p2 icmp_ln234_17_fu_2818_p2 or_ln234_8_fu_2824_p2 and_ln234_8_fu_2830_p2 sparsemux_27_4_32_1_1_U3839 icmp_ln234_18_fu_2862_p2 icmp_ln234_19_fu_2868_p2 or_ln234_9_fu_2874_p2 and_ln234_9_fu_2880_p2 sparsemux_27_4_32_1_1_U3840 icmp_ln234_20_fu_2912_p2 icmp_ln234_21_fu_2918_p2 or_ln234_10_fu_2924_p2 and_ln234_10_fu_2930_p2 sparsemux_27_4_32_1_1_U3841 icmp_ln234_22_fu_2962_p2 icmp_ln234_23_fu_2968_p2 or_ln234_11_fu_2974_p2 and_ln234_11_fu_2980_p2 sparsemux_27_4_32_1_1_U3842 icmp_ln234_24_fu_3011_p2 icmp_ln234_25_fu_3017_p2 or_ln234_12_fu_3023_p2 and_ln234_12_fu_3029_p2 select_ln229_fu_2436_p3 select_ln229_1_fu_2486_p3 select_ln229_2_fu_2536_p3 select_ln229_3_fu_2586_p3 select_ln229_4_fu_2636_p3 select_ln229_5_fu_2686_p3 select_ln229_6_fu_2736_p3 select_ln229_7_fu_2786_p3 select_ln229_8_fu_2836_p3 select_ln229_9_fu_2886_p3 select_ln229_10_fu_2936_p3 select_ln229_11_fu_2986_p3 select_ln229_12_fu_3035_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U add_ln78_1_fu_6885_p2 icmp_ln78_fu_6891_p2 add_ln78_fu_6897_p2 empty_203_fu_6907_p2 empty_205_fu_7838_p2 fadd_32ns_32ns_32_4_full_dsp_1_U4433 fadd_32ns_32ns_32_4_full_dsp_1_U4500 fmul_32ns_32ns_32_3_max_dsp_1_U4756 fmul_32ns_32ns_32_3_max_dsp_1_U4758 fmul_32ns_32ns_32_3_max_dsp_1_U4762 fadd_32ns_32ns_32_4_full_dsp_1_U4274 fadd_32ns_32ns_32_4_full_dsp_1_U4341 fadd_32ns_32ns_32_4_full_dsp_1_U4546 fmul_32ns_32ns_32_3_max_dsp_1_U4917 fmul_32ns_32ns_32_3_max_dsp_1_U4921 fmul_32ns_32ns_32_3_max_dsp_1_U4679 fadd_32ns_32ns_32_4_full_dsp_1_U4200 fadd_32ns_32ns_32_4_full_dsp_1_U4227 fadd_32ns_32ns_32_4_full_dsp_1_U4396 fadd_32ns_32ns_32_4_full_dsp_1_U4574 control_s_axi_U gmem0_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv4_Pipeline_L1_1</Name>
            <Loops>
                <L1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43203</Best-caseLatency>
                    <Average-caseLatency>43203</Average-caseLatency>
                    <Worst-caseLatency>43203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.432 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1_1>
                        <Name>L1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>43200</TripCount>
                        <Latency>43201</Latency>
                        <AbsoluteTimeLatency>0.432 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L1_1>
                            <Name>L1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71</SourceLocation>
                        </L1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_F1_1</Name>
            <Loops>
                <F1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1731</Best-caseLatency>
                    <Average-caseLatency>1731</Average-caseLatency>
                    <Worst-caseLatency>1731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1729</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F1_1>
                        <Name>F1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1728</TripCount>
                        <Latency>1729</Latency>
                        <AbsoluteTimeLatency>17.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F1_1>
                            <Name>F1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81</SourceLocation>
                        </F1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.619</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>171</Average-caseLatency>
                    <Worst-caseLatency>171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>169</Latency>
                        <AbsoluteTimeLatency>1.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_1>
                            <Name>VITIS_LOOP_87_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1580</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_C1_1</Name>
            <Loops>
                <C1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>621</Best-caseLatency>
                    <Average-caseLatency>621</Average-caseLatency>
                    <Worst-caseLatency>621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>579</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C1_1>
                        <Name>C1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>619</Latency>
                        <AbsoluteTimeLatency>6.190 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </C1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <C1_1>
                            <Name>C1_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93</SourceLocation>
                        </C1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>196911</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>42</UTIL_FF>
                    <LUT>89247</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_M1</Name>
            <Loops>
                <M1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M1>
                        <Name>M1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M1>
                            <Name>M1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136</SourceLocation>
                        </M1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>962</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1824" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1825" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1826" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1827" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1828" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1829" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1830" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1831" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1832" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1833" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1834" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1835" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_L2_1</Name>
            <Loops>
                <L2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43203</Best-caseLatency>
                    <Average-caseLatency>43203</Average-caseLatency>
                    <Worst-caseLatency>43203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.432 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_1>
                        <Name>L2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>43200</TripCount>
                        <Latency>43201</Latency>
                        <AbsoluteTimeLatency>0.432 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_1>
                            <Name>L2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157</SourceLocation>
                        </L2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_F2_1</Name>
            <Loops>
                <F2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1731</Best-caseLatency>
                    <Average-caseLatency>1731</Average-caseLatency>
                    <Worst-caseLatency>1731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1729</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F2_1>
                        <Name>F2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1728</TripCount>
                        <Latency>1729</Latency>
                        <AbsoluteTimeLatency>17.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F2_1>
                            <Name>F2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168</SourceLocation>
                        </F2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F2_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln168" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_VITIS_LOOP_174_7</Name>
            <Loops>
                <VITIS_LOOP_174_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.619</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>171</Average-caseLatency>
                    <Worst-caseLatency>171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_7>
                        <Name>VITIS_LOOP_174_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>169</Latency>
                        <AbsoluteTimeLatency>1.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_174_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_174_7>
                            <Name>VITIS_LOOP_174_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174</SourceLocation>
                        </VITIS_LOOP_174_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1580</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_C2_1</Name>
            <Loops>
                <C2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>621</Best-caseLatency>
                    <Average-caseLatency>621</Average-caseLatency>
                    <Worst-caseLatency>621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>579</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C2_1>
                        <Name>C2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>619</Latency>
                        <AbsoluteTimeLatency>6.190 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </C2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178</SourceLocation>
                    <SummaryOfLoopViolations>
                        <C2_1>
                            <Name>C2_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178</SourceLocation>
                        </C2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>196911</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>42</UTIL_FF>
                    <LUT>89247</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln178_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4_Pipeline_M2</Name>
            <Loops>
                <M2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M2>
                        <Name>M2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M2>
                            <Name>M2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229</SourceLocation>
                        </M2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>962</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln229_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3830" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3831" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3832" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3833" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3834" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3835" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3836" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3837" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3838" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3839" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3840" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3841" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3842" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln234_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229_12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv4</Name>
            <Loops>
                <L4/>
                <L7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1066024</Best-caseLatency>
                    <Average-caseLatency>1066024</Average-caseLatency>
                    <Worst-caseLatency>1066024</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.660 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.660 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.660 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1066025</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L4>
                        <Name>L4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>489792</Latency>
                        <AbsoluteTimeLatency>4.898 ms</AbsoluteTimeLatency>
                        <IterationLatency>2551</IterationLatency>
                        <PipelineDepth>2551</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv4_Pipeline_F1_1_fu_4468</Instance>
                            <Instance>grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484</Instance>
                            <Instance>grp_conv4_Pipeline_C1_1_fu_4826</Instance>
                            <Instance>grp_conv4_Pipeline_M1_fu_5202</Instance>
                        </InstanceList>
                    </L4>
                    <L7>
                        <Name>L7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>489792</Latency>
                        <AbsoluteTimeLatency>4.898 ms</AbsoluteTimeLatency>
                        <IterationLatency>2551</IterationLatency>
                        <PipelineDepth>2551</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv4_Pipeline_F2_1_fu_5411</Instance>
                            <Instance>grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427</Instance>
                            <Instance>grp_conv4_Pipeline_C2_1_fu_5769</Instance>
                            <Instance>grp_conv4_Pipeline_M2_fu_6145</Instance>
                        </InstanceList>
                    </L7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L4>
                            <Name>L4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78</SourceLocation>
                        </L4>
                        <L7>
                            <Name>L7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165</SourceLocation>
                        </L7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>213</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>2649</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>153</UTIL_DSP>
                    <FF>612946</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>133</UTIL_FF>
                    <LUT>429361</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>186</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_6885_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_6891_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_6897_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_6907_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_7838_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4433" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4500" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4756" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4758" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4762" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4274" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L7" OPTYPE="seteq" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4341" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4546" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4917" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="L7" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4921" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4679" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="L7" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4200" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="gmem0_load_1_req" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="L7" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4227" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="gmem0_addr_7_read" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4396" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4574" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_214" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_" offsetMasterName="m_axi_gmem0">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inp_img_1" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 31 to 0 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x14" name="inp_img_2" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 63 to 32 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_img_1" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 31 to 0 of out_img"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_img_2" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 63 to 32 of out_img"/>
                    </fields>
                </register>
                <register offset="0x28" name="filter_1" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 31 to 0 of filter"/>
                    </fields>
                </register>
                <register offset="0x2c" name="filter_2" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 63 to 32 of filter"/>
                    </fields>
                </register>
                <register offset="0x34" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x38" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="inp_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="14">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Offset Interfaces, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, s_axi_control, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Data Interface</keys>
                    <column name="s_axi_control">32, 6, 16, 0, m_axi_gmem0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inp_img_1, 0x10, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">inp_img_2, 0x14, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">out_img_1, 0x1c, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">out_img_2, 0x20, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">filter_1, 0x28, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">filter_2, 0x2c, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">bias_1, 0x34, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">bias_2, 0x38, 32, W, Data signal of bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">inout, float*</column>
                    <column name="out_img">inout, float*</column>
                    <column name="filter">inout, float*</column>
                    <column name="bias">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="inp_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_1 offset=0x10 range=32</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_2 offset=0x14 range=32</column>
                    <column name="out_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_1 offset=0x1c range=32</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_2 offset=0x20 range=32</column>
                    <column name="filter">m_axi_gmem0, interface, , channel=0</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_1 offset=0x28 range=32</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_2 offset=0x2c range=32</column>
                    <column name="bias">m_axi_gmem0, interface, , channel=0</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x34 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 43200, 32, L1_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71:7</column>
                    <column name="m_axi_gmem0">write, 32448, 32, L4, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78:5</column>
                    <column name="m_axi_gmem0">read, 1728, 32, F1_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81:8</column>
                    <column name="m_axi_gmem0">read, 43200, 32, L2_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157:7</column>
                    <column name="m_axi_gmem0">write, 32448, 32, L7, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165:5</column>
                    <column name="m_axi_gmem0">read, 1728, 32, F2_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168:8</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74:23, read, Widen Fail, , L1_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74:23, read, Inferred, 43200, L1_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78:5, write, Widen Fail, , M1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78:5, islist write write write write write write write write write write write write write, Inferred, 32448, L4, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78:5, , </column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:83:20, read, Widen Fail, , F1_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:83:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:83:20, read, Inferred, 1728, F1_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81:8, , </column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:160:23, read, Widen Fail, , L2_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:160:23, read, Inferred, 43200, L2_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165:5, write, Widen Fail, , M2, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165:5, islist write write write write write write write write write write write write write, Inferred, 32448, L7, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165:5, , </column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:170:20, read, Widen Fail, , F2_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:170:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:170:20, read, Inferred, 1728, F2_1, AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168:8, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:37" status="valid" parentFunction="conv4" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:38" status="valid" parentFunction="conv4" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:39" status="valid" parentFunction="conv4" variable="filter" isDirective="0" options="m_axi port=filter offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:40" status="valid" parentFunction="conv4" variable="bias" isDirective="0" options="m_axi port=bias offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:42" status="valid" parentFunction="conv4" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:43" status="valid" parentFunction="conv4" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:44" status="valid" parentFunction="conv4" variable="filter" isDirective="0" options="s_axilite port=filter bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:45" status="valid" parentFunction="conv4" variable="bias" isDirective="0" options="s_axilite port=bias bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:47" status="valid" parentFunction="conv4" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:51" status="valid" parentFunction="conv4" variable="inp_image_local" isDirective="0" options="variable=inp_image_local cyclic factor=25"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:53" status="valid" parentFunction="conv4" variable="inp_img_2D" isDirective="0" options="variable=inp_img_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:55" status="valid" parentFunction="conv4" variable="filter_local" isDirective="0" options="variable=filter_local cyclic factor=9"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:57" status="valid" parentFunction="conv4" variable="filter_2D" isDirective="0" options="variable=filter_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:59" status="valid" parentFunction="conv4" variable="window" isDirective="0" options="variable=window complete dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:61" status="valid" parentFunction="conv4" variable="window_2D" isDirective="0" options="variable=window_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:63" status="valid" parentFunction="conv4" variable="conv_out" isDirective="0" options="variable=conv_out cyclic factor=169 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:65" status="valid" parentFunction="conv4" variable="sh" isDirective="0" options="variable=sh complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:73" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:82" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:88" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:94" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:120" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:159" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:169" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:175" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:179" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:196" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:213" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:230" status="valid" parentFunction="conv4" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

