{"hands_on_practices": [{"introduction": "To effectively design and analyze a BJT amplifier, we must first understand its operational boundaries. This practice focuses on determining one of these critical limits: the saturation current ($I_{C,sat}$). Calculating this value helps define the DC load line, which graphically represents all possible DC operating points for the transistor within the circuit [@problem_id:1301995].", "problem": "An electronics engineer is analyzing the DC characteristics of a single-stage amplifier built with a silicon npn Bipolar Junction Transistor (BJT) in an emitter-stabilized bias configuration. The circuit is powered by a single DC voltage supply $V_{CC}$. The components used in the biasing network are a base resistor $R_B$, a collector resistor $R_C$, and an emitter resistor $R_E$.\n\nThe specific component and parameter values for the circuit are as follows:\n- Supply Voltage, $V_{CC} = 15.0 \\text{ V}$\n- Base Resistor, $R_B = 330 \\text{ k}\\Omega$\n- Collector Resistor, $R_C = 2.20 \\text{ k}\\Omega$\n- Emitter Resistor, $R_E = 1.00 \\text{ k}\\Omega$\n- DC Current Gain, $\\beta = 120$\n- Base-Emitter Voltage Drop (active/saturation), $V_{BE} = 0.70 \\text{ V}$\n\nTo understand the operational limits of this circuit, the engineer needs to determine the theoretical maximum DC collector current, which is defined as the saturation current ($I_{C,sat}$) on the circuit's DC load line. Calculate this saturation current. Express your answer in milliamperes (mA) and round it to three significant figures.", "solution": "Apply Kirchhoffâ€™s Voltage Law (KVL) around the collector-emitter loop. With collector current $I_{C}$ through $R_{C}$, emitter current $I_{E}$ through $R_{E}$, and collector-emitter voltage $V_{CE}$, the loop equation is\n$$\nV_{CC} = I_{C}R_{C} + V_{CE} + I_{E}R_{E}.\n$$\nFor the DC load line, we express the relationship between $V_{CE}$ and $I_{C}$. Using the standard large-$\\beta$ approximation $I_{E} \\approx I_{C}$, this becomes\n$$\nV_{CE} = V_{CC} - I_{C}(R_{C} + R_{E}).\n$$\nThe saturation point on the DC load line corresponds to $V_{CE} = 0$, yielding the theoretical maximum collector current:\n$$\nI_{C,\\text{sat}} = \\frac{V_{CC}}{R_{C} + R_{E}}.\n$$\nSubstituting the given values $V_{CC} = 15.0\\ \\text{V}$, $R_{C} = 2.20\\ \\text{k}\\Omega$, and $R_{E} = 1.00\\ \\text{k}\\Omega$,\n$$\nI_{C,\\text{sat}} = \\frac{15.0}{2.20 \\times 10^{3} + 1.00 \\times 10^{3}} = \\frac{15.0}{3.20 \\times 10^{3}} = 4.6875 \\times 10^{-3}\\ \\text{A} = 4.6875\\ \\text{mA}.\n$$\nRounding to three significant figures gives $4.69\\ \\text{mA}$, as required.", "answer": "$$\\boxed{4.69}$$", "id": "1301995"}, {"introduction": "The primary goal of a biasing circuit is to establish a predictable and stable quiescent (Q) point. This exercise demonstrates the core calculation for finding the Q-point ($I_{CQ}$ and $V_{CEQ}$) in an emitter-stabilized circuit. By analyzing the impact of swapping a silicon BJT for a germanium one [@problem_id:1302026], you will see firsthand how the Q-point is sensitive to transistor parameters like $\\beta$ and $V_{BE}$ and appreciate the role of emitter stabilization.", "problem": "A Bipolar Junction Transistor (BJT) amplifier circuit is configured using an emitter-stabilized bias topology. The circuit consists of a DC voltage source $V_{CC}$, a collector resistor $R_C$ connected between the collector terminal and $V_{CC}$, a base resistor $R_B$ connected between the base terminal and $V_{CC}$, and an emitter resistor $R_E$ connected between the emitter terminal and ground.\n\nThe specific component values are:\n-   $V_{CC} = 12.0 \\text{ V}$\n-   $R_B = 470 \\text{ k}\\Omega$\n-   $R_C = 2.20 \\text{ k}\\Omega$\n-   $R_E = 1.00 \\text{ k}\\Omega$\n\nThe circuit was initially designed with a silicon (Si) BJT having a base-emitter voltage drop $V_{BE, Si} = 0.70 \\text{ V}$ and a DC current gain $\\beta_{Si} = 100$.\n\nThis silicon BJT is now removed and replaced with a germanium (Ge) BJT, while all other circuit components ($V_{CC}, R_B, R_C, R_E$) remain unchanged. The germanium BJT has the following characteristics:\n-   Base-emitter voltage drop, $V_{BE, Ge} = 0.30 \\text{ V}$\n-   DC current gain, $\\beta_{Ge} = 60$\n\nDetermine the new quiescent operating point (Q-point) of the circuit with the germanium BJT. Your answer should be the quiescent collector current, $I_{CQ}$, and the quiescent collector-emitter voltage, $V_{CEQ}$. Express $I_{CQ}$ in milliamperes (mA) and $V_{CEQ}$ in volts (V). Round your final answers to three significant figures.", "solution": "Assume an NPN transistor in forward-active region with base fed from $V_{CC}$ through $R_{B}$ and emitter resistor $R_{E}$ to ground. Let $I_{B}$, $I_{C}$, and $I_{E}$ be the quiescent currents, and $V_{B}$, $V_{E}$, $V_{C}$ the node voltages.\n\nFrom the base feed and KVL:\n$$V_{B} = V_{CC} - I_{B} R_{B}.$$\nAcross the base-emitter junction:\n$$V_{E} = V_{B} - V_{BE}.$$\nEmitter current through $R_{E}$:\n$$I_{E} = \\frac{V_{E}}{R_{E}}.$$\nTransistor current relations in forward-active region:\n$$I_{C} = \\beta I_{B}, \\quad I_{E} = I_{B} + I_{C} = (\\beta + 1) I_{B}.$$\n\nCombine $V_{E} = (\\beta + 1) I_{B} R_{E}$ with $V_{E} = V_{CC} - I_{B} R_{B} - V_{BE}$ to solve for $I_{B}$:\n$$V_{CC} - I_{B} R_{B} - V_{BE} = (\\beta + 1) I_{B} R_{E} \\implies I_{B} = \\frac{V_{CC} - V_{BE}}{R_{B} + (\\beta + 1) R_{E}}.$$\n\nFor the germanium transistor, use $V_{BE} = 0.30 \\text{ V}$ and $\\beta = 60$ with $V_{CC} = 12.0 \\text{ V}$, $R_{B} = 470 \\text{ k}\\Omega$, $R_{E} = 1.00 \\text{ k}\\Omega$, $R_{C} = 2.20 \\text{ k}\\Omega$:\n$$I_{B} = \\frac{12.0 - 0.30}{470000 + (60 + 1) \\times 1000} = \\frac{11.70}{531000} \\approx 2.2039 \\times 10^{-5} \\text{ A}.$$\nThen\n$$I_{C} = \\beta I_{B} \\approx 60 \\times 2.2039 \\times 10^{-5} \\text{ A} \\approx 1.322 \\times 10^{-3} \\text{ A},$$\n$$I_{E} = (\\beta + 1) I_{B} \\approx 61 \\times 2.2039 \\times 10^{-5} \\text{ A} \\approx 1.344 \\times 10^{-3} \\text{ A}.$$\n\nNode voltages:\n$$V_{E} = I_{E} R_{E} \\approx 1.344 \\text{ V},$$\n$$V_{C} = V_{CC} - I_{C} R_{C} \\approx 12.0 - (1.322 \\times 10^{-3}) \\times 2200 \\approx 9.09085 \\text{ V}.$$\nTherefore,\n$$V_{CEQ} = V_{C} - V_{E} \\approx 9.09085 - 1.344 \\approx 7.747 \\text{ V}.$$\n\nCheck of region: $V_{CEQ} \\approx 7.75 \\text{ V} > 0.2 \\text{ V}$, so the device is in forward-active region, validating the assumptions.\n\nExpressing $I_{CQ}$ in mA and $V_{CEQ}$ in V, rounded to three significant figures:\n$$I_{CQ} \\approx 1.32 \\text{ mA}, \\quad V_{CEQ} \\approx 7.75 \\text{ V}.$$", "answer": "$$\\boxed{\\begin{pmatrix}1.32  7.75\\end{pmatrix}}$$", "id": "1302026"}, {"introduction": "Theoretical calculations are essential, but a true test of understanding comes from diagnosing a circuit that is not working as expected. This problem presents a common troubleshooting scenario where a simple voltage measurement points to a significant fault. By logically evaluating potential failures [@problem_id:1302029], you will strengthen your intuition for circuit behavior and learn to think like an engineer debugging a real-world system.", "problem": "An electronics student is building an amplifier using an emitter-stabilized bias circuit. The circuit is powered by a single DC voltage supply, $V_{CC}$. It consists of an NPN Bipolar Junction Transistor (BJT), a base resistor $R_B$ connected between the supply $V_{CC}$ and the transistor's base, a collector resistor $R_C$ connected between $V_{CC}$ and the collector, and an emitter resistor $R_E$ connected between the emitter and ground. Under normal operating conditions, the transistor is biased in the active region.\n\nAfter assembling the circuit, the student tests it by measuring the DC voltage at the collector terminal with respect to ground. The measurement shows that the collector voltage, $V_C$, is equal to the supply voltage, $V_{CC}$. Which of the following potential circuit faults is the most plausible explanation for this observation?\n\nA. The emitter resistor $R_E$ is short-circuited (i.e., its resistance is zero).\n\nB. The base resistor $R_B$ is short-circuited (i.e., its resistance is zero).\n\nC. The collector resistor $R_C$ is short-circuited (i.e., its resistance is zero).\n\nD. The transistor's current gain, $\\beta$, is significantly lower than the value used in the design calculations.\n\nE. The base resistor $R_B$ has failed and is now an open circuit.", "solution": "Let the NPN transistor be biased by a single supply with resistors $R_{B}$ from $V_{CC}$ to the base, $R_{C}$ from $V_{CC}$ to the collector, and $R_{E}$ from emitter to ground. Under normal active operation, the DC collector voltage is\n$$\nV_{C} = V_{CC} - I_{C} R_{C}.\n$$\nThus, the measurement $V_{C} = V_{CC}$ implies\n$$\nI_{C} R_{C} = 0 \\quad \\Rightarrow \\quad I_{C} = 0 \\ \\text{or} \\ R_{C} = 0.\n$$\n\nTo see how $I_{C}$ depends on parameters and faults, write the bias equations. Using $V_{B} = V_{E} + V_{BE}$, $I_{E} = I_{C} + I_{B} = (\\beta + 1) I_{B}$, and $V_{E} = I_{E} R_{E} = (\\beta + 1) I_{B} R_{E}$, the base current from the supply through $R_{B}$ is\n$$\nI_{B} = \\frac{V_{CC} - V_{B}}{R_{B}} = \\frac{V_{CC} - \\left[(\\beta + 1) I_{B} R_{E} + V_{BE}\\right]}{R_{B}}.\n$$\nSolving for $I_{B}$ gives\n$$\nI_{B} = \\frac{V_{CC} - V_{BE}}{R_{B} + (\\beta + 1) R_{E}},\n$$\nand hence\n$$\nI_{C} = \\beta I_{B} = \\beta \\,\\frac{V_{CC} - V_{BE}}{R_{B} + (\\beta + 1) R_{E}}.\n$$\nTherefore\n$$\nV_{C} = V_{CC} - \\beta \\,\\frac{V_{CC} - V_{BE}}{R_{B} + (\\beta + 1) R_{E}}\\, R_{C},\n$$\nwhich is strictly less than $V_{CC}$ for finite $\\beta$, finite $R_{C} > 0$, and finite $R_{B}, R_{E}$.\n\nNow evaluate each fault:\n\n- A: $R_{E}$ shorted $\\Rightarrow R_{E} = 0$. Then $I_{C} = \\beta (V_{CC} - V_{BE})/R_{B} > 0$ for finite $\\beta$ and $R_{B}$, so $V_{C} = V_{CC} - I_{C} R_{C}  V_{CC}$. This does not match $V_{C} = V_{CC}$.\n\n- B: $R_{B}$ shorted $\\Rightarrow R_{B} = 0$. Using the formula, $I_{B} = (V_{CC} - V_{BE})/[(\\beta + 1) R_{E}]$ and $I_{C} = \\beta I_{B} > 0$, so $V_{C}  V_{CC}$, typically driven low toward saturation. Not consistent with $V_{C} = V_{CC}$.\n\n- C: $R_{C}$ shorted $\\Rightarrow R_{C} = 0$. Then directly $V_{C} = V_{CC} - I_{C}\\cdot 0 = V_{CC}$ regardless of $I_{C}$. This fault yields the observed reading.\n\n- D: $\\beta$ much lower than designed. From $I_{C} = \\beta (V_{CC} - V_{BE})/[R_{B} + (\\beta + 1) R_{E}]$, reducing $\\beta$ reduces $I_{C}$ and raises $V_{C}$ toward $V_{CC}$, but $V_{C}$ equals $V_{CC}$ exactly only if $I_{C} = 0$, which would require $\\beta = 0$ or no base drive. A merely lower $\\beta$ does not by itself force $V_{C} = V_{CC}$.\n\n- E: $R_{B}$ open $\\Rightarrow$ base current $I_{B} = 0$ (no bias path), hence $I_{C} = \\beta I_{B} = 0$, which gives $V_{C} = V_{CC} - 0 \\cdot R_{C} = V_{CC}$. This fault directly causes the observed condition without implying abnormal supply current.\n\nBoth C and E can produce $V_{C} = V_{CC}$. However, an $R_{C}$ short makes the collector hard-tied to $V_{CC}$ and, if the transistor conducts at all, would tend to cause excessive current and other obvious symptoms. An open $R_{B}$ cleanly cuts off the transistor, giving $I_{C} = 0$ and $V_{C} = V_{CC}$ with no other dramatic effects. Therefore, the most plausible explanation is an open base resistor.", "answer": "$$\\boxed{E}$$", "id": "1302029"}]}