#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x556c54314a80 .scope module, "uart_tb" "uart_tb" 2 13;
 .timescale -9 -11;
P_0x556c542dfe10 .param/l "c_BIT_PERIOD" 0 2 20, +C4<00000000000000000010000110011000>;
P_0x556c542dfe50 .param/l "c_CLKS_PER_BIT" 0 2 19, +C4<00000000000000000000000001010111>;
P_0x556c542dfe90 .param/l "c_CLOCK_PERIOD_NS" 0 2 18, +C4<00000000000000000000000001100100>;
v0x556c54352dd0_0 .var "r_Clock", 0 0;
v0x556c54352ee0_0 .var "r_Rx_Serial", 0 0;
v0x556c54352fa0_0 .var "r_Tx_Byte", 7 0;
v0x556c543530a0_0 .var "r_Tx_DV", 0 0;
v0x556c54353170_0 .net "w_Rx_Byte", 7 0, L_0x556c54313480;  1 drivers
v0x556c54353260_0 .net "w_Tx_Done", 0 0, L_0x556c54313d60;  1 drivers
E_0x556c543247a0 .event posedge, v0x556c543522f0_0;
S_0x556c54314d00 .scope module, "UART_RX_INST" "uart_rx" 2 60, 3 11 0, S_0x556c54314a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_0x556c5432d450 .param/l "CLKS_PER_BIT" 0 3 12, +C4<00000000000000000000000001010111>;
P_0x556c5432d490 .param/l "s_CLEANUP" 1 3 24, C4<100>;
P_0x556c5432d4d0 .param/l "s_IDLE" 1 3 20, C4<000>;
P_0x556c5432d510 .param/l "s_RX_DATA_BITS" 1 3 22, C4<010>;
P_0x556c5432d550 .param/l "s_RX_START_BIT" 1 3 21, C4<001>;
P_0x556c5432d590 .param/l "s_RX_STOP_BIT" 1 3 23, C4<011>;
L_0x556c54313010 .functor BUFZ 1, v0x556c54351600_0, C4<0>, C4<0>, C4<0>;
L_0x556c54313480 .functor BUFZ 8, v0x556c5430a180_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x556c54312f70_0 .net "i_Clock", 0 0, v0x556c54352dd0_0;  1 drivers
v0x556c54313130_0 .net "i_Rx_Serial", 0 0, v0x556c54352ee0_0;  1 drivers
v0x556c543135e0_0 .net "o_Rx_Byte", 7 0, L_0x556c54313480;  alias, 1 drivers
v0x556c54313b00_0 .net "o_Rx_DV", 0 0, L_0x556c54313010;  1 drivers
v0x556c54313f00_0 .var "r_Bit_Index", 2 0;
v0x556c54312120_0 .var "r_Clock_Count", 7 0;
v0x556c5430a180_0 .var "r_Rx_Byte", 7 0;
v0x556c54351600_0 .var "r_Rx_DV", 0 0;
v0x556c543516c0_0 .var "r_Rx_Data", 0 0;
v0x556c54351780_0 .var "r_Rx_Data_R", 0 0;
v0x556c54351840_0 .var "r_SM_Main", 2 0;
E_0x556c54324bc0 .event posedge, v0x556c54312f70_0;
S_0x556c543519a0 .scope module, "UART_TX_INST" "uart_tx" 2 67, 4 11 0, S_0x556c54314a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_0x556c54351b50 .param/l "CLKS_PER_BIT" 0 4 12, +C4<00000000000000000000000001010111>;
P_0x556c54351b90 .param/l "s_CLEANUP" 1 4 26, C4<100>;
P_0x556c54351bd0 .param/l "s_IDLE" 1 4 22, C4<000>;
P_0x556c54351c10 .param/l "s_TX_DATA_BITS" 1 4 24, C4<010>;
P_0x556c54351c50 .param/l "s_TX_START_BIT" 1 4 23, C4<001>;
P_0x556c54351c90 .param/l "s_TX_STOP_BIT" 1 4 25, C4<011>;
L_0x556c543139e0 .functor BUFZ 1, v0x556c54352760_0, C4<0>, C4<0>, C4<0>;
L_0x556c54313d60 .functor BUFZ 1, v0x556c54352900_0, C4<0>, C4<0>, C4<0>;
v0x556c54352000_0 .net "i_Clock", 0 0, v0x556c54352dd0_0;  alias, 1 drivers
v0x556c543520a0_0 .net "i_Tx_Byte", 7 0, v0x556c54352fa0_0;  1 drivers
v0x556c54352160_0 .net "i_Tx_DV", 0 0, v0x556c543530a0_0;  1 drivers
v0x556c54352230_0 .net "o_Tx_Active", 0 0, L_0x556c543139e0;  1 drivers
v0x556c543522f0_0 .net "o_Tx_Done", 0 0, L_0x556c54313d60;  alias, 1 drivers
v0x556c54352400_0 .var "o_Tx_Serial", 0 0;
v0x556c543524c0_0 .var "r_Bit_Index", 2 0;
v0x556c543525a0_0 .var "r_Clock_Count", 7 0;
v0x556c54352680_0 .var "r_SM_Main", 2 0;
v0x556c54352760_0 .var "r_Tx_Active", 0 0;
v0x556c54352820_0 .var "r_Tx_Data", 7 0;
v0x556c54352900_0 .var "r_Tx_Done", 0 0;
S_0x556c54352a80 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 35, 2 35 0, S_0x556c54314a80;
 .timescale -9 -11;
v0x556c54352c10_0 .var "i_Data", 7 0;
v0x556c54352cf0_0 .var/i "ii", 31 0;
TD_uart_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c54352ee0_0, 0;
    %delay 860000, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556c54352cf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x556c54352cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x556c54352c10_0;
    %load/vec4 v0x556c54352cf0_0;
    %part/s 1;
    %assign/vec4 v0x556c54352ee0_0, 0;
    %delay 860000, 0;
    %load/vec4 v0x556c54352cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556c54352cf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54352ee0_0, 0;
    %delay 860000, 0;
    %end;
    .scope S_0x556c54314d00;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c54351780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c543516c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556c54312120_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556c54313f00_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556c5430a180_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c54351600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556c54351840_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x556c54314d00;
T_2 ;
    %wait E_0x556c54324bc0;
    %load/vec4 v0x556c54313130_0;
    %assign/vec4 v0x556c54351780_0, 0;
    %load/vec4 v0x556c54351780_0;
    %assign/vec4 v0x556c543516c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556c54314d00;
T_3 ;
    %wait E_0x556c54324bc0;
    %load/vec4 v0x556c54351840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c54351600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54313f00_0, 0;
    %load/vec4 v0x556c543516c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x556c54312120_0;
    %pad/u 32;
    %cmpi/e 43, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v0x556c543516c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x556c54312120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
T_3.10 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x556c54312120_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_3.13, 5;
    %load/vec4 v0x556c54312120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %load/vec4 v0x556c543516c0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556c54313f00_0;
    %assign/vec4/off/d v0x556c5430a180_0, 4, 5;
    %load/vec4 v0x556c54313f00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v0x556c54313f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x556c54313f00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54313f00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
T_3.16 ;
T_3.14 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x556c54312120_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v0x556c54312120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54351600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c54312120_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
T_3.18 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54351840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c54351600_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556c543519a0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556c54352680_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556c543525a0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556c543524c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556c54352820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c54352900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c54352760_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x556c543519a0;
T_5 ;
    %wait E_0x556c54324bc0;
    %load/vec4 v0x556c54352680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54352400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c54352900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c543524c0_0, 0;
    %load/vec4 v0x556c54352160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54352760_0, 0;
    %load/vec4 v0x556c543520a0_0;
    %assign/vec4 v0x556c54352820_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c54352400_0, 0;
    %load/vec4 v0x556c543525a0_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_5.9, 5;
    %load/vec4 v0x556c543525a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x556c54352820_0;
    %load/vec4 v0x556c543524c0_0;
    %part/u 1;
    %assign/vec4 v0x556c54352400_0, 0;
    %load/vec4 v0x556c543525a0_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_5.11, 5;
    %load/vec4 v0x556c543525a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %load/vec4 v0x556c543524c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.13, 5;
    %load/vec4 v0x556c543524c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x556c543524c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c543524c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
T_5.14 ;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54352400_0, 0;
    %load/vec4 v0x556c543525a0_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_5.15, 5;
    %load/vec4 v0x556c543525a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54352900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c543525a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c54352760_0, 0;
T_5.16 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c54352900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556c54352680_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556c54314a80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c54352dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c543530a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556c54352fa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c54352ee0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x556c54314a80;
T_7 ;
    %vpi_call 2 31 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x556c54314a80;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x556c54352dd0_0;
    %nor/r;
    %assign/vec4 v0x556c54352dd0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556c54314a80;
T_9 ;
    %wait E_0x556c54324bc0;
    %wait E_0x556c54324bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c543530a0_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x556c54352fa0_0, 0;
    %wait E_0x556c54324bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c543530a0_0, 0;
    %wait E_0x556c543247a0;
    %wait E_0x556c54324bc0;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x556c54352c10_0, 0, 8;
    %fork TD_uart_tb.UART_WRITE_BYTE, S_0x556c54352a80;
    %join;
    %wait E_0x556c54324bc0;
    %load/vec4 v0x556c54353170_0;
    %cmpi/e 63, 0, 8;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 101 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call 2 103 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_9.1 ;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart_rx.v";
    "./uart_tx.v";
