============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:23 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         147  4631.732 286360.153 290991.885 
  TOP                        147  4631.732 275722.438 280354.170 
    stoch2bin                 53  2130.390 117828.522 119958.912 
    genblk1[1].genblk1.sng    47  1252.745  70114.634  71367.379 
      ctr                     28  1108.810  60193.348  61302.157 
    genblk1[0].genblk1.sng    46  1232.991  83233.889  84466.880 
      ctr                     27  1089.056  72947.397  74036.454 

