Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 16 23:25:00 2025
| Host         : Ayman-T480 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpganexys_control_sets_placed.rpt
| Design       : rvfpganexys
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   634 |
|    Minimum number of control sets                        |   634 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1614 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   634 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |   181 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    85 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |     2 |
| >= 16              |   296 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             547 |          207 |
| No           | No                    | Yes                    |            3277 |         1446 |
| No           | Yes                   | No                     |             426 |          176 |
| Yes          | No                    | No                     |             973 |          261 |
| Yes          | No                    | Yes                    |           12543 |         5492 |
| Yes          | Yes                   | No                     |            1340 |          384 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                                                 Enable Signal                                                                |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  tap/idcode_tck         |                                                                                                                                              |                                                            |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                       |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                        |                                                            |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0          |                1 |              1 |         1.00 |
|  ddr2/ldc/iodelay_clk   |                                                                                                                                              |                                                            |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |         2.00 |
|  dtmcs_tck              |                                                                                                                                              |                                                            |                1 |              2 |         2.00 |
|  ddr2/ldc/iodelay_clk   |                                                                                                                                              | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                           | clk_gen/o_rst_core_reg_0                                   |                2 |              3 |         1.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                              | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                 | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_wrport_we                                                                                                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                           | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                          | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                     | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                 | clk_gen/rst_core                                           |                3 |              4 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                                                                      | clk_gen/o_rst_core_reg_0                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_id_buffer_wrport_we                                                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_resp_buffer_do_read                                                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                                                                              | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                 | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/subfragments_multiplexer_next_state                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                   | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[3]_i_1__222_n_0                                                                          | clk_gen/o_rst_core_reg_2                                   |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_4                                                                    | clk_gen/o_rst_core_reg_3                                   |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_cnt_reg[3][0]                                                                                              |                                                            |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[3]_i_1__247_n_0                                                                         | clk_gen/o_rst_core_reg_2                                   |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2__0                                                                 | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_0                                                                    | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_rx_bitcount                                                                                                                | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_sink_ready1301_out                                                                                                         | ddr2/ldc/uart_phy_sink_ready1                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_0                                                                    | clk_gen/o_rst_core_reg_3                                   |                1 |              4 |         4.00 |
|  dmi_tck                | tap/dmi_0                                                                                                                                    | tap/dmi[6]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                          | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                         | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                          | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                   | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/grant_reg_0                                                                                                                         | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg[0]                   | clk_gen/rst_core                                           |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_w_buffer_rdport_re                                                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/iodelay_clk   | ddr2/ldc/reset_counter[3]_i_1_n_0                                                                                                            | ddr2/ldc/iodelay_rst                                       |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                              | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_syncfifo_re                                                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_id_buffer_consume[2]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                                                                            | clk_gen/rst_core                                           |                2 |              4 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_1                                                                    | clk_gen/o_rst_core_reg_3                                   |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_do_read                                                                                                              | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |         2.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_2[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_2[0]          |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_3[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_4[0]                                                                     | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_5[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_4[0]                                                    | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_3[0]                                                    | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0 |                3 |              5 |         1.67 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_3[0]                                                    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_1[0]                                                                     | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_2[0]                                                    | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_2[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_4[0]                                                    | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_2[0]                                                    | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_3[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_5[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_1[0]                                                    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_0[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg[0]                                                                       | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bid_reg[2][0]                                                                       | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_4[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                           | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_1[0]                                                    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_2[0]                                                | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_1[0]                                                | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_3[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]_2[0]                                         | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]_4[0]                                         | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[2]_1[0]                                                | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[2]_3[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                             | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_9[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]_3[0]                                         | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[2]_4[0]                                                | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[2]_2[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                          | clk_gen/rst_core                                           |                3 |              5 |         1.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0[0]                                                                                             | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                                                                             |                                                            |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]_5[0]                                         | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_7[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_12[0]                                               | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_11[0]                                               | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_6[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_10[0]                                               | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[0]_8[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_1[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                               | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2][0]                                     | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_10[0] | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_7[0]  | clk_gen/rst_core                                           |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][3]_4[0]  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_11[0] | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                                                                           | ddr2/ldc/FDPE_3_0                                          |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][3]_3[0]  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_8[0]  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_9[0]  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_0[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                             | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_2[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_level2[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_5[0]                                                | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_4[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_6[0]                                                | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_5[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_3[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_4[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_6[0]                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/status_cnt_n     | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[2]_2                                                                                 | clk_gen/o_rst_core_reg_2                                   |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                               | clk_gen/rst_core                                           |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_2[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_1[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_6[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_5[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8[0]    | clk_gen/rst_core                                           |                3 |              5 |         1.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_3[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1[0]    | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                         | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                            | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                     | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                    |                                                            |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                      | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                    |                                                            |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                                                                              | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_id_buffer_level[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                          | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                          | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                  | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_1[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_2[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_0[0]                                                | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_3[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_1[0]                                                   | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_2[0]                                                   | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_3[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_4[0]                                                   | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_4[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_1[0]                                                                     | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_0[0]                                                                     | clk_gen/rst_core                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg[0]                                                                       | clk_gen/rst_core                                           |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/serv_rf_top/cpu/state/init                        |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                                                                              | ddr2/ldc/FDPE_3_0                                          |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                   |                                                            |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/E[0]                                                                                |                                                            |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_0                                                                    | clk_gen/o_rst_core_reg_3                                   |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_0                                                                    | clk_gen/o_rst_core_reg_3                                   |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_0                                                                    | clk_gen/o_rst_core_reg_3                                   |                1 |              6 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_1                                                                        | clk_gen/o_rst_core_reg_0                                   |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_csrbank3_dfii_pi1_command0_re                                                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                          |                                                            |                3 |              6 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_1                                                                    | clk_gen/o_rst_core_reg_3                                   |                2 |              6 |         3.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                  | clk_gen/rst_core                                           |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/axi2wb/sw_irq4_edge                                                                                                                 |                                                            |                2 |              6 |         3.00 |
|  clk_core_BUFG          |                                                                                                                                              | swervolf/axi2wb/o_wb_adr_reg[5]_1                          |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_command_storage[5]_i_1_n_0                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              6 |         3.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_6[0]                                                                                                            | clk_gen/rst_core                                           |                2 |              7 |         3.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[2]_0                                                                        | clk_gen/o_rst_core_reg_0                                   |                2 |              7 |         3.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_5                                                                                        | clk_gen/o_rst_core_reg_3                                   |                5 |              7 |         1.40 |
|  clk_core_BUFG          |                                                                                                                                              | clk_gen/SR[0]                                              |                4 |              7 |         1.75 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_3[0]                                                                                                            | clk_gen/rst_core                                           |                1 |              7 |         7.00 |
|  clk_core_BUFG          |                                                                                                                                              | clk_gen/o_rst_core_reg_1[0]                                |                5 |              7 |         1.40 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                    |                                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[1]                                                                                                         |                                                            |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[2]                                                                                                         |                                                            |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                     |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                                                                       | ddr2/ldc/FDPE_3_0                                          |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wre_reg_1[0]                                                                                               | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                                                                             | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep_0[0]                                                                                                     |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/r_busy_q_reg_0[0]                                                | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                                                                            | ddr2/ldc/FDPE_3_0                                          |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                     |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                          |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                             | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/grant_reg_0                                                                                                                         | ddr2/ldc/write_beat_count[7]_i_1_n_0                       |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                                                                      |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_beat_count[7]_i_2_n_0                                                                                                          | ddr2/ldc/read_beat_count[7]_i_1_n_0                        |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_4[1]                                                                                                         |                                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_5[0]                                                                                                            | clk_gen/rst_core                                           |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                     |                                                            |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[0]                                                                                                         |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                  |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_cyc_reg_2[0]                                                                                                            | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/litedramcore_interface0_bank_bus_dat_r[7]_i_1_n_0 |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_4[3]                                                                                                         |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0 |                5 |              8 |         1.60 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                  | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          |                                                                                                                                              |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                              |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_4[2]                                                                                                         |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_rx_reg                                                                                                                     |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_we_reg_0[0]                                                                                                             | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/E[0]                                                             | clk_gen/rst_core                                           |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0 |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                                                                         | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_4[0]                                                                                                         |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_3[3]                                                                                                         |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                                                                     |                                                            |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                                                                     |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[0]                                                                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[6]                                                                                                         | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[2]                                                                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                    |                                                            |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                    |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[4]                                                                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                                                                      |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/wre_reg_0[0]                                                                                               | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                     |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                                                                      | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                                                                     |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[7]                                                                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                                                                     |                                                            |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                                                                     |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[3]                                                                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[5]                                                                                                         | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                               | clk_gen/rst_core                                           |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                                                                     |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/E[0]                                                                                                       | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_sel_reg[3]_1[1]                                                                                                         | clk_gen/rst_core                                           |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                                                                      |                                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                            | clk_gen/rst_core                                           |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                     |                                                            |                1 |              8 |         8.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                 | clk_gen/rst_core                                           |                2 |              9 |         4.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                    | clk_gen/o_rst_core_reg_3                                   |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                                                                      | clk_gen/o_rst_core_reg_3                                   |                6 |              9 |         1.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                        | clk_gen/o_rst_core_reg_3                                   |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_1                                                            | clk_gen/o_rst_core_reg_3                                   |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                      | clk_gen/o_rst_core_reg_3                                   |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_4                                                                        | clk_gen/o_rst_core_reg_0                                   |                4 |              9 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[9]_0                                                                                 | clk_gen/o_rst_core_reg_3                                   |                5 |              9 |         1.80 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_3                                                                    | clk_gen/o_rst_core_reg_3                                   |                3 |              9 |         3.00 |
|  dtmcs_tck              | tap/dtmcs_2                                                                                                                                  | tap/dtmcs[40]_i_1_n_0                                      |                2 |              9 |         4.50 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                     |                2 |             10 |         5.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                     |                                                            |                2 |             10 |         5.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                    | clk_gen/o_rst_core_reg_3                                   |                9 |             10 |         1.11 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                              | clk_gen/rst_core                                           |                6 |             10 |         1.67 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                    | clk_gen/rst_core                                           |                2 |             11 |         5.50 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                               |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_beat_offset                                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                                                                                |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_beat_offset                                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                                                                                |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                                                                                |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                                                                                |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/uart16550_0/regs/tf_push_reg_n_0                                                                                                    |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wfwe                                                                                                                         |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/axi2wb/wfwe_2                                                                                                                       |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi2/treg[7]_i_1__0_n_0                                                                                                             | clk_gen/SR[0]                                              |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi/treg[7]_i_1_n_0                                                                                                                 | clk_gen/o_rst_core_reg_1[0]                                |                4 |             12 |         3.00 |
|  clk_core_BUFG          | swervolf/spi/rfwe_reg_n_0                                                                                                                    |                                                            |                2 |             12 |         6.00 |
|  clk_core_BUFG          | swervolf/spi2/rfwe_reg_n_0                                                                                                                   |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1                                                                                               |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                                                                               |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                                                                                |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                                                                                |                                                            |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_row_col_n_addr_sel                                                                                               | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1                                                                  | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]         |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_row_open                                                                                                         | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_row_open                                                                                                         | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_row_col_n_addr_sel                                                                                               | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                2 |             13 |         6.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_row_open                                                                                                         | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_row[12]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_5                                                                                        | clk_gen/o_rst_core_reg_0                                   |                8 |             14 |         1.75 |
|  clk_core_BUFG          | tap/wren_reg[2]_1                                                                                                                            | clk_gen/o_rst_core_reg_2                                   |                6 |             15 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                           |                                                            |                2 |             16 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[6]_0                                                                     | clk_gen/o_rst_core_reg_0                                   |                5 |             16 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                     | clk_gen/o_rst_core_reg_0                                   |                9 |             16 |         1.78 |
|  clk_core_BUFG          | tap/wren_reg[2]_2                                                                                                                            | clk_gen/o_rst_core_reg_2                                   |                6 |             16 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[21]_7                                                                    | clk_gen/o_rst_core_reg_3                                   |                7 |             17 |         2.43 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                     | clk_gen/rst_core                                           |                6 |             18 |         3.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                     | clk_gen/rst_core                                           |                3 |             18 |         6.00 |
|  clk_core_BUFG          | tap/dmi_reg_en                                                                                                                               | clk_gen/o_rst_core_reg_2                                   |               12 |             18 |         1.50 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                                                                         | clk_gen/rst_core                                           |                5 |             19 |         3.80 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                     | clk_gen/rst_core                                           |                5 |             19 |         3.80 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/E[0]                                                     | clk_gen/rst_core                                           |                5 |             19 |         3.80 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_15_sn_1                                                                               | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                      |                5 |             20 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1              |                7 |             21 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_4                                                                    | clk_gen/o_rst_core_reg_3                                   |               15 |             22 |         1.47 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                          |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip8_value10                                                                                                           | ddr2/ldc/a7ddrphy_bitslip15_value1                         |                9 |             24 |         2.67 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip0_value30                                                                                                           | ddr2/ldc/a7ddrphy_bitslip7_value1                          |                7 |             24 |         3.43 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0352_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0305_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0353_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0304_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0302_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0317_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0347_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0312_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0359_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0368_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0356_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0363_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                8 |             26 |         3.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0346_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0303_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0349_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0361_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0300_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0310_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0362_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0357_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/E[0]                                                                                                         |                                                            |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0351_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0354_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                9 |             26 |         2.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0294_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0358_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0296_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0298_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0309_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0307_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0314_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                6 |             26 |         4.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0313_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0308_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                5 |             26 |         5.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0348_out                                                                                         | clk_gen/o_rst_core_reg_0                                   |                7 |             26 |         3.71 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                           |               10 |             27 |         2.70 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                           |                7 |             27 |         3.86 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0                                                                                  | clk_gen/o_rst_core_reg_0                                   |               10 |             28 |         2.80 |
|  dmi_tck                | tap/dmi_0                                                                                                                                    | tap/dmi[31]_i_1_n_0                                        |                5 |             28 |         5.60 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip1_value00                                                                                                           | ddr2/ldc/a7ddrphy_bitslip1_value1[2]_i_1_n_0               |               14 |             30 |         2.14 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/en065_out                                                                                        | clk_gen/o_rst_core_reg_3                                   |                9 |             30 |         3.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_5                                                                        | clk_gen/o_rst_core_reg_0                                   |               12 |             30 |         2.50 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/a7ddrphy_bitslip0_value00                                                                                                           | ddr2/ldc/a7ddrphy_bitslip0_value1[2]_i_1_n_0               |               16 |             30 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                       | clk_gen/o_rst_core_reg_3                                   |               11 |             31 |         2.82 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/en011_out                                                                                   | clk_gen/o_rst_core_reg_3                                   |               17 |             31 |         1.82 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_3[0]                                                                                  | clk_gen/o_rst_core_reg_0                                   |               19 |             31 |         1.63 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout[30]_i_4__11_0                                                 | clk_gen/o_rst_core_reg_0                                   |               19 |             31 |         1.63 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f2_wr_en                                                                                            | clk_gen/o_rst_core_reg_0                                   |               18 |             31 |         1.72 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                      | clk_gen/o_rst_core_reg_0                                   |               20 |             31 |         1.55 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                   | clk_gen/o_rst_core_reg_0                                   |               17 |             31 |         1.82 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                      | clk_gen/o_rst_core_reg_0                                   |               20 |             31 |         1.55 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en012_out                                                                                           | clk_gen/o_rst_core_reg_3                                   |               19 |             31 |         1.63 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/en014_out                                                                         | clk_gen/o_rst_core_reg_3                                   |               23 |             31 |         1.35 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                     | clk_gen/o_rst_core_reg_3                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                       | clk_gen/o_rst_core_reg_3                                   |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[25]                                                          | clk_gen/o_rst_core_reg_0                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[29]                                                          | clk_gen/o_rst_core_reg_0                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[30]                                                          | clk_gen/o_rst_core_reg_0                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[31]                                                          | clk_gen/o_rst_core_reg_0                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[14]                                                          | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[12]                                                          | clk_gen/o_rst_core_reg_0                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[20]                                                          | clk_gen/o_rst_core_reg_0                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[15]                                                          | clk_gen/o_rst_core_reg_0                                   |               20 |             32 |         1.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[16]                                                          | clk_gen/o_rst_core_reg_0                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[19]                                                          | clk_gen/o_rst_core_reg_0                                   |               27 |             32 |         1.19 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[21]                                                          | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[7]                                                           | clk_gen/o_rst_core_reg_0                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[9]                                                           | clk_gen/o_rst_core_reg_0                                   |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[11]                                                          | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[13]                                                          | clk_gen/o_rst_core_reg_0                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[17]                                                          | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[24]                                                          | clk_gen/o_rst_core_reg_0                                   |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[27]                                                          | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[28]                                                          | clk_gen/o_rst_core_reg_0                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[23]                                                          | clk_gen/o_rst_core_reg_0                                   |               26 |             32 |         1.23 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[8]                                                           | clk_gen/o_rst_core_reg_0                                   |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[4]                                                           | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[1]                                                           | clk_gen/o_rst_core_reg_0                                   |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[2]                                                           | clk_gen/o_rst_core_reg_0                                   |               28 |             32 |         1.14 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[3]                                                           | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[5]                                                           | clk_gen/o_rst_core_reg_0                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[6]                                                           | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[10]                                                          | clk_gen/o_rst_core_reg_0                                   |               27 |             32 |         1.19 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[18]                                                          | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[22]                                                          | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_65[26]                                                          | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                              | clk_gen/o_rst_core_reg_3                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                    | clk_gen/o_rst_core_reg_3                                   |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                     | clk_gen/o_rst_core_reg_3                                   |                9 |             32 |         3.56 |
|  timer_ptc/lrc_clk      | swervolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                      | clk_gen/rst_core                                           |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                     | clk_gen/o_rst_core_reg_3                                   |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                            | clk_gen/o_rst_core_reg_3                                   |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[1]                                                             | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]                                                             | clk_gen/o_rst_core_reg_0                                   |               27 |             32 |         1.19 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[2]                                                             | clk_gen/o_rst_core_reg_0                                   |               25 |             32 |         1.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[3]                                                             | clk_gen/o_rst_core_reg_0                                   |               21 |             32 |         1.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[4]_0                                                                  | clk_gen/o_rst_core_reg_3                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                                | clk_gen/o_rst_core_reg_3                                   |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[4]                                                             | clk_gen/o_rst_core_reg_0                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                 | clk_gen/o_rst_core_reg_0                                   |               24 |             32 |         1.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                 | clk_gen/o_rst_core_reg_0                                   |               22 |             32 |         1.45 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[1]_0                                                 | clk_gen/o_rst_core_reg_3                                   |               23 |             32 |         1.39 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                   | clk_gen/o_rst_core_reg_3                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_0                                                                                 | clk_gen/o_rst_core_reg_3                                   |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/en091_out                                                                                     | clk_gen/o_rst_core_reg_3                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                 | clk_gen/o_rst_core_reg_0                                   |               22 |             32 |         1.45 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/timer_update_value_re                                                                                                               | ddr2/ldc/FDPE_3_0                                          |                7 |             32 |         4.57 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/soccontroller_bus_errors                                                                                                            | ddr2/ldc/FDPE_3_0                                          |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                            |                4 |             32 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en022_out                                                                                           | clk_gen/o_rst_core_reg_3                                   |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                             | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                7 |             32 |         4.57 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                              |                                                            |                9 |             32 |         3.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_3[0]                                                                                            |                                                            |               17 |             32 |         1.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/en092_out                                                                         | clk_gen/o_rst_core_reg_3                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                        | clk_gen/o_rst_core_reg_3                                   |               23 |             32 |         1.39 |
|  dtmcs_tck              | tap/dtmcs_2                                                                                                                                  |                                                            |                5 |             32 |         6.40 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                       | clk_gen/o_rst_core_reg_3                                   |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_1[0]                                                                                                  | clk_gen/rst_core                                           |               10 |             32 |         3.20 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[4]_rep_1[0]                                                                                                     |                                                            |               19 |             32 |         1.68 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_4[0]                                                                                                  | clk_gen/rst_core                                           |               10 |             32 |         3.20 |
|  swervolfn_0_37737_BUFG | swervolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                      | clk_gen/rst_core                                           |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_2[0]                                                                                                  | clk_gen/rst_core                                           |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[5]_0[0]                                                                                                         | clk_gen/rst_core                                           |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_3[0]                                                                                                  | clk_gen/rst_core                                           |                8 |             32 |         4.00 |
|  clk_core_BUFG          | swervolf/axi2wb/E[0]                                                                                                                         | clk_gen/rst_core                                           |                7 |             32 |         4.57 |
|  clk_core_BUFG          | swervolf/axi2wb/wb_rdt_low                                                                                                                   | clk_gen/rst_core                                           |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                         |                                                            |               29 |             32 |         1.10 |
|  clk_core_BUFG          | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_1                                                                                                     | clk_gen/rst_core                                           |               11 |             32 |         2.91 |
|  timer_ptc/cntr_clk     | swervolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                     | clk_gen/rst_core                                           |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/axi2wb/rgpio_ctrl_reg[0][0]                                                                                                         | clk_gen/rst_core                                           |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                     | clk_gen/o_rst_core_reg_3                                   |               18 |             32 |         1.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                    | clk_gen/o_rst_core_reg_3                                   |               19 |             32 |         1.68 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                  |                8 |             32 |         4.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/lsu_dccm_errorff/en094_out                                                                                  | clk_gen/o_rst_core_reg_3                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                 | clk_gen/o_rst_core_reg_3                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                     | clk_gen/o_rst_core_reg_3                                   |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                    | clk_gen/o_rst_core_reg_3                                   |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                   | clk_gen/o_rst_core_reg_3                                   |               15 |             32 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                   | clk_gen/o_rst_core_reg_3                                   |               16 |             32 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                   | clk_gen/o_rst_core_reg_3                                   |                9 |             32 |         3.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                   | clk_gen/o_rst_core_reg_3                                   |               11 |             32 |         2.91 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                     | clk_gen/o_rst_core_reg_3                                   |               14 |             32 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                    | clk_gen/o_rst_core_reg_3                                   |               13 |             32 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                    | clk_gen/o_rst_core_reg_3                                   |               12 |             32 |         2.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                           |                8 |             33 |         4.12 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___54_n_0                                                                                                      | clk_gen/o_rst_core_reg_0                                   |               17 |             33 |         1.94 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___55_n_0                                                                                                      | clk_gen/o_rst_core_reg_0                                   |               11 |             33 |         3.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                           |                7 |             33 |         4.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/mem/icm/ic_data_inst/debug_rd_wy_ff/dout_reg[0]_0                                                                         | clk_gen/o_rst_core_reg_0                                   |               26 |             33 |         1.27 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                           |                9 |             33 |         3.67 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                           |                7 |             33 |         4.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[14]_0                                                                 | clk_gen/o_rst_core_reg_0                                   |               13 |             34 |         2.62 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                           |               14 |             35 |         2.50 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                           |                8 |             35 |         4.38 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                           |                9 |             35 |         3.89 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/E[0]                                                                                                   | clk_gen/rst_core                                           |                9 |             35 |         3.89 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                            |                6 |             36 |         6.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                      |                                                            |                6 |             36 |         6.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/dout_reg[1]_0                                                                               | clk_gen/o_rst_core_reg_3                                   |               15 |             36 |         2.40 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/E[0]                                                     | clk_gen/rst_core                                           |               11 |             36 |         3.27 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                 | clk_gen/rst_core                                           |                9 |             36 |         4.00 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                     | clk_gen/rst_core                                           |               10 |             36 |         3.60 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                 | clk_gen/rst_core                                           |                8 |             36 |         4.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/fifo_cmd_en_1                                                                                | clk_gen/o_rst_core_reg_3                                   |               19 |             36 |         1.89 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                            |                6 |             36 |         6.00 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                      |                                                            |                5 |             36 |         7.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_2                                                                   | clk_gen/o_rst_core_reg_3                                   |               16 |             36 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_0                                                                   | clk_gen/o_rst_core_reg_3                                   |               19 |             36 |         1.89 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/read_ar_buffer_source_valid_reg_1[0]                                                                                                | ddr2/ldc/FDPE_3_0                                          |               10 |             36 |         3.60 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/write_aw_buffer_source_valid_reg_1[0]                                                                                               | ddr2/ldc/FDPE_3_0                                          |                7 |             36 |         5.14 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/mem\\.aw_ready                                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                5 |             37 |         7.40 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/mem\\.ar_ready                                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                6 |             37 |         6.17 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                    | clk_gen/o_rst_core_reg_3                                   |               15 |             37 |         2.47 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                 | ddr2/ldc/FDPE_3_0                                          |               10 |             38 |         3.80 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                 | ddr2/ldc/FDPE_3_0                                          |                9 |             38 |         4.22 |
|  dtmcs_tck              | tap/dtmcs_r1                                                                                                                                 |                                                            |                8 |             39 |         4.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dd[i0div]                                                                      | clk_gen/o_rst_core_reg_3                                   |               13 |             40 |         3.08 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/en0                                                                                                             | clk_gen/o_rst_core_reg_0                                   |               12 |             40 |         3.33 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_we                                                                                                  |                                                            |                5 |             40 |         8.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]                                                               | clk_gen/o_rst_core_reg_0                                   |               27 |             49 |         1.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_wr_en[0]                                                   | clk_gen/o_rst_core_reg_0                                   |               24 |             49 |         2.04 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_wr_en[0]                                                   | clk_gen/o_rst_core_reg_0                                   |               21 |             49 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                   | clk_gen/o_rst_core_reg_0                                   |               29 |             49 |         1.69 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[1]                                                               | clk_gen/o_rst_core_reg_0                                   |               27 |             49 |         1.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[2]                                                               | clk_gen/o_rst_core_reg_0                                   |               23 |             49 |         2.13 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[4]                                                               | clk_gen/o_rst_core_reg_0                                   |               24 |             49 |         2.04 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[3]                                                               | clk_gen/o_rst_core_reg_0                                   |               25 |             49 |         1.96 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                              | clk_gen/o_rst_core_reg_3                                   |               32 |             54 |         1.69 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                              | clk_gen/o_rst_core_reg_3                                   |               36 |             54 |         1.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                              | clk_gen/o_rst_core_reg_3                                   |               34 |             54 |         1.59 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                              | clk_gen/o_rst_core_reg_3                                   |               36 |             54 |         1.50 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                              | clk_gen/o_rst_core_reg_3                                   |               39 |             54 |         1.38 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                              | clk_gen/o_rst_core_reg_3                                   |               37 |             54 |         1.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/p_307_in                                                                                     | clk_gen/o_rst_core_reg_3                                   |               39 |             54 |         1.38 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                              | clk_gen/o_rst_core_reg_3                                   |               34 |             54 |         1.59 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[4]_0                                                                     | clk_gen/o_rst_core_reg_3                                   |               20 |             62 |         3.10 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                 | clk_gen/o_rst_core_reg_3                                   |               36 |             63 |         1.75 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                     | clk_gen/o_rst_core_reg_3                                   |               22 |             63 |         2.86 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                    | clk_gen/o_rst_core_reg_3                                   |               28 |             63 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                 | clk_gen/o_rst_core_reg_3                                   |               31 |             63 |         2.03 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                               | clk_gen/o_rst_core_reg_3                                   |               25 |             63 |         2.52 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/dout_reg[12]_1                                                      | clk_gen/o_rst_core_reg_3                                   |               32 |             64 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/dout_reg[0]_1                                                            | clk_gen/o_rst_core_reg_3                                   |               38 |             64 |         1.68 |
|  clk_core_BUFG          | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/lsu_axi_rvalid                                                            | clk_gen/o_rst_core_reg_0                                   |               26 |             64 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_2                                                                  | clk_gen/o_rst_core_reg_3                                   |               27 |             64 |         2.37 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___192_n_0                                                                                                     | clk_gen/o_rst_core_reg_0                                   |               28 |             64 |         2.29 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___190_n_0                                                                                                     | clk_gen/o_rst_core_reg_0                                   |               23 |             64 |         2.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___188_n_0                                                                                                     | clk_gen/o_rst_core_reg_0                                   |               21 |             64 |         3.05 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i___186_n_0                                                                                                     | clk_gen/o_rst_core_reg_0                                   |               23 |             64 |         2.78 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_1                                                                  | clk_gen/o_rst_core_reg_3                                   |               26 |             64 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_3                                                                  | clk_gen/o_rst_core_reg_3                                   |               31 |             64 |         2.06 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_data_en_0                                                                  | clk_gen/o_rst_core_reg_3                                   |               23 |             64 |         2.78 |
|  clk_core_BUFG          | swervolf/axi2wb/o_rdata[63]_i_1_n_0                                                                                                          |                                                            |               24 |             64 |         2.67 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[0]_1                                                                 | clk_gen/o_rst_core_reg_0                                   |               25 |             64 |         2.56 |
|  ddr2/ldc/BUFG_1_0      | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                      | ddr2/ldc/FDPE_3_0                                          |               20 |             64 |         3.20 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[1]_0                                                                 | clk_gen/o_rst_core_reg_0                                   |               26 |             64 |         2.46 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                    | clk_gen/o_rst_core_reg_3                                   |               27 |             66 |         2.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/exu/i__n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                   |               40 |             69 |         1.73 |
|  clk_core_BUFG          |                                                                                                                                              |                                                            |               38 |             70 |         1.84 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                   |                                                            |               14 |             71 |         5.07 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                |                                                            |               19 |             71 |         3.74 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                  | clk_gen/rst_core                                           |               22 |             71 |         3.23 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                   |                                                            |               12 |             73 |         6.08 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                  | ddr2/ldc/FDPE_3_0                                          |               13 |             73 |         5.62 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg_0[0]                                                       | clk_gen/rst_core                                           |               26 |             73 |         2.81 |
|  clk_core_BUFG          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                |                                                            |               15 |             73 |         4.87 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                    | clk_gen/o_rst_core_reg_3                                   |               44 |             75 |         1.70 |
|  ddr2/ldc/BUFG_1_0      | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                  | ddr2/ldc/FDPE_3_0                                          |               23 |             75 |         3.26 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                 | clk_gen/o_rst_core_reg_0                                   |               30 |             76 |         2.53 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                 | clk_gen/o_rst_core_reg_0                                   |               27 |             76 |         2.81 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[2]_0                                                              | clk_gen/o_rst_core_reg_0                                   |               38 |             76 |         2.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                    | clk_gen/o_rst_core_reg_0                                   |               25 |             76 |         3.04 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                    | clk_gen/o_rst_core_reg_0                                   |               32 |             76 |         2.38 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                    | clk_gen/o_rst_core_reg_0                                   |               28 |             76 |         2.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/mem/en0                                                                                                                   | clk_gen/o_rst_core_reg_0                                   |               32 |             78 |         2.44 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_2                                                            | clk_gen/o_rst_core_reg_3                                   |               37 |             78 |         2.11 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                           | clk_gen/o_rst_core_reg_3                                   |               29 |             81 |         2.79 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_1                                                                               | clk_gen/o_rst_core_reg_3                                   |               35 |             89 |         2.54 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                  | clk_gen/o_rst_core_reg_3                                   |               39 |             89 |         2.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/rsenable_0                                                         | clk_gen/o_rst_core_reg_0                                   |               30 |             93 |         3.10 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                               | clk_gen/o_rst_core_reg_3                                   |               38 |             98 |         2.58 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0]_1                                                              | clk_gen/o_rst_core_reg_0                                   |               34 |            106 |         3.12 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                    | clk_gen/o_rst_core_reg_0                                   |               30 |            108 |         3.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                            | clk_gen/o_rst_core_reg_0                                   |               52 |            121 |         2.33 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                            | clk_gen/o_rst_core_reg_0                                   |               47 |            122 |         2.60 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                               | clk_gen/o_rst_core_reg_0                                   |               53 |            125 |         2.36 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                     | clk_gen/o_rst_core_reg_0                                   |               45 |            129 |         2.87 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                  | clk_gen/o_rst_core_reg_0                                   |               49 |            133 |         2.71 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                     | clk_gen/o_rst_core_reg_0                                   |               68 |            135 |         1.99 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/flush_upperff/ibwrite[0]                                                                               | clk_gen/o_rst_core_reg_0                                   |               45 |            135 |         3.00 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                     | clk_gen/o_rst_core_reg_0                                   |               51 |            135 |         2.65 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[2]                                                                     | clk_gen/o_rst_core_reg_0                                   |               53 |            135 |         2.55 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                               | clk_gen/o_rst_core_reg_3                                   |               65 |            137 |         2.11 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                           | clk_gen/o_rst_core_reg_3                                   |               79 |            155 |         1.96 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_1                                                                               | clk_gen/o_rst_core_reg_0                                   |               61 |            156 |         2.56 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                 | clk_gen/o_rst_core_reg_0                                   |               59 |            164 |         2.78 |
|  clk_core_BUFG          |                                                                                                                                              | clk_gen/o_rst_core_reg_2                                   |               86 |            196 |         2.28 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                    | clk_gen/o_rst_core_reg_0                                   |               69 |            199 |         2.88 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_mb_beat_count_ff/dout_reg[1]_1                                                                      | clk_gen/o_rst_core_reg_0                                   |               85 |            224 |         2.64 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              | ddr2/ldc/FDPE_3_0                                          |              100 |            231 |         2.31 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/qwen0                                                                                                 | clk_gen/o_rst_core_reg_0                                   |              105 |            236 |         2.25 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4                                                                                             | clk_gen/o_rst_core_reg_0                                   |              104 |            236 |         2.27 |
|  clk_core_BUFG          | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4163_out                                                                                      | clk_gen/o_rst_core_reg_0                                   |              179 |            236 |         1.32 |
|  ddr2/ldc/BUFG_1_0      |                                                                                                                                              |                                                            |              164 |            468 |         2.85 |
|  clk_core_BUFG          |                                                                                                                                              | clk_gen/rst_core                                           |              283 |            747 |         2.64 |
|  clk_core_BUFG          |                                                                                                                                              | clk_gen/o_rst_core_reg_3                                   |              441 |            938 |         2.13 |
|  clk_core_BUFG          |                                                                                                                                              | clk_gen/o_rst_core_reg_0                                   |              649 |           1446 |         2.23 |
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


