<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MA35D1 RTP BSP: StdDriver/src/spi.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">MA35D1 RTP BSP<span id="projectnumber">&#160;V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for MA35D1 RTP</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>SPI driver source file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d6/d7f/_nu_micro_8h_source.html">NuMicro.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for spi.c:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d14/spi_8c__incl.png" border="0" usemap="#a_std_driver_2src_2spi_8c" alt=""/></div>
<map name="a_std_driver_2src_2spi_8c" id="a_std_driver_2src_2spi_8c">
<area shape="rect" title="SPI driver source file." alt="" coords="2424,5,2552,32"/>
<area shape="rect" href="../../d6/d7f/_nu_micro_8h.html" title="NuMicro peripheral access layer header file." alt="" coords="2447,80,2529,107"/>
<area shape="rect" href="../../d1/df1/ma35d1__rtp_8h.html" title="Peripheral access layer header file. This file contains all the peripheral register&#39;s definitions and..." alt="" coords="2437,155,2539,181"/>
<area shape="rect" title=" " alt="" coords="5,229,96,256"/>
<area shape="rect" href="../../de/d1b/system__ma35d1__rtp_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File." alt="" coords="121,229,271,256"/>
<area shape="rect" title=" " alt="" coords="219,304,285,331"/>
<area shape="rect" href="../../d0/d3d/sys__reg_8h.html" title="SYS register definition header file." alt="" coords="347,229,426,256"/>
<area shape="rect" href="../../d2/d5c/clk__reg_8h.html" title="CLK register definition header file." alt="" coords="451,229,525,256"/>
<area shape="rect" href="../../d7/d00/uart__reg_8h.html" title="UART register definition header file." alt="" coords="549,229,629,256"/>
<area shape="rect" href="../../d4/d84/whc__reg_8h.html" title="Wormhole controller register definition header file." alt="" coords="654,229,735,256"/>
<area shape="rect" href="../../d6/dd3/hwsem__reg_8h.html" title="HWSEM register definition header file." alt="" coords="760,229,859,256"/>
<area shape="rect" href="../../df/d4f/wdt__reg_8h.html" title="WDT register definition header file." alt="" coords="883,229,962,256"/>
<area shape="rect" href="../../d1/ddc/wwdt__reg_8h.html" title="WWDT register definition header file." alt="" coords="986,229,1073,256"/>
<area shape="rect" href="../../de/db3/adc__reg_8h.html" title=" " alt="" coords="1097,229,1175,256"/>
<area shape="rect" href="../../d5/d3b/eadc__reg_8h.html" title="EADC register definition header file." alt="" coords="1199,229,1286,256"/>
<area shape="rect" href="../../da/dbb/sc__reg_8h.html" title="SC register definition header file." alt="" coords="1311,229,1383,256"/>
<area shape="rect" href="../../d3/dd8/gpio__reg_8h.html" title="GPIO register definition header file." alt="" coords="1407,229,1489,256"/>
<area shape="rect" href="../../d4/df5/ecap__reg_8h.html" title="ECAP register definition header file." alt="" coords="1514,229,1601,256"/>
<area shape="rect" href="../../d7/d75/qei__reg_8h.html" title="QEI register definition header file." alt="" coords="1625,229,1700,256"/>
<area shape="rect" href="../../d5/d0a/i2c__reg_8h.html" title="I2C register definition header file." alt="" coords="1724,229,1799,256"/>
<area shape="rect" href="../../d7/dc8/i2s__reg_8h.html" title="I2S register definition header file." alt="" coords="1823,229,1897,256"/>
<area shape="rect" href="../../d7/dde/pdma__reg_8h.html" title="PDMA register definition header file." alt="" coords="1921,229,2012,256"/>
<area shape="rect" href="../../d6/d20/qspi__reg_8h.html" title="QSPI register definition header file." alt="" coords="2036,229,2119,256"/>
<area shape="rect" href="../../d6/df9/spi__reg_8h.html" title="SPI register definition header file." alt="" coords="2143,229,2217,256"/>
<area shape="rect" href="../../df/d5c/rtc__reg_8h.html" title="RTC register definition header file." alt="" coords="2242,229,2315,256"/>
<area shape="rect" href="../../d5/dd1/timer__reg_8h.html" title="TIMER register definition header file." alt="" coords="2339,229,2426,256"/>
<area shape="rect" href="../../d7/d60/ebi__reg_8h.html" title="EBI register definition header file." alt="" coords="2451,229,2525,256"/>
<area shape="rect" href="../../d2/df8/epwm__reg_8h.html" title="EPWM register definition header file." alt="" coords="2550,229,2642,256"/>
<area shape="rect" href="../../d6/de0/kpi__reg_8h.html" title="KPI register definition header file." alt="" coords="2667,229,2741,256"/>
<area shape="rect" href="../../d8/d5c/canfd__reg_8h.html" title="CANFD register definition header file." alt="" coords="2766,229,2855,256"/>
<area shape="rect" href="../../d9/d87/sys_8h.html" title="SYS Driver Header File." alt="" coords="2879,229,2934,256"/>
<area shape="rect" href="../../d3/d89/clk_8h.html" title="CLK Driver Header File." alt="" coords="2959,229,3009,256"/>
<area shape="rect" href="../../d2/d86/uart_8h.html" title="UART driver header file." alt="" coords="3034,229,3089,256"/>
<area shape="rect" href="../../d3/dc6/hwsem_8h.html" title="HWSEM driver header file." alt="" coords="3113,229,3188,256"/>
<area shape="rect" href="../../dd/d0c/whc_8h.html" title="WHC driver header file." alt="" coords="3212,229,3268,256"/>
<area shape="rect" href="../../d6/d7c/gpio_8h.html" title="GPIO driver header file." alt="" coords="3293,229,3350,256"/>
<area shape="rect" href="../../d1/d1f/ecap_8h.html" title="EnHanced Input Capture Timer(ECAP) driver header file." alt="" coords="3375,229,3436,256"/>
<area shape="rect" href="../../df/d6c/qei_8h.html" title="Quadrature Encoder Interface (QEI) driver header file." alt="" coords="3460,229,3511,256"/>
<area shape="rect" href="../../d5/dd0/timer_8h.html" title="Timer Controller(Timer) driver header file." alt="" coords="3535,229,3598,256"/>
<area shape="rect" href="../../d7/d9e/timer__pwm_8h.html" title="Timer PWM Controller(Timer PWM) driver header file." alt="" coords="3623,229,3719,256"/>
<area shape="rect" href="../../d1/d47/pdma_8h.html" title="PDMA driver header file." alt="" coords="3743,229,3809,256"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="I2C driver header file." alt="" coords="3833,229,3884,256"/>
<area shape="rect" href="../../d1/da9/i2s_8h.html" title="I2S driver header file." alt="" coords="3908,229,3959,256"/>
<area shape="rect" href="../../dc/d9b/epwm_8h.html" title="EPWM driver header file." alt="" coords="3983,229,4049,256"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="EADC driver header file." alt="" coords="4073,229,4135,256"/>
<area shape="rect" href="../../d7/d19/adc_8h.html" title="ADC driver header file." alt="" coords="4159,229,4214,256"/>
<area shape="rect" href="../../d0/de2/wdt_8h.html" title="WDT driver header file." alt="" coords="4239,229,4292,256"/>
<area shape="rect" href="../../dd/d09/wwdt_8h.html" title="WWDT driver header file." alt="" coords="4317,229,4379,256"/>
<area shape="rect" href="../../da/d96/ebi_8h.html" title="External Bus Interface(EBI) driver header file." alt="" coords="4404,229,4455,256"/>
<area shape="rect" href="../../dc/d0b/scuart_8h.html" title="Smartcard UART mode (SCUART) driver header file." alt="" coords="4479,229,4548,256"/>
</map>
</div>
</div>
<p><a href="../../da/d00/spi_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf40f8c0e4c98888b91aa332f00da1bf1"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf40f8c0e4c98888b91aa332f00da1bf1">SPII2S_GetSourceClockFreq</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:gaf40f8c0e4c98888b91aa332f00da1bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get I2S source clock frequency.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf40f8c0e4c98888b91aa332f00da1bf1">More...</a><br /></td></tr>
<tr class="separator:gaf40f8c0e4c98888b91aa332f00da1bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730860b4abad2938903f79d10f9846e7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga730860b4abad2938903f79d10f9846e7">CLK_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:ga730860b4abad2938903f79d10f9846e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6301b2b7f437c6a7040c7e49591e5981"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6301b2b7f437c6a7040c7e49591e5981">CLK_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:ga6301b2b7f437c6a7040c7e49591e5981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50388ee5b14b42bceda88c2389fc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gaa50388ee5b14b42bceda88c2389fc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">More...</a><br /></td></tr>
<tr class="separator:gaa50388ee5b14b42bceda88c2389fc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">More...</a><br /></td></tr>
<tr class="separator:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga650564b1befc6ce3efcfcd255cbb143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">More...</a><br /></td></tr>
<tr class="separator:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4350275013b1125563e4d8c39a5739"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabd4350275013b1125563e4d8c39a5739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI status.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">More...</a><br /></td></tr>
<tr class="separator:gabd4350275013b1125563e4d8c39a5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">SPII2S_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat)</td></tr>
<tr class="memdesc:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures some parameters of I2S interface for general purpose use.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">More...</a><br /></td></tr>
<tr class="separator:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e15a2ed089d748766240f1a71ae66d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">SPII2S_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga0e15a2ed089d748766240f1a71ae66d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">More...</a><br /></td></tr>
<tr class="separator:ga0e15a2ed089d748766240f1a71ae66d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256a836298670e06beafb128fb31adef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">SPII2S_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga256a836298670e06beafb128fb31adef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">More...</a><br /></td></tr>
<tr class="separator:ga256a836298670e06beafb128fb31adef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc08a95a9d913e5da530fb306ca275b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">SPII2S_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabc08a95a9d913e5da530fb306ca275b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">More...</a><br /></td></tr>
<tr class="separator:gabc08a95a9d913e5da530fb306ca275b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c7876531bbc5c0bb193530965540e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">SPII2S_EnableMCLK</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga10c7876531bbc5c0bb193530965540e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable master clock (MCLK).  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">More...</a><br /></td></tr>
<tr class="separator:ga10c7876531bbc5c0bb193530965540e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d8b8b82860abef8d23aaa20acfd888"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">SPII2S_DisableMCLK</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga12d8b8b82860abef8d23aaa20acfd888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable master clock (MCLK).  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">More...</a><br /></td></tr>
<tr class="separator:ga12d8b8b82860abef8d23aaa20acfd888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae272ac8df329a268ce302f760dae15c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">SPII2S_SetFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gae272ac8df329a268ce302f760dae15c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">More...</a><br /></td></tr>
<tr class="separator:gae272ac8df329a268ce302f760dae15c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >SPI driver source file. </p>
<p >SPDX-License-Identifier: Apache-2.0 </p><dl class="section copyright"><dt>Copyright</dt><dd>(C) 2020 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Mar 20 2022 11:57:07 for MA35D1 RTP BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
