C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  I:\EDA\zuhe\W_74HC138\synthesis   -part A3P060  -package VQFP100  -grade -1    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile I:\EDA\zuhe\W_74HC138\synthesis\synlog\report\W_74HC138_fpga_mapper.xml  -top_level_module  W_74HC138  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  I:\EDA\zuhe\W_74HC138\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.edn   -freq 100.000   I:\EDA\zuhe\W_74HC138\synthesis\synwork\W_74HC138_prem.srd  -sap  I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.sap  -otap  I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.tap  -omap  I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.sap  -ologparam  I:\EDA\zuhe\W_74HC138\synthesis\syntmp\W_74HC138.plg  -osyn  I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.srm  -prjdir  I:\EDA\zuhe\W_74HC138\synthesis\  -prjname  W_74HC138_syn  -log  I:\EDA\zuhe\W_74HC138\synthesis\synlog\W_74HC138_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade -1 -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\W_74HC138_fpga_mapper.xml -top_level_module W_74HC138 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\W_74HC138.edn -freq 100.000 ..\synwork\W_74HC138_prem.srd -sap ..\W_74HC138.sap -otap ..\W_74HC138.tap -omap ..\W_74HC138.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\W_74HC138.sap -ologparam W_74HC138.plg -osyn ..\W_74HC138.srm -prjdir ..\ -prjname W_74HC138_syn -log ..\synlog\W_74HC138_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1608620186|size:1689|exec:0|csum:
file:..\W_74HC138.edn|io:o|time:1608620188|size:16097|exec:0|csum:
file:..\synwork\W_74HC138_prem.srd|io:i|time:1608620188|size:2600|exec:0|csum:D07FEFCEB76A289293A4747403A3B8E9
file:..\W_74HC138.sap|io:o|time:1608620188|size:117|exec:0|csum:
file:..\W_74HC138.tap|io:o|time:0|size:0|exec:0|csum:
file:..\W_74HC138.map|io:o|time:1608620188|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\W_74HC138.sap|io:o|time:1608620188|size:117|exec:0|csum:
file:W_74HC138.plg|io:o|time:1608620188|size:99|exec:0|csum:
file:..\W_74HC138.srm|io:o|time:1608620188|size:65859|exec:0|csum:
file:..\synlog\W_74HC138_fpga_mapper.srr|io:o|time:1608620188|size:7622|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
