[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:1:1: No timescale set for "dut1".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:34:1: No timescale set for "dut2".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:47:1: No timescale set for "prim_generic_ram_1".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:1:1: Compile module "work@dut1".
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:34:1: Compile module "work@dut2".
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:47:1: Compile module "work@prim_generic_ram_1".
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               9
ArrayTypespec                                          9
Assignment                                             1
Begin                                                  1
BitSelect                                              2
BitTypespec                                            5
Constant                                              33
ContAssign                                             1
Design                                                 1
EnumConst                                              1
EnumTypespec                                           1
GenFor                                                 1
HierPath                                               2
Identifier                                            11
Initial                                                1
LogicNet                                               1
LogicTypespec                                         11
Module                                                 5
ModuleTypespec                                         4
Operation                                             18
PackedArrayTypespec                                    4
Range                                                 20
RefModule                                              3
RefObj                                                 9
RefTypespec                                           41
SourceFile                                             1
StructNet                                              2
StructTypespec                                         4
SysFuncCall                                            1
TypedefTypespec                                        5
TypespecMember                                        10
Variable                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/StructVar/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut1)
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:work@dut1
  |vpiTypedef:
  \_TypedefTypespec: (mem_s), line:7:5, endln:7:10
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:
    \_Identifier: (mem_s)
      |vpiParent:
      \_TypedefTypespec: (mem_s), line:7:5, endln:7:10
      |vpiName:mem_s
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut1.mem_s), line:3:11, endln:7:4
      |vpiParent:
      \_TypedefTypespec: (mem_s), line:7:5, endln:7:10
      |vpiFullName:work@dut1.mem_s
      |vpiActual:
      \_StructTypespec: , line:3:11, endln:7:4
  |vpiTypedef:
  \_StructTypespec: , line:3:11, endln:7:4
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:4:20, endln:4:24
      |vpiParent:
      \_StructTypespec: , line:3:11, endln:7:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.addr), line:4:6, endln:4:17
        |vpiParent:
        \_TypespecMember: (addr), line:4:20, endln:4:24
        |vpiFullName:work@dut1.addr
        |vpiActual:
        \_PackedArrayTypespec: , line:4:6, endln:4:17
    |vpiTypespecMember:
    \_TypespecMember: (data), line:5:20, endln:5:24
      |vpiParent:
      \_StructTypespec: , line:3:11, endln:7:4
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@dut1.data), line:5:6, endln:5:17
        |vpiParent:
        \_TypespecMember: (data), line:5:20, endln:5:24
        |vpiFullName:work@dut1.data
        |vpiActual:
        \_PackedArrayTypespec: , line:5:6, endln:5:17
    |vpiTypespecMember:
    \_TypespecMember: (wr), line:6:20, endln:6:22
      |vpiParent:
      \_StructTypespec: , line:3:11, endln:7:4
      |vpiName:wr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.wr), line:6:6, endln:6:9
        |vpiParent:
        \_TypespecMember: (wr), line:6:20, endln:6:22
        |vpiFullName:work@dut1.wr
        |vpiActual:
        \_BitTypespec: , line:4:6, endln:4:9
  |vpiTypedef:
  \_BitTypespec: , line:4:6, endln:4:9
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:4:6, endln:4:17
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:4:12, endln:4:17
      |vpiParent:
      \_PackedArrayTypespec: , line:4:6, endln:4:17
      |vpiLeftRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:4:6, endln:4:9
      |vpiParent:
      \_PackedArrayTypespec: , line:4:6, endln:4:17
      |vpiFullName:work@dut1
      |vpiActual:
      \_BitTypespec: , line:4:6, endln:4:9
  |vpiTypedef:
  \_PackedArrayTypespec: , line:5:6, endln:5:17
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:5:12, endln:5:17
      |vpiParent:
      \_PackedArrayTypespec: , line:5:6, endln:5:17
      |vpiLeftRange:
      \_Constant: , line:5:13, endln:5:14
        |vpiParent:
        \_Range: , line:5:12, endln:5:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:15, endln:5:16
        |vpiParent:
        \_Range: , line:5:12, endln:5:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:5:6, endln:5:9
      |vpiParent:
      \_PackedArrayTypespec: , line:5:6, endln:5:17
      |vpiFullName:work@dut1
      |vpiActual:
      \_BitTypespec: , line:4:6, endln:4:9
  |vpiTypedef:
  \_TypedefTypespec: (intf), line:17:5, endln:17:9
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:
    \_Identifier: (intf)
      |vpiParent:
      \_TypedefTypespec: (intf), line:17:5, endln:17:9
      |vpiName:intf
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut1.intf), line:13:11, endln:17:4
      |vpiParent:
      \_TypedefTypespec: (intf), line:17:5, endln:17:9
      |vpiFullName:work@dut1.intf
      |vpiActual:
      \_StructTypespec: , line:13:11, endln:17:4
  |vpiTypedef:
  \_StructTypespec: , line:13:11, endln:17:4
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:14:22, endln:14:26
      |vpiParent:
      \_StructTypespec: , line:13:11, endln:17:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.addr), line:14:6, endln:14:19
        |vpiParent:
        \_TypespecMember: (addr), line:14:22, endln:14:26
        |vpiFullName:work@dut1.addr
        |vpiActual:
        \_LogicTypespec: , line:14:6, endln:14:11
    |vpiTypespecMember:
    \_TypespecMember: (data), line:15:22, endln:15:26
      |vpiParent:
      \_StructTypespec: , line:13:11, endln:17:4
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@dut1.data), line:15:6, endln:15:19
        |vpiParent:
        \_TypespecMember: (data), line:15:22, endln:15:26
        |vpiFullName:work@dut1.data
        |vpiActual:
        \_LogicTypespec: , line:15:6, endln:15:11
    |vpiTypespecMember:
    \_TypespecMember: (wr), line:16:22, endln:16:24
      |vpiParent:
      \_StructTypespec: , line:13:11, endln:17:4
      |vpiName:wr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.wr), line:16:6, endln:16:11
        |vpiParent:
        \_TypespecMember: (wr), line:16:22, endln:16:24
        |vpiFullName:work@dut1.wr
        |vpiActual:
        \_LogicTypespec: , line:16:6, endln:16:11
  |vpiTypedef:
  \_LogicTypespec: , line:14:6, endln:14:11
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:14:14, endln:14:19
      |vpiParent:
      \_LogicTypespec: , line:14:6, endln:14:11
      |vpiLeftRange:
      \_Constant: , line:14:15, endln:14:16
        |vpiParent:
        \_Range: , line:14:14, endln:14:19
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:17, endln:14:18
        |vpiParent:
        \_Range: , line:14:14, endln:14:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:6, endln:15:11
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:15:14, endln:15:19
      |vpiParent:
      \_LogicTypespec: , line:15:6, endln:15:11
      |vpiLeftRange:
      \_Constant: , line:15:15, endln:15:16
        |vpiParent:
        \_Range: , line:15:14, endln:15:19
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:17, endln:15:18
        |vpiParent:
        \_Range: , line:15:14, endln:15:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:16:6, endln:16:11
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_ArrayTypespec: , line:11:3, endln:11:17
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:11:14, endln:11:17
      |vpiParent:
      \_ArrayTypespec: , line:11:3, endln:11:17
      |vpiRightRange:
      \_Operation: , line:11:15, endln:11:16
        |vpiParent:
        \_Range: , line:11:14, endln:11:17
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:15, endln:11:16
          |vpiParent:
          \_Operation: , line:11:15, endln:11:16
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1.mem_s), line:11:3, endln:11:8
      |vpiParent:
      \_ArrayTypespec: , line:11:3, endln:11:17
      |vpiName:mem_s
      |vpiFullName:work@dut1.mem_s
      |vpiActual:
      \_TypedefTypespec: (mem_s), line:7:5, endln:7:10
  |vpiTypedef:
  \_ArrayTypespec: , line:21:3, endln:21:23
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:21:20, endln:21:23
      |vpiParent:
      \_ArrayTypespec: , line:21:3, endln:21:23
      |vpiRightRange:
      \_Operation: , line:21:21, endln:21:22
        |vpiParent:
        \_Range: , line:21:20, endln:21:23
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:21:21, endln:21:22
          |vpiParent:
          \_Operation: , line:21:21, endln:21:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:21:3, endln:21:7
      |vpiParent:
      \_ArrayTypespec: , line:21:3, endln:21:23
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:16:6, endln:16:11
  |vpiTypedef:
  \_ArrayTypespec: , line:22:3, endln:22:26
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:22:20, endln:22:23
      |vpiParent:
      \_ArrayTypespec: , line:22:3, endln:22:26
      |vpiRightRange:
      \_Operation: , line:22:21, endln:22:22
        |vpiParent:
        \_Range: , line:22:20, endln:22:23
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:22:21, endln:22:22
          |vpiParent:
          \_Operation: , line:22:21, endln:22:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:22:23, endln:22:26
      |vpiParent:
      \_ArrayTypespec: , line:22:3, endln:22:26
      |vpiRightRange:
      \_Operation: , line:22:24, endln:22:25
        |vpiParent:
        \_Range: , line:22:23, endln:22:26
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:22:24, endln:22:25
          |vpiParent:
          \_Operation: , line:22:24, endln:22:25
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:22:3, endln:22:7
      |vpiParent:
      \_ArrayTypespec: , line:22:3, endln:22:26
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:16:6, endln:16:11
  |vpiTypedef:
  \_LogicTypespec: , line:26:3, endln:26:8
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:26:9, endln:26:15
      |vpiParent:
      \_LogicTypespec: , line:26:3, endln:26:8
      |vpiLeftRange:
      \_Constant: , line:26:10, endln:26:12
        |vpiParent:
        \_Range: , line:26:9, endln:26:15
        |vpiDecompile:33
        |vpiSize:64
        |UINT:33
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:13, endln:26:14
        |vpiParent:
        \_Range: , line:26:9, endln:26:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:26:3, endln:26:32
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:26:29, endln:26:32
      |vpiParent:
      \_ArrayTypespec: , line:26:3, endln:26:32
      |vpiRightRange:
      \_Operation: , line:26:30, endln:26:31
        |vpiParent:
        \_Range: , line:26:29, endln:26:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:26:30, endln:26:31
          |vpiParent:
          \_Operation: , line:26:30, endln:26:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:26:3, endln:26:15
      |vpiParent:
      \_ArrayTypespec: , line:26:3, endln:26:32
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:26:3, endln:26:8
  |vpiTypedef:
  \_ArrayTypespec: , line:27:3, endln:27:32
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:27:29, endln:27:32
      |vpiParent:
      \_ArrayTypespec: , line:27:3, endln:27:32
      |vpiRightRange:
      \_Operation: , line:27:30, endln:27:31
        |vpiParent:
        \_Range: , line:27:29, endln:27:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:27:30, endln:27:31
          |vpiParent:
          \_Operation: , line:27:30, endln:27:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:27:3, endln:27:8
      |vpiParent:
      \_ArrayTypespec: , line:27:3, endln:27:32
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:16:6, endln:16:11
  |vpiTypedef:
  \_ArrayTypespec: , line:28:3, endln:28:36
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:28:30, endln:28:33
      |vpiParent:
      \_ArrayTypespec: , line:28:3, endln:28:36
      |vpiRightRange:
      \_Operation: , line:28:31, endln:28:32
        |vpiParent:
        \_Range: , line:28:30, endln:28:33
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:28:31, endln:28:32
          |vpiParent:
          \_Operation: , line:28:31, endln:28:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:28:33, endln:28:36
      |vpiParent:
      \_ArrayTypespec: , line:28:3, endln:28:36
      |vpiRightRange:
      \_Operation: , line:28:34, endln:28:35
        |vpiParent:
        \_Range: , line:28:33, endln:28:36
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:28:34, endln:28:35
          |vpiParent:
          \_Operation: , line:28:34, endln:28:35
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:28:3, endln:28:8
      |vpiParent:
      \_ArrayTypespec: , line:28:3, endln:28:36
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:16:6, endln:16:11
  |vpiImportTypespec:
  \_TypedefTypespec: (mem_s), line:7:5, endln:7:10
  |vpiImportTypespec:
  \_StructTypespec: , line:3:11, endln:7:4
  |vpiImportTypespec:
  \_BitTypespec: , line:4:6, endln:4:9
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:4:6, endln:4:17
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:5:6, endln:5:17
  |vpiImportTypespec:
  \_TypedefTypespec: (intf), line:17:5, endln:17:9
  |vpiImportTypespec:
  \_StructTypespec: , line:13:11, endln:17:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:6, endln:14:11
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:6, endln:15:11
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:6, endln:16:11
  |vpiImportTypespec:
  \_StructNet: (work@dut1.mem1), line:9:9, endln:9:13
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.mem1.mem_s), line:9:3, endln:9:8
      |vpiParent:
      \_StructNet: (work@dut1.mem1), line:9:9, endln:9:13
      |vpiName:mem_s
      |vpiFullName:work@dut1.mem1.mem_s
      |vpiActual:
      \_TypedefTypespec: (mem_s), line:7:5, endln:7:10
    |vpiName:mem1
    |vpiFullName:work@dut1.mem1
  |vpiImportTypespec:
  \_ArrayTypespec: , line:11:3, endln:11:17
  |vpiImportTypespec:
  \_ArrayNet: (work@dut1.mem2), line:11:9, endln:11:13
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.mem2), line:11:3, endln:11:8
      |vpiParent:
      \_ArrayNet: (work@dut1.mem2), line:11:9, endln:11:13
      |vpiFullName:work@dut1.mem2
      |vpiActual:
      \_ArrayTypespec: , line:11:3, endln:11:17
    |vpiName:mem2
    |vpiFullName:work@dut1.mem2
  |vpiImportTypespec:
  \_LogicNet: (work@dut1.intf1), line:19:13, endln:19:18
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.intf1), line:19:3, endln:19:7
      |vpiParent:
      \_LogicNet: (work@dut1.intf1), line:19:13, endln:19:18
      |vpiFullName:work@dut1.intf1
      |vpiActual:
      \_LogicTypespec: , line:16:6, endln:16:11
    |vpiName:intf1
    |vpiFullName:work@dut1.intf1
    |vpiNetType:1
  |vpiImportTypespec:
  \_ArrayTypespec: , line:21:3, endln:21:23
  |vpiImportTypespec:
  \_ArrayNet: (work@dut1.intf2), line:21:13, endln:21:18
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.intf2), line:21:3, endln:21:7
      |vpiParent:
      \_ArrayNet: (work@dut1.intf2), line:21:13, endln:21:18
      |vpiFullName:work@dut1.intf2
      |vpiActual:
      \_ArrayTypespec: , line:21:3, endln:21:23
    |vpiName:intf2
    |vpiFullName:work@dut1.intf2
    |vpiNetType:1
  |vpiImportTypespec:
  \_ArrayTypespec: , line:22:3, endln:22:26
  |vpiImportTypespec:
  \_ArrayNet: (work@dut1.intf3), line:22:13, endln:22:18
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.intf3), line:22:3, endln:22:7
      |vpiParent:
      \_ArrayNet: (work@dut1.intf3), line:22:13, endln:22:18
      |vpiFullName:work@dut1.intf3
      |vpiActual:
      \_ArrayTypespec: , line:22:3, endln:22:26
    |vpiName:intf3
    |vpiFullName:work@dut1.intf3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:3, endln:26:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:26:3, endln:26:32
  |vpiImportTypespec:
  \_ArrayNet: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.csr_pmp_addr), line:26:3, endln:26:15
      |vpiParent:
      \_ArrayNet: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
      |vpiFullName:work@dut1.csr_pmp_addr
      |vpiActual:
      \_ArrayTypespec: , line:26:3, endln:26:32
    |vpiName:csr_pmp_addr
    |vpiFullName:work@dut1.csr_pmp_addr
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: , line:27:3, endln:27:32
  |vpiImportTypespec:
  \_ArrayNet: (work@dut1.pmp_req_err), line:27:16, endln:27:27
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.pmp_req_err), line:27:3, endln:27:8
      |vpiParent:
      \_ArrayNet: (work@dut1.pmp_req_err), line:27:16, endln:27:27
      |vpiFullName:work@dut1.pmp_req_err
      |vpiActual:
      \_ArrayTypespec: , line:27:3, endln:27:32
    |vpiName:pmp_req_err
    |vpiFullName:work@dut1.pmp_req_err
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: , line:28:3, endln:28:36
  |vpiImportTypespec:
  \_ArrayNet: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.pmp_req_err1), line:28:3, endln:28:8
      |vpiParent:
      \_ArrayNet: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
      |vpiFullName:work@dut1.pmp_req_err1
      |vpiActual:
      \_ArrayTypespec: , line:28:3, endln:28:36
    |vpiName:pmp_req_err1
    |vpiFullName:work@dut1.pmp_req_err1
    |vpiNetType:36
  |vpiDefName:work@dut1
  |vpiNet:
  \_StructNet: (work@dut1.mem1), line:9:9, endln:9:13
  |vpiNet:
  \_LogicNet: (work@dut1.intf1), line:19:13, endln:19:18
  |vpiArrayNet:
  \_ArrayNet: (work@dut1.mem2), line:11:9, endln:11:13
  |vpiArrayNet:
  \_ArrayNet: (work@dut1.intf2), line:21:13, endln:21:18
  |vpiArrayNet:
  \_ArrayNet: (work@dut1.intf3), line:22:13, endln:22:18
  |vpiArrayNet:
  \_ArrayNet: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
  |vpiArrayNet:
  \_ArrayNet: (work@dut1.pmp_req_err), line:27:16, endln:27:27
  |vpiArrayNet:
  \_ArrayNet: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
|vpiAllModules:
\_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut2)
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:work@dut2
  |vpiTypedef:
  \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:
    \_Identifier: (mem_s)
      |vpiParent:
      \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
      |vpiName:mem_s
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut2.mem_s), line:36:11, endln:39:4
      |vpiParent:
      \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_StructTypespec: , line:36:11, endln:39:4
  |vpiTypedef:
  \_StructTypespec: , line:36:11, endln:39:4
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:37:20, endln:37:24
      |vpiParent:
      \_StructTypespec: , line:36:11, endln:39:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@dut2.addr), line:37:6, endln:37:17
        |vpiParent:
        \_TypespecMember: (addr), line:37:20, endln:37:24
        |vpiFullName:work@dut2.addr
        |vpiActual:
        \_PackedArrayTypespec: , line:37:6, endln:37:17
    |vpiTypespecMember:
    \_TypespecMember: (data), line:38:20, endln:38:24
      |vpiParent:
      \_StructTypespec: , line:36:11, endln:39:4
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@dut2.data), line:38:6, endln:38:17
        |vpiParent:
        \_TypespecMember: (data), line:38:20, endln:38:24
        |vpiFullName:work@dut2.data
        |vpiActual:
        \_PackedArrayTypespec: , line:38:6, endln:38:17
  |vpiTypedef:
  \_BitTypespec: , line:37:6, endln:37:9
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:37:6, endln:37:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiRange:
    \_Range: , line:37:12, endln:37:17
      |vpiParent:
      \_PackedArrayTypespec: , line:37:6, endln:37:17
      |vpiLeftRange:
      \_Constant: , line:37:13, endln:37:14
        |vpiParent:
        \_Range: , line:37:12, endln:37:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:37:15, endln:37:16
        |vpiParent:
        \_Range: , line:37:12, endln:37:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2), line:37:6, endln:37:9
      |vpiParent:
      \_PackedArrayTypespec: , line:37:6, endln:37:17
      |vpiFullName:work@dut2
      |vpiActual:
      \_BitTypespec: , line:37:6, endln:37:9
  |vpiTypedef:
  \_PackedArrayTypespec: , line:38:6, endln:38:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiRange:
    \_Range: , line:38:12, endln:38:17
      |vpiParent:
      \_PackedArrayTypespec: , line:38:6, endln:38:17
      |vpiLeftRange:
      \_Constant: , line:38:13, endln:38:14
        |vpiParent:
        \_Range: , line:38:12, endln:38:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:38:15, endln:38:16
        |vpiParent:
        \_Range: , line:38:12, endln:38:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2), line:38:6, endln:38:9
      |vpiParent:
      \_PackedArrayTypespec: , line:38:6, endln:38:17
      |vpiFullName:work@dut2
      |vpiActual:
      \_BitTypespec: , line:37:6, endln:37:9
  |vpiTypedef:
  \_ArrayTypespec: , line:42:3, endln:42:20
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:42:16, endln:42:20
      |vpiParent:
      \_ArrayTypespec: , line:42:3, endln:42:20
      |vpiRightRange:
      \_Operation: , line:42:17, endln:42:19
        |vpiParent:
        \_Range: , line:42:16, endln:42:20
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:17, endln:42:19
          |vpiParent:
          \_Operation: , line:42:17, endln:42:19
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2.mem_s), line:42:3, endln:42:8
      |vpiParent:
      \_ArrayTypespec: , line:42:3, endln:42:20
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
  |vpiTypedef:
  \_ArrayTypespec: , line:43:3, endln:43:26
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:43:18, endln:43:22
      |vpiParent:
      \_ArrayTypespec: , line:43:3, endln:43:26
      |vpiRightRange:
      \_Operation: , line:43:19, endln:43:21
        |vpiParent:
        \_Range: , line:43:18, endln:43:22
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:43:19, endln:43:21
          |vpiParent:
          \_Operation: , line:43:19, endln:43:21
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:43:22, endln:43:26
      |vpiParent:
      \_ArrayTypespec: , line:43:3, endln:43:26
      |vpiRightRange:
      \_Operation: , line:43:23, endln:43:25
        |vpiParent:
        \_Range: , line:43:22, endln:43:26
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:43:23, endln:43:25
          |vpiParent:
          \_Operation: , line:43:23, endln:43:25
          |vpiDecompile:30
          |vpiSize:64
          |UINT:30
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2.mem_s), line:43:3, endln:43:8
      |vpiParent:
      \_ArrayTypespec: , line:43:3, endln:43:26
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
  |vpiImportTypespec:
  \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
  |vpiImportTypespec:
  \_StructTypespec: , line:36:11, endln:39:4
  |vpiImportTypespec:
  \_BitTypespec: , line:37:6, endln:37:9
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:37:6, endln:37:17
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:38:6, endln:38:17
  |vpiImportTypespec:
  \_StructNet: (work@dut2.mem), line:41:9, endln:41:12
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.mem.mem_s), line:41:3, endln:41:8
      |vpiParent:
      \_StructNet: (work@dut2.mem), line:41:9, endln:41:12
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem.mem_s
      |vpiActual:
      \_TypedefTypespec: (mem_s), line:39:5, endln:39:10
    |vpiName:mem
    |vpiFullName:work@dut2.mem
  |vpiImportTypespec:
  \_ArrayTypespec: , line:42:3, endln:42:20
  |vpiImportTypespec:
  \_ArrayNet: (work@dut2.memArr), line:42:9, endln:42:15
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.memArr), line:42:3, endln:42:8
      |vpiParent:
      \_ArrayNet: (work@dut2.memArr), line:42:9, endln:42:15
      |vpiFullName:work@dut2.memArr
      |vpiActual:
      \_ArrayTypespec: , line:42:3, endln:42:20
    |vpiName:memArr
    |vpiFullName:work@dut2.memArr
  |vpiImportTypespec:
  \_ArrayTypespec: , line:43:3, endln:43:26
  |vpiImportTypespec:
  \_ArrayNet: (work@dut2.memMulti), line:43:9, endln:43:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.memMulti), line:43:3, endln:43:8
      |vpiParent:
      \_ArrayNet: (work@dut2.memMulti), line:43:9, endln:43:17
      |vpiFullName:work@dut2.memMulti
      |vpiActual:
      \_ArrayTypespec: , line:43:3, endln:43:26
    |vpiName:memMulti
    |vpiFullName:work@dut2.memMulti
  |vpiDefName:work@dut2
  |vpiNet:
  \_StructNet: (work@dut2.mem), line:41:9, endln:41:12
  |vpiArrayNet:
  \_ArrayNet: (work@dut2.memArr), line:42:9, endln:42:15
  |vpiArrayNet:
  \_ArrayNet: (work@dut2.memMulti), line:43:9, endln:43:17
|vpiAllModules:
\_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_generic_ram_1)
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:work@prim_generic_ram_1
  |vpiInternalScope:
  \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiFullName:work@prim_generic_ram_1
    |vpiVariable:
    \_Variable: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:i
      |vpiFullName:work@prim_generic_ram_1.i
    |vpiInternalScope:
    \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:
      \_Identifier: (g_pmp_csrs)
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:g_pmp_csrs
      |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs
      |vpiImportTypespec:
      \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.i
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.lock), line:61:36, endln:61:40
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:lock
        |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.lock
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.mode), line:62:17, endln:62:21
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:mode
        |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.mode
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:pmp_addr_we
        |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:61:10, endln:62:38
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiRhs:
        \_Operation: , line:61:24, endln:62:38
          |vpiParent:
          \_ContAssign: , line:61:10, endln:62:38
          |vpiOpType:28
          |vpiOperand:
          \_Operation: , line:61:24, endln:61:40
            |vpiParent:
            \_Operation: , line:61:24, endln:62:38
            |vpiOpType:4
            |vpiOperand:
            \_HierPath: (pmp_cfg[i].lock), line:61:25, endln:61:40
              |vpiParent:
              \_Operation: , line:61:24, endln:61:40
              |vpiActual:
              \_BitSelect: (pmp_cfg[i]), line:61:25, endln:61:32
                |vpiParent:
                \_HierPath: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiName:pmp_cfg
                |vpiFullName:pmp_cfg[i]
                |vpiActual:
                \_ArrayNet: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
                |vpiIndex:
                \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i].lock.i), line:61:33, endln:61:34
                  |vpiParent:
                  \_BitSelect: (pmp_cfg[i]), line:61:25, endln:61:32
                  |vpiName:i
                  |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i].lock.i
                  |vpiActual:
                  \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
              |vpiActual:
              \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.lock), line:61:36, endln:61:40
                |vpiParent:
                \_HierPath: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiName:lock
                |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.lock
                |vpiActual:
                \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.lock), line:61:36, endln:61:40
              |vpiName:pmp_cfg[i].lock
          |vpiOperand:
          \_Operation: , line:62:4, endln:62:37
            |vpiParent:
            \_Operation: , line:61:24, endln:62:38
            |vpiOpType:15
            |vpiOperand:
            \_HierPath: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
              |vpiParent:
              \_Operation: , line:62:4, endln:62:37
              |vpiActual:
              \_BitSelect: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                |vpiParent:
                \_HierPath: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiName:pmp_cfg
                |vpiFullName:pmp_cfg[i + 1]
                |vpiActual:
                \_ArrayNet: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
                |vpiIndex:
                \_Operation: , line:62:12, endln:62:15
                  |vpiParent:
                  \_BitSelect: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                  |vpiOpType:24
                  |vpiOperand:
                  \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i + 1].mode.pmp_cfg.i), line:62:12, endln:62:13
                    |vpiParent:
                    \_Operation: , line:62:12, endln:62:15
                    |vpiName:i
                    |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i + 1].mode.pmp_cfg.i
                    |vpiActual:
                    \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
                  |vpiOperand:
                  \_Constant: , line:62:14, endln:62:15
                    |vpiParent:
                    \_Operation: , line:62:12, endln:62:15
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiActual:
              \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.mode), line:62:17, endln:62:21
                |vpiParent:
                \_HierPath: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiName:mode
                |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.mode
                |vpiActual:
                \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.mode), line:62:17, endln:62:21
              |vpiName:pmp_cfg[i + 1].mode
            |vpiOperand:
            \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.PMP_MODE_TOR), line:62:25, endln:62:37
              |vpiParent:
              \_Operation: , line:62:4, endln:62:37
              |vpiName:PMP_MODE_TOR
              |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.PMP_MODE_TOR
              |vpiActual:
              \_EnumConst: (PMP_MODE_TOR), line:50:5, endln:50:27
        |vpiLhs:
        \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
          |vpiParent:
          \_ContAssign: , line:61:10, endln:62:38
          |vpiName:pmp_addr_we
          |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we
          |vpiActual:
          \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
    |vpiImportTypespec:
    \_Variable: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
    |vpiImportTypespec:
    \_LogicNet: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:i
      |vpiFullName:work@prim_generic_ram_1.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@prim_generic_ram_1.i), line:59:28, endln:59:29
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:i
      |vpiFullName:work@prim_generic_ram_1.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:59:7, endln:59:19
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiRhs:
      \_Constant: , line:59:18, endln:59:19
        |vpiParent:
        \_Assignment: , line:59:7, endln:59:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_Variable: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
    |vpiCondition:
    \_Operation: , line:59:21, endln:59:26
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
        |vpiParent:
        \_Operation: , line:59:21, endln:59:26
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
        |vpiActual:
        \_LogicNet: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
      |vpiOperand:
      \_Constant: , line:59:25, endln:59:26
        |vpiParent:
        \_Operation: , line:59:21, endln:59:26
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:59:28, endln:59:31
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@prim_generic_ram_1.i), line:59:28, endln:59:29
        |vpiParent:
        \_Operation: , line:59:28, endln:59:31
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
        |vpiActual:
        \_LogicNet: (work@prim_generic_ram_1.i), line:59:28, endln:59:29
    |vpiStmt:
    \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
  |vpiTypedef:
  \_EnumTypespec: , line:49:11, endln:51:19
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@prim_generic_ram_1), line:49:16, endln:49:27
      |vpiParent:
      \_EnumTypespec: , line:49:11, endln:51:19
      |vpiFullName:work@prim_generic_ram_1
      |vpiActual:
      \_LogicTypespec: , line:49:16, endln:49:21
    |vpiEnumConst:
    \_EnumConst: (PMP_MODE_TOR), line:50:5, endln:50:27
      |vpiParent:
      \_EnumTypespec: , line:49:11, endln:51:19
      |vpiName:PMP_MODE_TOR
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
  |vpiTypedef:
  \_LogicTypespec: , line:49:16, endln:49:21
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiRange:
    \_Range: , line:49:22, endln:49:27
      |vpiParent:
      \_LogicTypespec: , line:49:16, endln:49:21
      |vpiLeftRange:
      \_Constant: , line:49:23, endln:49:24
        |vpiParent:
        \_Range: , line:49:22, endln:49:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:49:25, endln:49:26
        |vpiParent:
        \_Range: , line:49:22, endln:49:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (pmp_cfg_mode_e), line:51:5, endln:51:19
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:
    \_Identifier: (pmp_cfg_mode_e)
      |vpiParent:
      \_TypedefTypespec: (pmp_cfg_mode_e), line:51:5, endln:51:19
      |vpiName:pmp_cfg_mode_e
    |vpiTypedefAlias:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_mode_e), line:49:11, endln:51:4
      |vpiParent:
      \_TypedefTypespec: (pmp_cfg_mode_e), line:51:5, endln:51:19
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_mode_e
      |vpiActual:
      \_EnumTypespec: , line:49:11, endln:51:19
  |vpiTypedef:
  \_TypedefTypespec: (pmp_cfg_t), line:55:5, endln:55:14
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:
    \_Identifier: (pmp_cfg_t)
      |vpiParent:
      \_TypedefTypespec: (pmp_cfg_t), line:55:5, endln:55:14
      |vpiName:pmp_cfg_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_t), line:52:11, endln:55:4
      |vpiParent:
      \_TypedefTypespec: (pmp_cfg_t), line:55:5, endln:55:14
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t
      |vpiActual:
      \_StructTypespec: , line:52:11, endln:55:4
  |vpiTypedef:
  \_StructTypespec: , line:52:11, endln:55:4
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (lock), line:53:20, endln:53:24
      |vpiParent:
      \_StructTypespec: , line:52:11, endln:55:4
      |vpiName:lock
      |vpiTypespec:
      \_RefTypespec: (work@prim_generic_ram_1.lock), line:53:5, endln:53:10
        |vpiParent:
        \_TypespecMember: (lock), line:53:20, endln:53:24
        |vpiFullName:work@prim_generic_ram_1.lock
        |vpiActual:
        \_LogicTypespec: , line:53:5, endln:53:10
    |vpiTypespecMember:
    \_TypespecMember: (mode), line:54:20, endln:54:24
      |vpiParent:
      \_StructTypespec: , line:52:11, endln:55:4
      |vpiName:mode
      |vpiTypespec:
      \_RefTypespec: (work@prim_generic_ram_1.mode.pmp_cfg_mode_e), line:54:5, endln:54:19
        |vpiParent:
        \_TypespecMember: (mode), line:54:20, endln:54:24
        |vpiName:pmp_cfg_mode_e
        |vpiFullName:work@prim_generic_ram_1.mode.pmp_cfg_mode_e
        |vpiActual:
        \_TypedefTypespec: (pmp_cfg_mode_e), line:51:5, endln:51:19
  |vpiTypedef:
  \_LogicTypespec: , line:53:5, endln:53:10
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
  |vpiTypedef:
  \_ArrayTypespec: , line:57:3, endln:57:29
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:57:26, endln:57:29
      |vpiParent:
      \_ArrayTypespec: , line:57:3, endln:57:29
      |vpiRightRange:
      \_Operation: , line:57:27, endln:57:28
        |vpiParent:
        \_Range: , line:57:26, endln:57:29
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:57:27, endln:57:28
          |vpiParent:
          \_Operation: , line:57:27, endln:57:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_t), line:57:3, endln:57:12
      |vpiParent:
      \_ArrayTypespec: , line:57:3, endln:57:29
      |vpiName:pmp_cfg_t
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t
      |vpiActual:
      \_TypedefTypespec: (pmp_cfg_t), line:55:5, endln:55:14
  |vpiImportTypespec:
  \_EnumTypespec: , line:49:11, endln:51:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:49:16, endln:49:21
  |vpiImportTypespec:
  \_TypedefTypespec: (pmp_cfg_mode_e), line:51:5, endln:51:19
  |vpiImportTypespec:
  \_TypedefTypespec: (pmp_cfg_t), line:55:5, endln:55:14
  |vpiImportTypespec:
  \_StructTypespec: , line:52:11, endln:55:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:53:5, endln:53:10
  |vpiImportTypespec:
  \_ArrayTypespec: , line:57:3, endln:57:29
  |vpiImportTypespec:
  \_ArrayNet: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg), line:57:3, endln:57:12
      |vpiParent:
      \_ArrayNet: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg
      |vpiActual:
      \_ArrayTypespec: , line:57:3, endln:57:29
    |vpiName:pmp_cfg
    |vpiFullName:work@prim_generic_ram_1.pmp_cfg
  |vpiDefName:work@prim_generic_ram_1
  |vpiArrayNet:
  \_ArrayNet: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:work@test
  |vpiTypedef:
  \_ModuleTypespec: (dut1)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut1
    |vpiModule:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_ModuleTypespec: (dut2)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut2
    |vpiModule:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiTypedef:
  \_ModuleTypespec: (prim_generic_ram_1)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:prim_generic_ram_1
    |vpiModule:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
  |vpiDefName:work@test
  |vpiProcess:
  \_Initial: , line:74:1, endln:75:25
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiStmt:
    \_SysFuncCall: ($vpi_decompiler), line:75:3, endln:75:24
      |vpiParent:
      \_Initial: , line:74:1, endln:75:25
      |vpiArgument:
      \_RefObj: (work@test.test), line:75:19, endln:75:23
        |vpiParent:
        \_SysFuncCall: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:test
        |vpiFullName:work@test.test
        |vpiActual:
        \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
      |vpiName:
      \_Identifier: ($vpi_decompiler)
        |vpiParent:
        \_SysFuncCall: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:$vpi_decompiler
  |vpiRefModule:
  \_RefModule: work@dut1 (u1), line:70:3, endln:70:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u1
    |vpiDefName:work@dut1
    |vpiActual:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiRefModule:
  \_RefModule: work@dut2 (u2), line:71:3, endln:71:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u2
    |vpiDefName:work@dut2
    |vpiActual:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiRefModule:
  \_RefModule: work@prim_generic_ram_1 (u3), line:72:3, endln:72:21
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u3
    |vpiDefName:work@prim_generic_ram_1
    |vpiActual:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
|vpiTypedef:
\_ModuleTypespec: (dut1)
|vpiTypedef:
\_ModuleTypespec: (dut2)
|vpiTypedef:
\_ModuleTypespec: (prim_generic_ram_1)
|vpiTypedef:
\_ModuleTypespec: (test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test
  |vpiModule:
  \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
