Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7958bc108f714a15a78cd3216f0fb7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot REGS_Test_behav xil_defaultlib.REGS_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 15 for port 'count' [C:/Users/southernMD/vivado/vivado_7/vivado_7.srcs/sources_1/new/REGS_ALU.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REGS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.output_val
Compiling module xil_defaultlib.REGS_ALU
Compiling module xil_defaultlib.REGS_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot REGS_Test_behav
