WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 60. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 21. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 10000006 cycles: 1715602 heartbeat IPC: 5.829 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 22 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 10. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 23, DATA misses = 20. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 90, DATA misses = 85. Winner = DATA
Heartbeat CPU 0 instructions: 20000001 cycles: 3431904 heartbeat IPC: 5.826 cumulative IPC: 5.828 (Simulation time: 00 hr 00 min 45 sec)
[DUEL] Epoch ended. INSTR misses = 42, DATA misses = 42. Winner = INSTR
Heartbeat CPU 0 instructions: 30000000 cycles: 5098640 heartbeat IPC: 6 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 30000000 cycles: 5098641 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 30000000 cycles: 5098641 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 07 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 5. Winner = INSTR
Heartbeat CPU 0 instructions: 40000000 cycles: 6766460 heartbeat IPC: 5.996 cumulative IPC: 5.996 (Simulation time: 00 hr 01 min 32 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 8433125 heartbeat IPC: 6 cumulative IPC: 5.998 (Simulation time: 00 hr 01 min 56 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 2. Winner = INSTR
Heartbeat CPU 0 instructions: 60000003 cycles: 10100982 heartbeat IPC: 5.996 cumulative IPC: 5.997 (Simulation time: 00 hr 02 min 21 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 70000003 cycles: 11916594 heartbeat IPC: 5.508 cumulative IPC: 5.867 (Simulation time: 00 hr 02 min 47 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto65.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 13, DATA misses = 17. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 11. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 2. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 4. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 1. Winner = DATA
Heartbeat CPU 0 instructions: 80000001 cycles: 14254132 heartbeat IPC: 4.278 cumulative IPC: 5.461 (Simulation time: 00 hr 03 min 16 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 6. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 3. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 57. Winner = INSTR
Heartbeat CPU 0 instructions: 90000007 cycles: 16554449 heartbeat IPC: 4.347 cumulative IPC: 5.238 (Simulation time: 00 hr 03 min 45 sec)
[DUEL] Epoch ended. INSTR misses = 26, DATA misses = 20. Winner = DATA
Heartbeat CPU 0 instructions: 100000008 cycles: 18234984 heartbeat IPC: 5.95 cumulative IPC: 5.329 (Simulation time: 00 hr 04 min 10 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 1. Winner = INSTR
Heartbeat CPU 0 instructions: 110000001 cycles: 19902541 heartbeat IPC: 5.997 cumulative IPC: 5.404 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 21569216 heartbeat IPC: 6 cumulative IPC: 5.464 (Simulation time: 00 hr 05 min 00 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 130000008 cycles: 23237253 heartbeat IPC: 5.995 cumulative IPC: 5.513 (Simulation time: 00 hr 05 min 25 sec)
Simulation finished CPU 0 instructions: 100000008 cycles: 18138613 cumulative IPC: 5.513 (Simulation time: 00 hr 05 min 25 sec)
Simulation complete CPU 0 instructions: 100000008 cycles: 18138613 cumulative IPC: 5.513 (Simulation time: 00 hr 05 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto65.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.513 instructions: 100000008 cycles: 18138613
CPU 0 Branch Prediction Accuracy: 99.77% MPKI: 0.303 Average ROB Occupancy at Mispredict: 31.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0149
BRANCH_INDIRECT: 0.143
BRANCH_CONDITIONAL: 0.0714
BRANCH_DIRECT_CALL: 0.0438
BRANCH_INDIRECT_CALL: 0.00551
BRANCH_RETURN: 0.0244

LLC TOTAL        ACCESS:     116050 HIT:      75344 MISS:      40706
LLC LOAD         ACCESS:      12183 HIT:       6429 MISS:       5754
LLC RFO          ACCESS:      34795 HIT:      22177 MISS:      12618
LLC PREFETCH     ACCESS:      29104 HIT:      14612 MISS:      14492
LLC WRITE        ACCESS:      39220 HIT:      31940 MISS:       7280
LLC TRANSLATION  ACCESS:        748 HIT:        186 MISS:        562
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 198.5 cycles
cpu0_DTLB TOTAL        ACCESS:   13104345 HIT:   13093344 MISS:      11001
cpu0_DTLB LOAD         ACCESS:   13104345 HIT:   13093344 MISS:      11001
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.43 cycles
cpu0_ITLB TOTAL        ACCESS:     199177 HIT:     195074 MISS:       4103
cpu0_ITLB LOAD         ACCESS:     199177 HIT:     195074 MISS:       4103
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.28 cycles
cpu0_L1D TOTAL        ACCESS:   20920926 HIT:   20752563 MISS:     168363
cpu0_L1D LOAD         ACCESS:   13586539 HIT:   13543770 MISS:      42769
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     148626 HIT:     117757 MISS:      30869
cpu0_L1D WRITE        ACCESS:    7184267 HIT:    7090518 MISS:      93749
cpu0_L1D TRANSLATION  ACCESS:       1494 HIT:        518 MISS:        976
cpu0_L1D PREFETCH REQUESTED:    1269172 ISSUED:     148626 USEFUL:       3267 USELESS:        308
cpu0_L1D AVERAGE MISS LATENCY: 41.81 cycles
cpu0_L1I TOTAL        ACCESS:     289322 HIT:     236897 MISS:      52425
cpu0_L1I LOAD         ACCESS:      97685 HIT:      82838 MISS:      14847
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:     191637 HIT:     154059 MISS:      37578
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:     303872 ISSUED:     191637 USEFUL:      19339 USELESS:      15984
cpu0_L1I AVERAGE MISS LATENCY: 29.74 cycles
cpu0_L2C TOTAL        ACCESS:     279743 HIT:     179702 MISS:     100041
cpu0_L2C LOAD         ACCESS:      38048 HIT:      22673 MISS:      15375
cpu0_L2C RFO          ACCESS:      38781 HIT:       3965 MISS:      34816
cpu0_L2C PREFETCH     ACCESS:     157590 HIT:     108488 MISS:      49102
cpu0_L2C WRITE        ACCESS:      44375 HIT:      44375 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        949 HIT:        201 MISS:        748
cpu0_L2C PREFETCH REQUESTED:      99632 ISSUED:      96006 USEFUL:       8509 USELESS:       6678
cpu0_L2C AVERAGE MISS LATENCY: 92.97 cycles
cpu0_STLB TOTAL        ACCESS:       6882 HIT:       5522 MISS:       1360
cpu0_STLB LOAD         ACCESS:       6882 HIT:       5522 MISS:       1360
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 149.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7526
  ROW_BUFFER_MISS:       9518
 AVG DBUS CONGESTED CYCLE: 3.932
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        817
  FULL:       7252

Channel 1 RQ ROW_BUFFER_HIT:       7210
  ROW_BUFFER_MISS:       9161
 AVG DBUS CONGESTED CYCLE: 3.918
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:        827
  FULL:       6816
BERTI TO_L1: 587668 TO_L2: 1172379 TO_L2_BC_MSHR: 707368
BERTI AVG_LAT: 59.3556 NUM_TRACK_LATENCY: 62765 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 357584 NO_CROSS_PAGE: 1402463
BERTI FOUND_BERTI: 1614023 NO_FOUND_BERTI: 16343526
BERTI AVERAGE_ISSUED: 4.25826
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 6f71 1bdc40 433 / 97820
IP misses: f9ad 3e6b40 52 / 14982
IP hits: 0 0 0 / 0
IP late: 28c7 a31c0 18 / 6961
IP wrong: f801 3e0040 36 / 15920
miss rate: 0.153159
coverage: 0
coverage_late: 0.464625
accuracy: 0
accuracy_late: 0.304227
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 2294
max bb size: 53
formats: 519 0 2083 1066 476 1024 0 
hist_lookups: 2075 2038 1442 1304 1214 947 698 569 435 325 252 204 124 71 22 0 3 3222 
hist_lookups_evict: 0.0200737 %
hist_lookups_shortlat: 21.5591 %
bb_found_hist: 0 23816 10073 5253 2171 1096 471 343 134 27 0 42 27 20 8 10 1 0 0 0 0 2 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 81911 43497 1.88315
entangled_found_hist: 0 12608 8450 18118 3498 541 158 0 
entangled_found_summary: 101507 43373 2.34033
bb_ent_found_hist: 0 33705 15548 10600 4058 2407 1508 450 303 14 0 69 27 13 35 83 10 0 0 0 0 12 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 143133 68845 2.07907
