# computer-architecture-lab

Random Piece of Information:

By default, go for `output reg` and `input wire`. In the testbench, the inputs will be just `reg` and outputs will be just `wire`.
