m255
K4
z2
!s11f vlog 2023.3 2023.07, Jul 18 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/matej/RadiantProjects/VNA_FPGA_DSP/core_sim_fifo
vdsp_core
2C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v
Z1 !s110 1730295375
!i10b 1
!s100 T29lmkO7eCWagdBlaFR_j1
I=>k^>IaHYoE4V8`56BCl03
R0
w1730295373
8C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v
FC:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v
!i122 194
L0 1 205
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OT;L;2023.3;77
r1
!s85 0
31
Z4 !s108 1730295375.000000
!s107 C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tCvgOpt 0
vdsp_core_tf
Z7 2C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v
Z8 !s110 1730295376
!i10b 1
!s100 80mXle_lUjN6HXj9<:6Sj3
I;amcTFL>8O];Hhm>5=4<e3
R0
Z9 w1730230116
Z10 8C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v
Z11 FC:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v
!i122 198
L0 137 262
R2
R3
r1
!s85 0
31
Z12 !s108 1730295376.000000
!s107 C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v|
Z13 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v|
!s101 -O0
!i113 1
R5
R6
vfifo
Z14 2C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v
R8
!i10b 1
!s100 Oc<_=[nG>QF_>LTznFj481
I=]1leZfhJBDh8T3Q[>_F[1
R0
Z15 w1730278777
Z16 8C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v
Z17 FC:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v
!i122 197
L0 1 76
R2
R3
r1
!s85 0
31
R12
Z18 !s107 C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v|
!s101 -O0
!i113 1
R5
R6
vmeas_fifo
R7
R8
!i10b 1
!s100 cdk=1jFOM[_FWCA;C_f173
I5>K[A[e1]MJ<XMcN?5@j`3
R0
R9
R10
R11
!i122 198
L0 18 117
R2
R3
r1
!s85 0
31
R12
Z20 !s107 C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v|
R13
!s101 -O0
!i113 1
R5
R6
vram
R14
R8
!i10b 1
!s100 0ZV@>T[]1HOfm78AzU]Y`3
I8`X_aQdd:IeOZK]jfbleH1
R0
R15
R16
R17
!i122 197
L0 79 19
R2
R3
r1
!s85 0
31
R12
R18
R19
!s101 -O0
!i113 1
R5
R6
vsoft_spi_slave
2C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v
R1
!i10b 1
!s100 C2jl0nC]nLi39UZdOYccK0
Ik`_FNR[OY0_=O3J9lVMBH3
R0
w1730289976
8C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v
FC:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v
!i122 195
L0 2 110
R2
R3
r1
!s85 0
31
R4
!s107 C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v|
!s101 -O0
!i113 1
R5
R6
vspi_counter
Z21 2C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v
!s125 LATTICE_CONN
R1
!i10b 1
!s100 Qo;1m6egfPgcF@jYn?PS31
I;chjG3V:9fgW@hIVVhW9<2
R0
Z22 w1729506524
Z23 8C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v
Z24 FC:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v
!i122 196
L0 11 21
R2
R3
r1
!s85 0
31
R4
Z25 !s107 C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v|
Z26 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v|
!s101 -O0
!i113 1
R5
R6
vspi_counter_ipgen_lscc_cntr
R21
R1
!i10b 1
!s100 C4lNzi;Ll5=X`;i@]JeJE3
I3T3E9ANL=LbR0_f4M7<=V1
R0
R22
R23
R24
!i122 196
L0 88 70
R2
R3
r1
!s85 0
31
R4
R25
R26
!s101 -O0
!i113 1
R5
R6
