<root><simulation><result_generated_time />2023-05-16 18:12:14<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [49, 1, 1], 'O': [588, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('K', 3)], [('K', 4)]], [], []]<I />[[[('K', 3)], [('K', 4)]], [[('OY', 7)], [('OX', 7)]], [], []]<O />[[], [[('OY', 7), ('K', 3)], [('OX', 7), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('FX', 3), ('FY', 3), ('C', 256)], []]<I />[[('K', 2), ('FX', 3), ('FY', 3)], [('C', 256)], []]<O />[[('K', 2), ('FX', 3), ('FY', 3), ('C', 256)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [12.0, 2.0, 1.0, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 442368, 442368], 'I': [72, 903168, 903168], 'O': [16, 9408, 9408], 'O_partial': [16, 0, 0], 'O_final': [0, 9408, 9408]}<actual_mem_utilization_individual />{'W': [0.03, 0.01, 0.0], 'I': [0.14, 0.03, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.04, 0.0], 'I': [0.14, 0.04, 0.0], 'O': [0.03, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 147456, 442368], 'I': [72, 3528, 903168], 'O': [16, 9408, 9408], 'O_partial': [16, 0, 0], 'O_final': [0, 9408, 9408]}<total_unit_count />{'W': [588, 12, 1, 1], 'I': [588, 49, 1, 1], 'O': [588, 588, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [49, 49, 1, 1], 'O': [588, 588, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [12.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 55296], [55296, 55296], [55296, 0]]<I />[[112896, 112896], [112896, 112896], [112896, 0]]<O />[[(2708328, 2709504), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(2708328, 2709504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 6912], [864, 864], [216, 0]]<I />[[14112, 14112], [1764, 1764], [441, 0]]<O />[[(338541, 338688), (147, 0)], [(0, 18), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([338541, 338688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [147, 0]), ([0, 18], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />2009088</mac_count></basic_info><energy><total_energy />6025087.8<mem_energy_breakdown><W />[4.8, 171.2, 287.7]<I />[9.9, 349.6, 587.3]<O />[237.3, 3.6, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />100454.4<total />6023430.100000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3656<utilization_without_data_loading />0.5742<utilization_spatial />0.5742<utilization_temporal_with_data_loading />0.6367<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />7237<latency_cycle_without_data_loading />4608<ideal_computing_cycle />4608<data_loading><load_cycle_total />2629<load_cycle_individual />{'W': [1, 864, 0], 'I': [7, 1764, 0]}<load_cycle_combined />{'W': 864, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4607], [-4606, -4606], [-4608, -4608]], 'I': [[-4607], [-4335, -2805], [-4608, -4608]], 'O': [[-4608], [-4608, -4590], [-4590, -4603]]}<mem_stall_cycle_shared />{'W': [[-4607], [-4606, 0], [0, 0]], 'I': [[-4607], [-4335, 0], [0, 0]], 'O': [[-4608], [-4608, -4590], [-4590, -4603]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 442368, 442368], 'I': [72, 903168, 903168], 'O': [16, 9408, 9408], 'O_partial': [16, 0, 0], 'O_final': [0, 9408, 9408]}<data_size_each_level_total />{'W': [192, 442368, 442368], 'I': [3528, 903168, 903168], 'O': [9408, 9408, 9408]}<loop_cycles_each_level />{'W': [2, 4608, 4608], 'I': [18, 4608, 4608], 'O': [4608, 4608, 4608]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [18, 1, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 96.0]], 'I': [[8.0, 4.0], [196.0, 196.0], [196.0, 196.0]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 96.0]], 'I': [[8.0, 72.0], [3528.0, 196.0], [196.0, 196.0]], 'O': [[8.0, 8.0], [4704.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 0]], 'I': [[8.0, 4.0], [196.0, 196.0], [196.0, 0]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [294.0, 294.0], [292.0, 2.0]], 'I': [[8.0, 4.0], [294.0, 294.0], [292.0, 2.0]], 'O': [[8.0, 0.0], [294.0, 294.0], [292.0, 2.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4608], [2, 2, 2304], [4608, 4608, 1]], 'I': [[1, 1, 4608], [18, 18, 256], [4608, 4608, 1]], 'O': [[1, 1, 4608], [4608, 4608, 1], [4608, 4608, 1]]}<trans_time_real />{'W': [[0, 1, 4608], [[0, 2, 2304], [0, 2, 2304]], [[864, 4608, 1], [216, 4608, 1]]], 'I': [[0, 1, 4608], [[1, 18, 256], [7, 18, 256]], [[1764, 4608, 1], [441, 4608, 1]]], 'O': [[0, 1, 4608], [[0, 4608, 1], [18, 4608, 1]], [[18, 4608, 1], [5, 4608, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -2], [-3744, -4392]], 'I': [[-1], [-17, -11], [-2844, -4167]], 'O': [[-1], [-4608, -4590], [-4590, -4603]]}<single_stall_count />{'W': [4607, 2303, 0], 'I': [4607, 255, 0], 'O': [4608, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [18, 0]}, 1: {'W': [0, 0], 'I': [1785, 0], 'O': [18, 18]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4608, -4608], [-4590, -4608]], 1: [[-2823, -4608], [-4590, -4590]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>