--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/Sync_Mem/Sync_Mem.ise
-intstyle ise -v 3 -s 4 -fastpaths -xml Sync_Mem.twx Sync_Mem.ncd -o
Sync_Mem.twr Sync_Mem.pcf -ucf Sync_Mem.ucf

Design file:              Sync_Mem.ncd
Physical constraint file: Sync_Mem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------------+------------+------------+------------------+--------+
                   |  Setup to  |  Hold to   |                  | Clock  |
Source             | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------------+--------+
RAM_wait           |    3.167(F)|    0.735(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<0> |    3.702(F)|    0.413(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<1> |    3.707(F)|    0.407(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<2> |    3.711(F)|    0.403(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<3> |    3.708(F)|    0.406(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<4> |    3.693(F)|    0.423(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<5> |    3.693(F)|    0.423(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<6> |    3.693(F)|    0.423(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<7> |    3.686(F)|    0.432(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<8> |    3.707(F)|    0.407(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<9> |    3.711(F)|    0.403(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<10>|    3.708(F)|    0.406(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<11>|    3.692(F)|    0.425(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<12>|    3.702(F)|    0.413(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<13>|    3.693(F)|    0.423(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<14>|    3.686(F)|    0.432(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<15>|    3.683(F)|    0.436(F)|RAM_clk_OBUF      |   0.000|
reset              |    5.758(F)|   -0.761(F)|RAM_clk_OBUF      |   0.000|
-------------------+------------+------------+------------------+--------+

Clock clock to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
RAM_adv            |    9.368(F)|RAM_clk_OBUF      |   0.000|
RAM_ce             |   10.618(F)|RAM_clk_OBUF      |   0.000|
RAM_oe             |    9.717(F)|RAM_clk_OBUF      |   0.000|
RAM_we             |   10.266(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<0> |    9.240(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<1> |    9.237(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<2> |    9.134(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<3> |    8.878(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<4> |    9.124(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<5> |    9.430(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<6> |    9.451(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<7> |    9.937(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<8> |    9.383(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<9> |    9.109(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<10>|    8.470(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<11>|    8.992(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<12>|    9.514(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<13>|    8.997(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<14>|    9.448(F)|RAM_clk_OBUF      |   0.000|
memory_data_bus<15>|   10.187(F)|RAM_clk_OBUF      |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.228|         |         |    4.137|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock          |RAM_clk        |    7.505|
---------------+---------------+---------+


Analysis completed Fri Jul 02 22:52:43 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



