
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec8  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08005050  08005050  0000d050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08005054  08005054  0000d054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000538  20000000  08005058  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .jcr          00000004  20000538  08005590  00010538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000005c  2000053c  08005594  0001053c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000598  080055f0  0001053c  2**0
                  ALLOC
  8 .ARM.attributes 00000035  00000000  00000000  0001053c  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000218b  00000000  00000000  00010571  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000098d1  00000000  00000000  000126fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000018ad  00000000  00000000  0001bfcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000298  00000000  00000000  0001d880  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  0001db18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000003e  00000000  00000000  0001dbc8  2**0
                  CONTENTS, READONLY
 15 .debug_loc    00003d3e  00000000  00000000  0001dc06  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002d33  00000000  00000000  00021944  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  000018d4  00000000  00000000  00024678  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 543c 	movw	r4, #1340	; 0x53c
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f245 0034 	movw	r0, #20532	; 0x5034
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f245 0034 	movw	r0, #20532	; 0x5034
 80001c4:	f240 5140 	movw	r1, #1344	; 0x540
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 5038 	movw	r0, #1336	; 0x538
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <main>:

/*
 * Main Function (program point of entry)
 */
int main(void)
{    
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af00      	add	r7, sp, #0
    uint8_t curFlag = 0;
 80001f6:	f04f 0300 	mov.w	r3, #0
 80001fa:	71bb      	strb	r3, [r7, #6]
    uint8_t preFlag = 0;
 80001fc:	f04f 0300 	mov.w	r3, #0
 8000200:	71fb      	strb	r3, [r7, #7]
    GPIOA_Init();
 8000202:	f000 f82f 	bl	8000264 <GPIOA_Init>
    GPIOB_Init();
 8000206:	f000 f85d 	bl	80002c4 <GPIOB_Init>

    while(1){
        curFlag = GPIOB->IDR & (0x1<<0);
 800020a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800020e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	b2db      	uxtb	r3, r3
 8000216:	f003 0301 	and.w	r3, r3, #1
 800021a:	71bb      	strb	r3, [r7, #6]
        if((curFlag)  & (0 == preFlag)){
 800021c:	79ba      	ldrb	r2, [r7, #6]
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	2b00      	cmp	r3, #0
 8000222:	bf14      	ite	ne
 8000224:	2300      	movne	r3, #0
 8000226:	2301      	moveq	r3, #1
 8000228:	4013      	ands	r3, r2
 800022a:	2b00      	cmp	r3, #0
 800022c:	d017      	beq.n	800025e <main+0x6e>
            
            //Following two clauses are to generate rising edges.
            //set bit i to 1
            GPIOA->ODR|=(0x1<<1);
 800022e:	f04f 0300 	mov.w	r3, #0
 8000232:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000236:	f04f 0200 	mov.w	r2, #0
 800023a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800023e:	6952      	ldr	r2, [r2, #20]
 8000240:	f042 0202 	orr.w	r2, r2, #2
 8000244:	615a      	str	r2, [r3, #20]
            //set bit i to 0
            GPIOA->ODR&=~(0x1<<1);
 8000246:	f04f 0300 	mov.w	r3, #0
 800024a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800024e:	f04f 0200 	mov.w	r2, #0
 8000252:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000256:	6952      	ldr	r2, [r2, #20]
 8000258:	f022 0202 	bic.w	r2, r2, #2
 800025c:	615a      	str	r2, [r3, #20]
            //flag = 1;
        }
        //else flag = 0;
        preFlag = curFlag;//(GPIOB->IDR & (0x1<<0));
 800025e:	79bb      	ldrb	r3, [r7, #6]
 8000260:	71fb      	strb	r3, [r7, #7]
    }
 8000262:	e7d2      	b.n	800020a <main+0x1a>

08000264 <GPIOA_Init>:
    return 0;
}
void GPIOA_Init()
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStructure;
    //Enable GPIOA clock
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 800026a:	f04f 0001 	mov.w	r0, #1
 800026e:	f04f 0101 	mov.w	r1, #1
 8000272:	f001 fa67 	bl	8001744 <RCC_AHB1PeriphClockCmd>

    //configure GPIO Pin A1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000276:	f04f 0301 	mov.w	r3, #1
 800027a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800027c:	f04f 0300 	mov.w	r3, #0
 8000280:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000282:	f04f 0302 	mov.w	r3, #2
 8000286:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000288:	f04f 0300 	mov.w	r3, #0
 800028c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 800028e:	f04f 0302 	mov.w	r3, #2
 8000292:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000294:	f04f 0000 	mov.w	r0, #0
 8000298:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800029c:	463b      	mov	r3, r7
 800029e:	4619      	mov	r1, r3
 80002a0:	f002 f852 	bl	8002348 <GPIO_Init>

	//initialize state to low
	GPIOA->ODR&=~(0x1<<1);
 80002a4:	f04f 0300 	mov.w	r3, #0
 80002a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80002ac:	f04f 0200 	mov.w	r2, #0
 80002b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80002b4:	6952      	ldr	r2, [r2, #20]
 80002b6:	f022 0202 	bic.w	r2, r2, #2
 80002ba:	615a      	str	r2, [r3, #20]
}
 80002bc:	f107 0708 	add.w	r7, r7, #8
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}

080002c4 <GPIOB_Init>:
void GPIOB_Init()
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 80002ca:	f04f 0002 	mov.w	r0, #2
 80002ce:	f04f 0101 	mov.w	r1, #1
 80002d2:	f001 fa37 	bl	8001744 <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin B0
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80002d6:	f04f 0300 	mov.w	r3, #0
 80002da:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
 80002e2:	f04f 0301 	mov.w	r3, #1
 80002e6:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80002ee:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80002f2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80002f6:	463b      	mov	r3, r7
 80002f8:	4619      	mov	r1, r3
 80002fa:	f002 f825 	bl	8002348 <GPIO_Init>
 80002fe:	f107 0708 	add.w	r7, r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop

08000308 <GPIO_Out_Init>:

#include "stm32f4xx.h"
#include "STM_Peripherals.h"

void GPIO_Out_Init()
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 800030e:	f04f 0002 	mov.w	r0, #2
 8000312:	f04f 0101 	mov.w	r1, #1
 8000316:	f001 fa15 	bl	8001744 <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin B1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800031a:	f04f 0301 	mov.w	r3, #1
 800031e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000320:	f04f 0300 	mov.w	r3, #0
 8000324:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000326:	f04f 0302 	mov.w	r3, #2
 800032a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800032c:	f04f 0300 	mov.w	r3, #0
 8000330:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8000332:	f04f 0302 	mov.w	r3, #2
 8000336:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000338:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800033c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000340:	463b      	mov	r3, r7
 8000342:	4619      	mov	r1, r3
 8000344:	f002 f800 	bl	8002348 <GPIO_Init>

	//initialize state to low
	GPIOB->ODR&=~(0x1<<1);
 8000348:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800034c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000350:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000354:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000358:	6952      	ldr	r2, [r2, #20]
 800035a:	f022 0202 	bic.w	r2, r2, #2
 800035e:	615a      	str	r2, [r3, #20]
}
 8000360:	f107 0708 	add.w	r7, r7, #8
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}

08000368 <LED_Init>:

void LED_Init()		//initializes the LEDs
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;
	/* GPIOD Periph clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800036e:	f04f 0008 	mov.w	r0, #8
 8000372:	f04f 0101 	mov.w	r1, #1
 8000376:	f001 f9e5 	bl	8001744 <RCC_AHB1PeriphClockCmd>
	/* Configure PD2 and LEDs in output push-pull mode */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 800037a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800037e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000380:	f04f 0300 	mov.w	r3, #0
 8000384:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
 8000386:	f04f 0301 	mov.w	r3, #1
 800038a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800038c:	f04f 0300 	mov.w	r3, #0
 8000390:	71fb      	strb	r3, [r7, #7]

	/* standard output pin */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000392:	f04f 0301 	mov.w	r3, #1
 8000396:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000398:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800039c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80003a0:	463b      	mov	r3, r7
 80003a2:	4619      	mov	r1, r3
 80003a4:	f001 ffd0 	bl	8002348 <GPIO_Init>
	GPIO_Write(GPIOD,0);	//initial state (all LEDs OFF)
 80003a8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80003ac:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80003b0:	f04f 0100 	mov.w	r1, #0
 80003b4:	f002 f936 	bl	8002624 <GPIO_Write>

}
 80003b8:	f107 0708 	add.w	r7, r7, #8
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <BUTTON_Init>:

void BUTTON_Init()	//initializes PA0 as input which is linked to the user button
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80003c6:	f04f 0001 	mov.w	r0, #1
 80003ca:	f04f 0101 	mov.w	r1, #1
 80003ce:	f001 f9b9 	bl	8001744 <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin B1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80003d2:	f04f 0300 	mov.w	r3, #0
 80003d6:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80003d8:	f04f 0300 	mov.w	r3, #0
 80003dc:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003de:	f04f 0302 	mov.w	r3, #2
 80003e2:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80003e4:	f04f 0302 	mov.w	r3, #2
 80003e8:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 80003ea:	f04f 0301 	mov.w	r3, #1
 80003ee:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003f0:	f04f 0000 	mov.w	r0, #0
 80003f4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80003f8:	463b      	mov	r3, r7
 80003fa:	4619      	mov	r1, r3
 80003fc:	f001 ffa4 	bl	8002348 <GPIO_Init>
}
 8000400:	f107 0708 	add.w	r7, r7, #8
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}

08000408 <TIM2_Init>:

void TIM2_Init()
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
	//TIM2 clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800040e:	f04f 0001 	mov.w	r0, #1
 8000412:	f04f 0101 	mov.w	r1, #1
 8000416:	f001 fa13 	bl	8001840 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 50000 - 1;		//trigger every 84000 ticks, so every 1 ms
 800041a:	f24c 334f 	movw	r3, #49999	; 0xc34f
 800041e:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 420 - 1; 		//prescaler of 1: 84 MHz clock
 8000420:	f240 13a3 	movw	r3, #419	; 0x1a3
 8000424:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000426:	f04f 0300 	mov.w	r3, #0
 800042a:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800042c:	f04f 0300 	mov.w	r3, #0
 8000430:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000432:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000436:	f107 0304 	add.w	r3, r7, #4
 800043a:	4619      	mov	r1, r3
 800043c:	f002 fa82 	bl	8002944 <TIM_TimeBaseInit>

	//TIM2 interrupt enable
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000440:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000444:	f04f 0101 	mov.w	r1, #1
 8000448:	f04f 0201 	mov.w	r2, #1
 800044c:	f003 fc4a 	bl	8003ce4 <TIM_ITConfig>

	//Enable the TIM2 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000450:	f04f 031c 	mov.w	r3, #28
 8000454:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000456:	f04f 0300 	mov.w	r3, #0
 800045a:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800045c:	f04f 0301 	mov.w	r3, #1
 8000460:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000462:	f04f 0301 	mov.w	r3, #1
 8000466:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8000468:	463b      	mov	r3, r7
 800046a:	4618      	mov	r0, r3
 800046c:	f004 f81c 	bl	80044a8 <NVIC_Init>
}
 8000470:	f107 0710 	add.w	r7, r7, #16
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <TIM3_Init>:

void TIM3_Init()
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0
	//TIM3 clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800047e:	f04f 0002 	mov.w	r0, #2
 8000482:	f04f 0101 	mov.w	r1, #1
 8000486:	f001 f9db 	bl	8001840 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 50000 - 1;				//trigger every 50000 ticks, so 0.05 MHz -> 1 Hz
 800048a:	f24c 334f 	movw	r3, #49999	; 0xc34f
 800048e:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 1680 - 1; 			//prescale 84 MHz clock down to 0.05 MHz
 8000490:	f240 638f 	movw	r3, #1679	; 0x68f
 8000494:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000496:	f04f 0300 	mov.w	r3, #0
 800049a:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800049c:	f04f 0300 	mov.w	r3, #0
 80004a0:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80004a2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80004a6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80004aa:	f107 0304 	add.w	r3, r7, #4
 80004ae:	4619      	mov	r1, r3
 80004b0:	f002 fa48 	bl	8002944 <TIM_TimeBaseInit>

	//TIM3 interrupt enable
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 80004b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80004b8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80004bc:	f04f 0101 	mov.w	r1, #1
 80004c0:	f04f 0201 	mov.w	r2, #1
 80004c4:	f003 fc0e 	bl	8003ce4 <TIM_ITConfig>

	//Enable the TIM3 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 80004c8:	f04f 031d 	mov.w	r3, #29
 80004cc:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80004ce:	f04f 0300 	mov.w	r3, #0
 80004d2:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80004d4:	f04f 0301 	mov.w	r3, #1
 80004d8:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80004da:	f04f 0301 	mov.w	r3, #1
 80004de:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 80004e0:	463b      	mov	r3, r7
 80004e2:	4618      	mov	r0, r3
 80004e4:	f003 ffe0 	bl	80044a8 <NVIC_Init>
}
 80004e8:	f107 0710 	add.w	r7, r7, #16
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <TIM5_Init>:

void TIM5_Init()
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
	//TIM5 clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80004f6:	f04f 0008 	mov.w	r0, #8
 80004fa:	f04f 0101 	mov.w	r1, #1
 80004fe:	f001 f99f 	bl	8001840 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 84000 - 1;		//trigger every 84000 ticks, so every 1 ms
 8000502:	f644 031f 	movw	r3, #18463	; 0x481f
 8000506:	f2c0 0301 	movt	r3, #1
 800050a:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 1 - 1; 		//prescaler of 1: 84 MHz clock
 800050c:	f04f 0300 	mov.w	r3, #0
 8000510:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000512:	f04f 0300 	mov.w	r3, #0
 8000516:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 800051e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000522:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000526:	f107 0304 	add.w	r3, r7, #4
 800052a:	4619      	mov	r1, r3
 800052c:	f002 fa0a 	bl	8002944 <TIM_TimeBaseInit>

	//TIM5 interrupt enable
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8000530:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000534:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000538:	f04f 0101 	mov.w	r1, #1
 800053c:	f04f 0201 	mov.w	r2, #1
 8000540:	f003 fbd0 	bl	8003ce4 <TIM_ITConfig>

	//Enable the TIM5 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8000544:	f04f 0332 	mov.w	r3, #50	; 0x32
 8000548:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800054a:	f04f 0300 	mov.w	r3, #0
 800054e:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000550:	f04f 0301 	mov.w	r3, #1
 8000554:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000556:	f04f 0301 	mov.w	r3, #1
 800055a:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 800055c:	463b      	mov	r3, r7
 800055e:	4618      	mov	r0, r3
 8000560:	f003 ffa2 	bl	80044a8 <NVIC_Init>
}
 8000564:	f107 0710 	add.w	r7, r7, #16
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <EXTI0_Init>:

void EXTI0_Init()	//EXTI0 on Pin PB0
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 8000572:	f04f 0002 	mov.w	r0, #2
 8000576:	f04f 0101 	mov.w	r1, #1
 800057a:	f001 f8e3 	bl	8001744 <RCC_AHB1PeriphClockCmd>
	//Enable SysCfg Clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 800057e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000582:	f04f 0101 	mov.w	r1, #1
 8000586:	f001 f985 	bl	8001894 <RCC_APB2PeriphClockCmd>

	//configure GPIO Pin B0
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800058a:	f04f 0300 	mov.w	r3, #0
 800058e:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000590:	f04f 0300 	mov.w	r3, #0
 8000594:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8000596:	f04f 0301 	mov.w	r3, #1
 800059a:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800059c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80005a0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	4619      	mov	r1, r3
 80005aa:	f001 fecd 	bl	8002348 <GPIO_Init>

	//connect EXTI line 0 to PB0 pin
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB,EXTI_PinSource0);
 80005ae:	f04f 0001 	mov.w	r0, #1
 80005b2:	f04f 0100 	mov.w	r1, #0
 80005b6:	f001 fd75 	bl	80020a4 <SYSCFG_EXTILineConfig>

	//Configure EXTI 0
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 80005ba:	f04f 0301 	mov.w	r3, #1
 80005be:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80005c0:	f04f 0300 	mov.w	r3, #0
 80005c4:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 80005c6:	f04f 0308 	mov.w	r3, #8
 80005ca:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80005cc:	f04f 0301 	mov.w	r3, #1
 80005d0:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);
 80005d2:	f107 0304 	add.w	r3, r7, #4
 80005d6:	4618      	mov	r0, r3
 80005d8:	f001 fc0e 	bl	8001df8 <EXTI_Init>

	//Configure EXTI 0 in NVIC
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 80005dc:	f04f 0306 	mov.w	r3, #6
 80005e0:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80005e2:	f04f 0301 	mov.w	r3, #1
 80005e6:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80005e8:	f04f 0301 	mov.w	r3, #1
 80005ec:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80005ee:	f04f 0301 	mov.w	r3, #1
 80005f2:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	4618      	mov	r0, r3
 80005fa:	f003 ff55 	bl	80044a8 <NVIC_Init>
}
 80005fe:	f107 0718 	add.w	r7, r7, #24
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop

08000608 <SYS_Enable_GPIOB_CLK>:

SYS_GPIO_TypeDef * SYS_GPIOB = (SYS_GPIO_TypeDef *)((uint32_t)SYS_GPIOB_ADDR);
SYS_USART_TypeDef * SYS_USART1 = (SYS_USART_TypeDef *)((uint32_t)SYS_USART1_ADDR);

void SYS_Enable_GPIOB_CLK()
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
	volatile uint32_t *AHB1ENR = (uint32_t*)SYS_AHB1ENR_ADDR;
 800060e:	f643 0330 	movw	r3, #14384	; 0x3830
 8000612:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000616:	607b      	str	r3, [r7, #4]
	*AHB1ENR |= 1<<1;	//Enable GPIO B
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f043 0202 	orr.w	r2, r3, #2
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	601a      	str	r2, [r3, #0]
}
 8000624:	f107 070c 	add.w	r7, r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop

08000630 <SYS_Enable_USART1_CLK>:

void SYS_Enable_USART1_CLK()
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
	volatile uint32_t *APB2ENR = (uint32_t*)SYS_APB2ENR_ADDR;
 8000636:	f643 0344 	movw	r3, #14404	; 0x3844
 800063a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800063e:	607b      	str	r3, [r7, #4]
	*APB2ENR |= 1<<4;	//Enable USART 1
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f043 0210 	orr.w	r2, r3, #16
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	601a      	str	r2, [r3, #0]
}
 800064c:	f107 070c 	add.w	r7, r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <SYS_Config_GPIOB>:

void SYS_Config_GPIOB()
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
	SYS_GPIOB->MODER &= ~(0x3 << (6*2));
 800065c:	f240 0304 	movw	r3, #4
 8000660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	f240 0304 	movw	r3, #4
 800066a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000676:	6013      	str	r3, [r2, #0]
	SYS_GPIOB->MODER |= (0x2 << (6*2));
 8000678:	f240 0304 	movw	r3, #4
 800067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	f240 0304 	movw	r3, #4
 8000686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000692:	6013      	str	r3, [r2, #0]

	SYS_GPIOB->OTYPER &= ~(0x1 << 6);
 8000694:	f240 0304 	movw	r3, #4
 8000698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800069c:	681a      	ldr	r2, [r3, #0]
 800069e:	f240 0304 	movw	r3, #4
 80006a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006ae:	6053      	str	r3, [r2, #4]

	SYS_GPIOB->OSPEEDR &= ~(0x3 << (6*2));
 80006b0:	f240 0304 	movw	r3, #4
 80006b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	f240 0304 	movw	r3, #4
 80006be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	689b      	ldr	r3, [r3, #8]
 80006c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80006ca:	6093      	str	r3, [r2, #8]
	SYS_GPIOB->OSPEEDR |= (0x2 << (6*2));
 80006cc:	f240 0304 	movw	r3, #4
 80006d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	f240 0304 	movw	r3, #4
 80006da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006e6:	6093      	str	r3, [r2, #8]

	SYS_GPIOB->AFRL &= ~(0x7 << (6*4));
 80006e8:	f240 0304 	movw	r3, #4
 80006ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	f240 0304 	movw	r3, #4
 80006f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	6a1b      	ldr	r3, [r3, #32]
 80006fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000702:	6213      	str	r3, [r2, #32]
	SYS_GPIOB->AFRL |= (0x7 << (6*4));
 8000704:	f240 0304 	movw	r3, #4
 8000708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	f240 0304 	movw	r3, #4
 8000712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	6a1b      	ldr	r3, [r3, #32]
 800071a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800071e:	6213      	str	r3, [r2, #32]
}
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop

08000728 <SYS_Config_USART1>:

void SYS_Config_USART1(uint32_t baud)
{
 8000728:	b480      	push	{r7}
 800072a:	b087      	sub	sp, #28
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	SYS_USART1->CR1 &= ~(0x1<<12);	//8 data bits
 8000730:	f240 0308 	movw	r3, #8
 8000734:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	f240 0308 	movw	r3, #8
 800073e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	899b      	ldrh	r3, [r3, #12]
 8000746:	b29b      	uxth	r3, r3
 8000748:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800074c:	b29b      	uxth	r3, r3
 800074e:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR1 &= ~(0x1<<10);	//no parity bit
 8000750:	f240 0308 	movw	r3, #8
 8000754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	f240 0308 	movw	r3, #8
 800075e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	899b      	ldrh	r3, [r3, #12]
 8000766:	b29b      	uxth	r3, r3
 8000768:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800076c:	b29b      	uxth	r3, r3
 800076e:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR1 |= (0x1<<3);	//tx enabled
 8000770:	f240 0308 	movw	r3, #8
 8000774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000778:	681a      	ldr	r2, [r3, #0]
 800077a:	f240 0308 	movw	r3, #8
 800077e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	899b      	ldrh	r3, [r3, #12]
 8000786:	b29b      	uxth	r3, r3
 8000788:	f043 0308 	orr.w	r3, r3, #8
 800078c:	b29b      	uxth	r3, r3
 800078e:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR1 |= (0x1<<2);	//rx enabled
 8000790:	f240 0308 	movw	r3, #8
 8000794:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000798:	681a      	ldr	r2, [r3, #0]
 800079a:	f240 0308 	movw	r3, #8
 800079e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	899b      	ldrh	r3, [r3, #12]
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR2 &= ~(0x3<<12);	//1 stop bit
 80007b0:	f240 0308 	movw	r3, #8
 80007b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	f240 0308 	movw	r3, #8
 80007be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	8a1b      	ldrh	r3, [r3, #16]
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	8213      	strh	r3, [r2, #16]
	SYS_USART1->CR3 &= ~(0x3<<8);	//hardware flow control disabled
 80007d0:	f240 0308 	movw	r3, #8
 80007d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	f240 0308 	movw	r3, #8
 80007de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	8a9b      	ldrh	r3, [r3, #20]
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	8293      	strh	r3, [r2, #20]

	//baud rate calculations
	uint32_t tmp, integer, fraction;
	if((SYS_USART1->CR1 & (uint16_t)0x8000) != 0)	//8 oversamples
 80007f0:	f240 0308 	movw	r3, #8
 80007f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	899b      	ldrh	r3, [r3, #12]
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	b29b      	uxth	r3, r3
 8000800:	b21b      	sxth	r3, r3
 8000802:	2b00      	cmp	r3, #0
 8000804:	da3a      	bge.n	800087c <SYS_Config_USART1+0x154>
	{
		tmp = (SYS_PCLK_FREQ*25)/(baud*2);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	ea4f 0243 	mov.w	r2, r3, lsl #1
 800080c:	f44f 43ea 	mov.w	r3, #29952	; 0x7500
 8000810:	f6c7 532b 	movt	r3, #32043	; 0x7d2b
 8000814:	fbb3 f3f2 	udiv	r3, r3, r2
 8000818:	617b      	str	r3, [r7, #20]
		integer = (tmp/100);
 800081a:	697a      	ldr	r2, [r7, #20]
 800081c:	f248 531f 	movw	r3, #34079	; 0x851f
 8000820:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8000824:	fba3 1302 	umull	r1, r3, r3, r2
 8000828:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800082c:	613b      	str	r3, [r7, #16]
		fraction = (((tmp-(integer*100))*8)+50)/100;
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000834:	fb02 f303 	mul.w	r3, r2, r3
 8000838:	697a      	ldr	r2, [r7, #20]
 800083a:	1ad3      	subs	r3, r2, r3
 800083c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000840:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8000844:	f248 531f 	movw	r3, #34079	; 0x851f
 8000848:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800084c:	fba3 1302 	umull	r1, r3, r3, r2
 8000850:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000854:	60fb      	str	r3, [r7, #12]
		SYS_USART1->BRR = (integer << 4) | (fraction & (uint8_t)0x7);
 8000856:	f240 0308 	movw	r3, #8
 800085a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	693a      	ldr	r2, [r7, #16]
 8000862:	b292      	uxth	r2, r2
 8000864:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000868:	b291      	uxth	r1, r2
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	b292      	uxth	r2, r2
 800086e:	f002 0207 	and.w	r2, r2, #7
 8000872:	b292      	uxth	r2, r2
 8000874:	430a      	orrs	r2, r1
 8000876:	b292      	uxth	r2, r2
 8000878:	811a      	strh	r2, [r3, #8]
 800087a:	e039      	b.n	80008f0 <SYS_Config_USART1+0x1c8>
	}
	else	//16 oversamples
	{
		tmp = (SYS_PCLK_FREQ*25)/(baud*4);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000882:	f44f 43ea 	mov.w	r3, #29952	; 0x7500
 8000886:	f6c7 532b 	movt	r3, #32043	; 0x7d2b
 800088a:	fbb3 f3f2 	udiv	r3, r3, r2
 800088e:	617b      	str	r3, [r7, #20]
		integer = (tmp/100);
 8000890:	697a      	ldr	r2, [r7, #20]
 8000892:	f248 531f 	movw	r3, #34079	; 0x851f
 8000896:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800089a:	fba3 1302 	umull	r1, r3, r3, r2
 800089e:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80008a2:	613b      	str	r3, [r7, #16]
		fraction = (((tmp-(integer*100))*16)+50)/100;
 80008a4:	693b      	ldr	r3, [r7, #16]
 80008a6:	f04f 0264 	mov.w	r2, #100	; 0x64
 80008aa:	fb02 f303 	mul.w	r3, r2, r3
 80008ae:	697a      	ldr	r2, [r7, #20]
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80008b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80008ba:	f248 531f 	movw	r3, #34079	; 0x851f
 80008be:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80008c2:	fba3 1302 	umull	r1, r3, r3, r2
 80008c6:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80008ca:	60fb      	str	r3, [r7, #12]
		SYS_USART1->BRR = (integer << 4) | (fraction & (uint8_t)0xF);
 80008cc:	f240 0308 	movw	r3, #8
 80008d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	693a      	ldr	r2, [r7, #16]
 80008d8:	b292      	uxth	r2, r2
 80008da:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80008de:	b291      	uxth	r1, r2
 80008e0:	68fa      	ldr	r2, [r7, #12]
 80008e2:	b292      	uxth	r2, r2
 80008e4:	f002 020f 	and.w	r2, r2, #15
 80008e8:	b292      	uxth	r2, r2
 80008ea:	430a      	orrs	r2, r1
 80008ec:	b292      	uxth	r2, r2
 80008ee:	811a      	strh	r2, [r3, #8]
	}

	SYS_USART1->CR1 |= (0x1<<13);	//usart1 enabled
 80008f0:	f240 0308 	movw	r3, #8
 80008f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	f240 0308 	movw	r3, #8
 80008fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	899b      	ldrh	r3, [r3, #12]
 8000906:	b29b      	uxth	r3, r3
 8000908:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800090c:	b29b      	uxth	r3, r3
 800090e:	8193      	strh	r3, [r2, #12]
}
 8000910:	f107 071c 	add.w	r7, r7, #28
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <SYS_Init_Debug>:

void SYS_Init_Debug()
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
	SYS_Enable_GPIOB_CLK();
 8000920:	f7ff fe72 	bl	8000608 <SYS_Enable_GPIOB_CLK>
	SYS_Enable_USART1_CLK();
 8000924:	f7ff fe84 	bl	8000630 <SYS_Enable_USART1_CLK>

	SYS_Config_GPIOB();
 8000928:	f7ff fe96 	bl	8000658 <SYS_Config_GPIOB>
	SYS_Config_USART1(SYS_USART1_BAUD);
 800092c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000930:	f7ff fefa 	bl	8000728 <SYS_Config_USART1>
}
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop

08000938 <SYS_Print>:

int SYS_Print(char * buf, int len)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
	SYS_Init_Debug();
 8000942:	f7ff ffeb 	bl	800091c <SYS_Init_Debug>

	int i;
	for (i=0;i<len;i++)
 8000946:	f04f 0300 	mov.w	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	e01b      	b.n	8000986 <SYS_Print+0x4e>
	{
		// wait until data register is empty
		while( !(SYS_USART1->SR & 0x00000040) );
 800094e:	bf00      	nop
 8000950:	f240 0308 	movw	r3, #8
 8000954:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	881b      	ldrh	r3, [r3, #0]
 800095c:	b29b      	uxth	r3, r3
 800095e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0f4      	beq.n	8000950 <SYS_Print+0x18>
		SYS_USART1->DR = ((char)*buf & 0x01FF);
 8000966:	f240 0308 	movw	r3, #8
 800096a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	7812      	ldrb	r2, [r2, #0]
 8000974:	809a      	strh	r2, [r3, #4]
		buf++;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f103 0301 	add.w	r3, r3, #1
 800097c:	607b      	str	r3, [r7, #4]
int SYS_Print(char * buf, int len)
{
	SYS_Init_Debug();

	int i;
	for (i=0;i<len;i++)
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	f103 0301 	add.w	r3, r3, #1
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	429a      	cmp	r2, r3
 800098c:	dbdf      	blt.n	800094e <SYS_Print+0x16>
		while( !(SYS_USART1->SR & 0x00000040) );
		SYS_USART1->DR = ((char)*buf & 0x01FF);
		buf++;
	}

	return len;
 800098e:	683b      	ldr	r3, [r7, #0]
}
 8000990:	4618      	mov	r0, r3
 8000992:	f107 0710 	add.w	r7, r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop

0800099c <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80009a4:	f04f 0001 	mov.w	r0, #1
 80009a8:	f245 0108 	movw	r1, #20488	; 0x5008
 80009ac:	f6c0 0100 	movt	r1, #2048	; 0x800
 80009b0:	f04f 0204 	mov.w	r2, #4
 80009b4:	f000 f942 	bl	8000c3c <_write>
	while (1) {
		;
	}
 80009b8:	e7fe      	b.n	80009b8 <_exit+0x1c>
 80009ba:	bf00      	nop

080009bc <_close>:
}

int _close(int file) {
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	return -1;
 80009c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	f107 070c 	add.w	r7, r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr

080009d4 <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
	errno = ENOMEM;
 80009e0:	f240 5394 	movw	r3, #1428	; 0x594
 80009e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009e8:	f04f 020c 	mov.w	r2, #12
 80009ec:	601a      	str	r2, [r3, #0]
	return -1;
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	f107 0714 	add.w	r7, r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <_fork>:
/*
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
	errno = EAGAIN;
 8000a04:	f240 5394 	movw	r3, #1428	; 0x594
 8000a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a0c:	f04f 020b 	mov.w	r2, #11
 8000a10:	601a      	str	r2, [r3, #0]
	return -1;
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <_fstat>:
 fstat
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a30:	605a      	str	r2, [r3, #4]
	return 0;
 8000a32:	f04f 0300 	mov.w	r3, #0
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	f107 070c 	add.w	r7, r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bc80      	pop	{r7}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
	return 1;
 8000a48:	f04f 0301 	mov.w	r3, #1
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr

08000a54 <_isatty>:

/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	switch (file) {
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f103 0300 	add.w	r3, r3, #0
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d802      	bhi.n	8000a6c <_isatty+0x18>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8000a66:	f04f 0301 	mov.w	r3, #1
 8000a6a:	e008      	b.n	8000a7e <_isatty+0x2a>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8000a6c:	f240 5394 	movw	r3, #1428	; 0x594
 8000a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a74:	f04f 0209 	mov.w	r2, #9
 8000a78:	601a      	str	r2, [r3, #0]
		return 0;
 8000a7a:	f04f 0300 	mov.w	r3, #0
	}
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f107 070c 	add.w	r7, r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <_kill>:

/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000a96:	f240 5394 	movw	r3, #1428	; 0x594
 8000a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a9e:	f04f 0216 	mov.w	r2, #22
 8000aa2:	601a      	str	r2, [r3, #0]
	return (-1);
 8000aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f107 070c 	add.w	r7, r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr

08000ab4 <_link>:
/*
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	6039      	str	r1, [r7, #0]
	errno = EMLINK;
 8000abe:	f240 5394 	movw	r3, #1428	; 0x594
 8000ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ac6:	f04f 021f 	mov.w	r2, #31
 8000aca:	601a      	str	r2, [r3, #0]
	return -1;
 8000acc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f107 070c 	add.w	r7, r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr

08000adc <_lseek>:

/*
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ae8:	f04f 0300 	mov.w	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	f107 0714 	add.w	r7, r7, #20
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr

08000af8 <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 8000af8:	b590      	push	{r4, r7, lr}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 8000b00:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d108      	bne.n	8000b20 <_sbrk+0x28>
		heap_end = &_ebss;
 8000b0e:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b16:	f240 5298 	movw	r2, #1432	; 0x598
 8000b1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000b1e:	601a      	str	r2, [r3, #0]
	}
	prev_heap_end = heap_end;
 8000b20:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8000b2c:	f3ef 8408 	mrs	r4, MSP
  return(result);
 8000b30:	4623      	mov	r3, r4

	char * stack = (char*) __get_MSP();
 8000b32:	60bb      	str	r3, [r7, #8]
	if (heap_end + incr > stack) {
 8000b34:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	18d2      	adds	r2, r2, r3
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d913      	bls.n	8000b70 <_sbrk+0x78>
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 8000b48:	f04f 0002 	mov.w	r0, #2
 8000b4c:	f245 0110 	movw	r1, #20496	; 0x5010
 8000b50:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000b54:	f04f 0219 	mov.w	r2, #25
 8000b58:	f000 f870 	bl	8000c3c <_write>
		errno = ENOMEM;
 8000b5c:	f240 5394 	movw	r3, #1428	; 0x594
 8000b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b64:	f04f 020c 	mov.w	r2, #12
 8000b68:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6e:	e00c      	b.n	8000b8a <_sbrk+0x92>
		//abort ();
	}

	heap_end += incr;
 8000b70:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	18d2      	adds	r2, r2, r3
 8000b7e:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b86:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8000b88:	68fb      	ldr	r3, [r7, #12]

}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f107 0714 	add.w	r7, r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd90      	pop	{r4, r7, pc}

08000b94 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
	return -1;
 8000ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f107 0714 	add.w	r7, r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <_stat>:
 stat
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bc0:	605a      	str	r2, [r3, #4]
	return 0;
 8000bc2:	f04f 0300 	mov.w	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f107 070c 	add.w	r7, r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bc80      	pop	{r7}
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop

08000bd4 <_times>:
/*
 times
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	return -1;
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	f107 070c 	add.w	r7, r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr

08000bec <_unlink>:

/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	errno = ENOENT;
 8000bf4:	f240 5394 	movw	r3, #1428	; 0x594
 8000bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bfc:	f04f 0202 	mov.w	r2, #2
 8000c00:	601a      	str	r2, [r3, #0]
	return -1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	f107 070c 	add.w	r7, r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc80      	pop	{r7}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop

08000c14 <_wait>:

/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	errno = ECHILD;
 8000c1c:	f240 5394 	movw	r3, #1428	; 0x594
 8000c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c24:	f04f 020a 	mov.w	r2, #10
 8000c28:	601a      	str	r2, [r3, #0]
	return -1;
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f107 070c 	add.w	r7, r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <_write>:
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
	switch (file) {
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d002      	beq.n	8000c54 <_write+0x18>
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d006      	beq.n	8000c60 <_write+0x24>
 8000c52:	e00b      	b.n	8000c6c <_write+0x30>
	case STDOUT_FILENO: /*stdout*/
		len = SYS_Print(ptr, len);
 8000c54:	68b8      	ldr	r0, [r7, #8]
 8000c56:	6879      	ldr	r1, [r7, #4]
 8000c58:	f7ff fe6e 	bl	8000938 <SYS_Print>
 8000c5c:	6078      	str	r0, [r7, #4]
		break;
 8000c5e:	e00f      	b.n	8000c80 <_write+0x44>
	case STDERR_FILENO: /* stderr */
		len = SYS_Print(ptr, len);
 8000c60:	68b8      	ldr	r0, [r7, #8]
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	f7ff fe68 	bl	8000938 <SYS_Print>
 8000c68:	6078      	str	r0, [r7, #4]
		break;
 8000c6a:	e009      	b.n	8000c80 <_write+0x44>
	default:
		errno = EBADF;
 8000c6c:	f240 5394 	movw	r3, #1428	; 0x594
 8000c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c74:	f04f 0209 	mov.w	r2, #9
 8000c78:	601a      	str	r2, [r3, #0]
		return -1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	e000      	b.n	8000c82 <_write+0x46>
	}
	return len;
 8000c80:	687b      	ldr	r3, [r7, #4]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	f107 0710 	add.w	r7, r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000c90:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000c94:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c98:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000c9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000ca0:	6812      	ldr	r2, [r2, #0]
 8000ca2:	f042 0201 	orr.w	r2, r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ca8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000cac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000cb0:	f04f 0200 	mov.w	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000cb6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000cba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000cbe:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000cc2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000cc6:	6812      	ldr	r2, [r2, #0]
 8000cc8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000ccc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000cd0:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000cd2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000cd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000cda:	f243 0210 	movw	r2, #12304	; 0x3010
 8000cde:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8000ce2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ce4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ce8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000cec:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000cf0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000cf4:	6812      	ldr	r2, [r2, #0]
 8000cf6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000cfa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000cfc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d04:	f04f 0200 	mov.w	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000d0a:	f000 f8c1 	bl	8000e90 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d0e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000d12:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d1a:	609a      	str	r2, [r3, #8]
#endif
}
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop

08000d20 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b087      	sub	sp, #28
 8000d24:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000d26:	f04f 0300 	mov.w	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]
 8000d32:	f04f 0302 	mov.w	r3, #2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
 8000d3e:	f04f 0302 	mov.w	r3, #2
 8000d42:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d44:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d4c:	689b      	ldr	r3, [r3, #8]
 8000d4e:	f003 030c 	and.w	r3, r3, #12
 8000d52:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	d00d      	beq.n	8000d76 <SystemCoreClockUpdate+0x56>
 8000d5a:	2b08      	cmp	r3, #8
 8000d5c:	d015      	beq.n	8000d8a <SystemCoreClockUpdate+0x6a>
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d169      	bne.n	8000e36 <SystemCoreClockUpdate+0x116>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000d62:	f240 0310 	movw	r3, #16
 8000d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d6a:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000d6e:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000d72:	601a      	str	r2, [r3, #0]
      break;
 8000d74:	e069      	b.n	8000e4a <SystemCoreClockUpdate+0x12a>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000d76:	f240 0310 	movw	r3, #16
 8000d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d7e:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 8000d82:	f2c0 027a 	movt	r2, #122	; 0x7a
 8000d86:	601a      	str	r2, [r3, #0]
      break;
 8000d88:	e05f      	b.n	8000e4a <SystemCoreClockUpdate+0x12a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d8a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d98:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8000d9c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d9e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000da2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000dac:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d014      	beq.n	8000dde <SystemCoreClockUpdate+0xbe>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000db4:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8000db8:	f2c0 037a 	movt	r3, #122	; 0x7a
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	fbb3 f2f2 	udiv	r2, r3, r2
 8000dc2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000dc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000dca:	6859      	ldr	r1, [r3, #4]
 8000dcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000dd0:	400b      	ands	r3, r1
 8000dd2:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000dd6:	fb03 f302 	mul.w	r3, r3, r2
 8000dda:	617b      	str	r3, [r7, #20]
 8000ddc:	e013      	b.n	8000e06 <SystemCoreClockUpdate+0xe6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000dde:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000de2:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	fbb3 f2f2 	udiv	r2, r3, r2
 8000dec:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000df0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000df4:	6859      	ldr	r1, [r3, #4]
 8000df6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000dfa:	400b      	ands	r3, r1
 8000dfc:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000e00:	fb03 f302 	mul.w	r3, r3, r2
 8000e04:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000e06:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e14:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000e18:	f103 0301 	add.w	r3, r3, #1
 8000e1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e20:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000e22:	697a      	ldr	r2, [r7, #20]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e2a:	f240 0310 	movw	r3, #16
 8000e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e32:	601a      	str	r2, [r3, #0]
      break;
 8000e34:	e009      	b.n	8000e4a <SystemCoreClockUpdate+0x12a>
    default:
      SystemCoreClock = HSI_VALUE;
 8000e36:	f240 0310 	movw	r3, #16
 8000e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e3e:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000e42:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000e46:	601a      	str	r2, [r3, #0]
      break;
 8000e48:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000e4a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e58:	ea4f 1213 	mov.w	r2, r3, lsr #4
 8000e5c:	f240 0314 	movw	r3, #20
 8000e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e64:	5c9b      	ldrb	r3, [r3, r2]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000e6a:	f240 0310 	movw	r3, #16
 8000e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	fa22 f203 	lsr.w	r2, r2, r3
 8000e7a:	f240 0310 	movw	r3, #16
 8000e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e82:	601a      	str	r2, [r3, #0]
}
 8000e84:	f107 071c 	add.w	r7, r7, #28
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bc80      	pop	{r7}
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000e96:	f04f 0300 	mov.w	r3, #0
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	f04f 0300 	mov.w	r3, #0
 8000ea0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000ea2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ea6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000eaa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000eae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000eb2:	6812      	ldr	r2, [r2, #0]
 8000eb4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000eb8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000eba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ebe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec8:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f103 0301 	add.w	r3, r3, #1
 8000ed0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d103      	bne.n	8000ee0 <SetSysClock+0x50>
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000ede:	d1ec      	bne.n	8000eba <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000ee0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ee4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d003      	beq.n	8000efa <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 8000ef2:	f04f 0301 	mov.w	r3, #1
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	e002      	b.n	8000f00 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000efa:	f04f 0300 	mov.w	r3, #0
 8000efe:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	f040 8082 	bne.w	800100c <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000f08:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f10:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f14:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f1a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f1e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000f20:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000f24:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f28:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8000f2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f36:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000f38:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f3c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f40:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f44:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f48:	6892      	ldr	r2, [r2, #8]
 8000f4a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000f4c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f54:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f58:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f5c:	6892      	ldr	r2, [r2, #8]
 8000f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f62:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000f64:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f6c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f74:	6892      	ldr	r2, [r2, #8]
 8000f76:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8000f7a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000f7c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f84:	f245 4208 	movw	r2, #21512	; 0x5408
 8000f88:	f2c0 7240 	movt	r2, #1856	; 0x740
 8000f8c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000f8e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f92:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f96:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000fa4:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000fa6:	bf00      	nop
 8000fa8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000fac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d0f6      	beq.n	8000fa8 <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000fba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8000fbe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000fc2:	f240 6205 	movw	r2, #1541	; 0x605
 8000fc6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000fc8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000fcc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000fd0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000fd4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000fd8:	6892      	ldr	r2, [r2, #8]
 8000fda:	f022 0203 	bic.w	r2, r2, #3
 8000fde:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000fe0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000fe4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000fe8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000fec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000ff0:	6892      	ldr	r2, [r2, #8]
 8000ff2:	f042 0202 	orr.w	r2, r2, #2
 8000ff6:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000ff8:	bf00      	nop
 8000ffa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ffe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f003 030c 	and.w	r3, r3, #12
 8001008:	2b08      	cmp	r3, #8
 800100a:	d1f6      	bne.n	8000ffa <SetSysClock+0x16a>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800100c:	f107 070c 	add.w	r7, r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800101c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001020:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001024:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001028:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800102c:	6812      	ldr	r2, [r2, #0]
 800102e:	f042 0201 	orr.w	r2, r2, #1
 8001032:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001034:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001038:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001042:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001046:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800104a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800104e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001058:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800105c:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800105e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001062:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001066:	f243 0210 	movw	r2, #12304	; 0x3010
 800106a:	f2c2 4200 	movt	r2, #9216	; 0x2400
 800106e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001070:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001074:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001078:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800107c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001080:	6812      	ldr	r2, [r2, #0]
 8001082:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001086:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001088:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800108c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
}
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr

0800109c <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80010a6:	f643 0302 	movw	r3, #14338	; 0x3802
 80010aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010ae:	f04f 0200 	mov.w	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80010b4:	f643 0302 	movw	r3, #14338	; 0x3802
 80010b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	701a      	strb	r2, [r3, #0]
}
 80010c0:	f107 070c 	add.w	r7, r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bc80      	pop	{r7}
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80010d8:	f04f 0300 	mov.w	r3, #0
 80010dc:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 80010de:	f04f 0300 	mov.w	r3, #0
 80010e2:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80010e4:	f04f 0031 	mov.w	r0, #49	; 0x31
 80010e8:	f000 fdd2 	bl	8001c90 <RCC_GetFlagStatus>
 80010ec:	4603      	mov	r3, r0
 80010ee:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	f103 0301 	add.w	r3, r3, #1
 80010f6:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80010fe:	d002      	beq.n	8001106 <RCC_WaitForHSEStartUp+0x3a>
 8001100:	79bb      	ldrb	r3, [r7, #6]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0ee      	beq.n	80010e4 <RCC_WaitForHSEStartUp+0x18>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001106:	f04f 0031 	mov.w	r0, #49	; 0x31
 800110a:	f000 fdc1 	bl	8001c90 <RCC_GetFlagStatus>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d003      	beq.n	800111c <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 8001114:	f04f 0301 	mov.w	r3, #1
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	e002      	b.n	8001122 <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 800111c:	f04f 0300 	mov.w	r3, #0
 8001120:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8001122:	79fb      	ldrb	r3, [r7, #7]
}
 8001124:	4618      	mov	r0, r3
 8001126:	f107 0708 	add.w	r7, r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop

08001130 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 800113a:	f04f 0300 	mov.w	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8001140:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001144:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001152:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	4313      	orrs	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8001160:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001164:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	601a      	str	r2, [r3, #0]
}
 800116c:	f107 0714 	add.w	r7, r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop

08001178 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8001182:	f04f 0300 	mov.w	r3, #0
 8001186:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800118a:	79fa      	ldrb	r2, [r7, #7]
 800118c:	601a      	str	r2, [r3, #0]
}
 800118e:	f107 070c 	add.w	r7, r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80011a2:	f643 0370 	movw	r3, #14448	; 0x3870
 80011a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80011b0:	f643 0370 	movw	r3, #14448	; 0x3870
 80011b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d002      	beq.n	80011ca <RCC_LSEConfig+0x32>
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	d008      	beq.n	80011da <RCC_LSEConfig+0x42>
 80011c8:	e00f      	b.n	80011ea <RCC_LSEConfig+0x52>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80011ca:	f643 0370 	movw	r3, #14448	; 0x3870
 80011ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011d2:	f04f 0201 	mov.w	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
      break;
 80011d8:	e008      	b.n	80011ec <RCC_LSEConfig+0x54>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80011da:	f643 0370 	movw	r3, #14448	; 0x3870
 80011de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011e2:	f04f 0205 	mov.w	r2, #5
 80011e6:	701a      	strb	r2, [r3, #0]
      break;
 80011e8:	e000      	b.n	80011ec <RCC_LSEConfig+0x54>
    default:
      break;
 80011ea:	bf00      	nop
  }
}
 80011ec:	f107 070c 	add.w	r7, r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bc80      	pop	{r7}
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop

080011f8 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001202:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 8001206:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800120a:	79fa      	ldrb	r2, [r7, #7]
 800120c:	601a      	str	r2, [r3, #0]
}
 800120e:	f107 070c 	add.w	r7, r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8001226:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800122a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	ea4f 1182 	mov.w	r1, r2, lsl #6
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	4311      	orrs	r1, r2
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800123e:	f102 32ff 	add.w	r2, r2, #4294967295
 8001242:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8001246:	4311      	orrs	r1, r2
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	ea4f 6202 	mov.w	r2, r2, lsl #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8001252:	430a      	orrs	r2, r1
 8001254:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 8001256:	f107 0714 	add.w	r7, r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 800126a:	f04f 0360 	mov.w	r3, #96	; 0x60
 800126e:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001272:	79fa      	ldrb	r2, [r7, #7]
 8001274:	601a      	str	r2, [r3, #0]
}
 8001276:	f107 070c 	add.w	r7, r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr

08001280 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 800128a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800128e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	ea4f 1182 	mov.w	r1, r2, lsl #6
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	ea4f 7202 	mov.w	r2, r2, lsl #28
 800129e:	430a      	orrs	r2, r1
 80012a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80012a4:	f107 070c 	add.w	r7, r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop

080012b0 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80012ba:	f04f 0368 	mov.w	r3, #104	; 0x68
 80012be:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	601a      	str	r2, [r3, #0]
}
 80012c6:	f107 070c 	add.w	r7, r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80012da:	f04f 034c 	mov.w	r3, #76	; 0x4c
 80012de:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80012e2:	79fa      	ldrb	r2, [r7, #7]
 80012e4:	601a      	str	r2, [r3, #0]
}
 80012e6:	f107 070c 	add.w	r7, r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80012fa:	f04f 0300 	mov.w	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8001300:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001304:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8001312:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	4313      	orrs	r3, r2
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	4313      	orrs	r3, r2
 800131e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001320:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001324:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	609a      	str	r2, [r3, #8]
}
 800132c:	f107 0714 	add.w	r7, r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	bc80      	pop	{r7}
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001342:	f04f 0300 	mov.w	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8001348:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800134c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800135a:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	4313      	orrs	r3, r2
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	4313      	orrs	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001368:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800136c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	609a      	str	r2, [r3, #8]
}
 8001374:	f107 0714 	add.w	r7, r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001388:	f04f 0300 	mov.w	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 800138e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001392:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f023 0303 	bic.w	r3, r3, #3
 80013a0:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80013aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	609a      	str	r2, [r3, #8]
}
 80013b6:	f107 0714 	add.w	r7, r7, #20
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 80013c4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	f003 030c 	and.w	r3, r3, #12
 80013d4:	b2db      	uxtb	r3, r3
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop

080013e0 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80013e8:	f04f 0300 	mov.w	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80013ee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001400:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4313      	orrs	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800140a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800140e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	609a      	str	r2, [r3, #8]
}
 8001416:	f107 0714 	add.w	r7, r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800142e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001432:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001440:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4313      	orrs	r3, r2
 8001448:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800144a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800144e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	609a      	str	r2, [r3, #8]
}
 8001456:	f107 0714 	add.w	r7, r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001468:	f04f 0300 	mov.w	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800146e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001472:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001480:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4313      	orrs	r3, r2
 800148c:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800148e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001492:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	609a      	str	r2, [r3, #8]
}
 800149a:	f107 0714 	add.w	r7, r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b089      	sub	sp, #36	; 0x24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
 80014be:	f04f 0302 	mov.w	r3, #2
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	f04f 0300 	mov.w	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	f04f 0302 	mov.w	r3, #2
 80014ce:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80014d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f003 030c 	and.w	r3, r3, #12
 80014de:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	2b04      	cmp	r3, #4
 80014e4:	d00a      	beq.n	80014fc <RCC_GetClocksFreq+0x58>
 80014e6:	2b08      	cmp	r3, #8
 80014e8:	d00f      	beq.n	800150a <RCC_GetClocksFreq+0x66>
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d160      	bne.n	80015b0 <RCC_GetClocksFreq+0x10c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80014f4:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80014f8:	6013      	str	r3, [r2, #0]
      break;
 80014fa:	e060      	b.n	80015be <RCC_GetClocksFreq+0x11a>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001502:	f2c0 037a 	movt	r3, #122	; 0x7a
 8001506:	6013      	str	r3, [r2, #0]
      break;
 8001508:	e059      	b.n	80015be <RCC_GetClocksFreq+0x11a>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800150a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800150e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001518:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800151c:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800151e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001522:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800152c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d014      	beq.n	800155e <RCC_GetClocksFreq+0xba>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001534:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001538:	f2c0 037a 	movt	r3, #122	; 0x7a
 800153c:	68ba      	ldr	r2, [r7, #8]
 800153e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001542:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001546:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800154a:	6859      	ldr	r1, [r3, #4]
 800154c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001550:	400b      	ands	r3, r1
 8001552:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8001556:	fb03 f302 	mul.w	r3, r3, r2
 800155a:	61fb      	str	r3, [r7, #28]
 800155c:	e013      	b.n	8001586 <RCC_GetClocksFreq+0xe2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800155e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001562:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	fbb3 f2f2 	udiv	r2, r3, r2
 800156c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001570:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001574:	6859      	ldr	r1, [r3, #4]
 8001576:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800157a:	400b      	ands	r3, r1
 800157c:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8001580:	fb03 f302 	mul.w	r3, r3, r2
 8001584:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001586:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800158a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001594:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001598:	f103 0301 	add.w	r3, r3, #1
 800159c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015a0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80015a2:	69fa      	ldr	r2, [r7, #28]
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	601a      	str	r2, [r3, #0]
      break;
 80015ae:	e006      	b.n	80015be <RCC_GetClocksFreq+0x11a>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80015b6:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80015ba:	6013      	str	r3, [r2, #0]
      break;
 80015bc:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80015be:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015cc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80015d4:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80015d6:	f240 0324 	movw	r3, #36	; 0x24
 80015da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	189b      	adds	r3, r3, r2
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	fa22 f203 	lsr.w	r2, r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80015f6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001604:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800160c:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800160e:	f240 0324 	movw	r3, #36	; 0x24
 8001612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	189b      	adds	r3, r3, r2
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	fa22 f203 	lsr.w	r2, r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800162e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001632:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800163c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	ea4f 3353 	mov.w	r3, r3, lsr #13
 8001644:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001646:	f240 0324 	movw	r3, #36	; 0x24
 800164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	189b      	adds	r3, r3, r2
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685a      	ldr	r2, [r3, #4]
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	fa22 f203 	lsr.w	r2, r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	60da      	str	r2, [r3, #12]
}
 8001666:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001684:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001688:	d117      	bne.n	80016ba <RCC_RTCCLKConfig+0x4a>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 800168a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800168e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800169c:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80016a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80016ae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80016ba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016c2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80016c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80016ca:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	ea4f 5202 	mov.w	r2, r2, lsl #20
 80016d2:	ea4f 5212 	mov.w	r2, r2, lsr #20
 80016d6:	430a      	orrs	r2, r1
 80016d8:	671a      	str	r2, [r3, #112]	; 0x70
}
 80016da:	f107 0714 	add.w	r7, r7, #20
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80016ee:	f640 633c 	movw	r3, #3644	; 0xe3c
 80016f2:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80016f6:	79fa      	ldrb	r2, [r7, #7]
 80016f8:	601a      	str	r2, [r3, #0]
}
 80016fa:	f107 070c 	add.w	r7, r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 800170e:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 8001712:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001716:	79fa      	ldrb	r2, [r7, #7]
 8001718:	601a      	str	r2, [r3, #0]
}
 800171a:	f107 070c 	add.w	r7, r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr

08001724 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 800172c:	f44f 73ae 	mov.w	r3, #348	; 0x15c
 8001730:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	601a      	str	r2, [r3, #0]
}
 8001738:	f107 070c 	add.w	r7, r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop

08001744 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001750:	78fb      	ldrb	r3, [r7, #3]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d00c      	beq.n	8001770 <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001756:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800175a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800175e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001762:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001766:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	430a      	orrs	r2, r1
 800176c:	631a      	str	r2, [r3, #48]	; 0x30
 800176e:	e00d      	b.n	800178c <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001770:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001774:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001778:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800177c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001780:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	ea6f 0202 	mvn.w	r2, r2
 8001788:	400a      	ands	r2, r1
 800178a:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800178c:	f107 070c 	add.w	r7, r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop

08001798 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00c      	beq.n	80017c4 <RCC_AHB2PeriphClockCmd+0x2c>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80017aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017b2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80017b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017ba:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	430a      	orrs	r2, r1
 80017c0:	635a      	str	r2, [r3, #52]	; 0x34
 80017c2:	e00d      	b.n	80017e0 <RCC_AHB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80017c4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017cc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80017d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017d4:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	ea6f 0202 	mvn.w	r2, r2
 80017dc:	400a      	ands	r2, r1
 80017de:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 80017e0:	f107 070c 	add.w	r7, r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop

080017ec <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017f8:	78fb      	ldrb	r3, [r7, #3]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d00c      	beq.n	8001818 <RCC_AHB3PeriphClockCmd+0x2c>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80017fe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001802:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001806:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800180a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800180e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	430a      	orrs	r2, r1
 8001814:	639a      	str	r2, [r3, #56]	; 0x38
 8001816:	e00d      	b.n	8001834 <RCC_AHB3PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001818:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800181c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001820:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001824:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001828:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	ea6f 0202 	mvn.w	r2, r2
 8001830:	400a      	ands	r2, r1
 8001832:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 8001834:	f107 070c 	add.w	r7, r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop

08001840 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800184c:	78fb      	ldrb	r3, [r7, #3]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00c      	beq.n	800186c <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001852:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001856:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800185a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800185e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001862:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	430a      	orrs	r2, r1
 8001868:	641a      	str	r2, [r3, #64]	; 0x40
 800186a:	e00d      	b.n	8001888 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800186c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001870:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001874:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001878:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800187c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	ea6f 0202 	mvn.w	r2, r2
 8001884:	400a      	ands	r2, r1
 8001886:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8001888:	f107 070c 	add.w	r7, r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop

08001894 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018a0:	78fb      	ldrb	r3, [r7, #3]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00c      	beq.n	80018c0 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80018a6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80018aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018ae:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80018b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80018b6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	430a      	orrs	r2, r1
 80018bc:	645a      	str	r2, [r3, #68]	; 0x44
 80018be:	e00d      	b.n	80018dc <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80018c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80018c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018c8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80018cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80018d0:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	ea6f 0202 	mvn.w	r2, r2
 80018d8:	400a      	ands	r2, r1
 80018da:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 80018dc:	f107 070c 	add.w	r7, r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	460b      	mov	r3, r1
 80018f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018f4:	78fb      	ldrb	r3, [r7, #3]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00c      	beq.n	8001914 <RCC_AHB1PeriphResetCmd+0x2c>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80018fa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80018fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001902:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001906:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800190a:	6911      	ldr	r1, [r2, #16]
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	430a      	orrs	r2, r1
 8001910:	611a      	str	r2, [r3, #16]
 8001912:	e00d      	b.n	8001930 <RCC_AHB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001914:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001918:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800191c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001920:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001924:	6911      	ldr	r1, [r2, #16]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	ea6f 0202 	mvn.w	r2, r2
 800192c:	400a      	ands	r2, r1
 800192e:	611a      	str	r2, [r3, #16]
  }
}
 8001930:	f107 070c 	add.w	r7, r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop

0800193c <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001948:	78fb      	ldrb	r3, [r7, #3]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d00c      	beq.n	8001968 <RCC_AHB2PeriphResetCmd+0x2c>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 800194e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001952:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001956:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800195a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800195e:	6951      	ldr	r1, [r2, #20]
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	430a      	orrs	r2, r1
 8001964:	615a      	str	r2, [r3, #20]
 8001966:	e00d      	b.n	8001984 <RCC_AHB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8001968:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800196c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001970:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001974:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001978:	6951      	ldr	r1, [r2, #20]
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	ea6f 0202 	mvn.w	r2, r2
 8001980:	400a      	ands	r2, r1
 8001982:	615a      	str	r2, [r3, #20]
  }
}
 8001984:	f107 070c 	add.w	r7, r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop

08001990 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	460b      	mov	r3, r1
 800199a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800199c:	78fb      	ldrb	r3, [r7, #3]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d00c      	beq.n	80019bc <RCC_AHB3PeriphResetCmd+0x2c>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80019a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019aa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80019ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019b2:	6991      	ldr	r1, [r2, #24]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	619a      	str	r2, [r3, #24]
 80019ba:	e00d      	b.n	80019d8 <RCC_AHB3PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80019bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019c4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80019c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019cc:	6991      	ldr	r1, [r2, #24]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	ea6f 0202 	mvn.w	r2, r2
 80019d4:	400a      	ands	r2, r1
 80019d6:	619a      	str	r2, [r3, #24]
  }
}
 80019d8:	f107 070c 	add.w	r7, r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop

080019e4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80019f0:	78fb      	ldrb	r3, [r7, #3]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d00c      	beq.n	8001a10 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80019f6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019fe:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a02:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a06:	6a11      	ldr	r1, [r2, #32]
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	621a      	str	r2, [r3, #32]
 8001a0e:	e00d      	b.n	8001a2c <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001a10:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a18:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a1c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a20:	6a11      	ldr	r1, [r2, #32]
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	ea6f 0202 	mvn.w	r2, r2
 8001a28:	400a      	ands	r2, r1
 8001a2a:	621a      	str	r2, [r3, #32]
  }
}
 8001a2c:	f107 070c 	add.w	r7, r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop

08001a38 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a44:	78fb      	ldrb	r3, [r7, #3]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00c      	beq.n	8001a64 <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001a4a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a52:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a5a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	625a      	str	r2, [r3, #36]	; 0x24
 8001a62:	e00d      	b.n	8001a80 <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001a64:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a6c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a74:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	ea6f 0202 	mvn.w	r2, r2
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8001a80:	f107 070c 	add.w	r7, r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop

08001a8c <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a98:	78fb      	ldrb	r3, [r7, #3]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d00c      	beq.n	8001ab8 <RCC_AHB1PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001a9e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001aa2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aa6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001aaa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001aae:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ab6:	e00d      	b.n	8001ad4 <RCC_AHB1PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8001ab8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001abc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ac0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ac4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ac8:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	ea6f 0202 	mvn.w	r2, r2
 8001ad0:	400a      	ands	r2, r1
 8001ad2:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 8001ad4:	f107 070c 	add.w	r7, r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop

08001ae0 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001aec:	78fb      	ldrb	r3, [r7, #3]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00c      	beq.n	8001b0c <RCC_AHB2PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001af2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001af6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001afa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001afe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b02:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	430a      	orrs	r2, r1
 8001b08:	655a      	str	r2, [r3, #84]	; 0x54
 8001b0a:	e00d      	b.n	8001b28 <RCC_AHB2PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8001b0c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b14:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b18:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b1c:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	ea6f 0202 	mvn.w	r2, r2
 8001b24:	400a      	ands	r2, r1
 8001b26:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 8001b28:	f107 070c 	add.w	r7, r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop

08001b34 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00c      	beq.n	8001b60 <RCC_AHB3PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001b46:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b4e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b52:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b56:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	659a      	str	r2, [r3, #88]	; 0x58
 8001b5e:	e00d      	b.n	8001b7c <RCC_AHB3PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001b60:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b64:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b68:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b6c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b70:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	ea6f 0202 	mvn.w	r2, r2
 8001b78:	400a      	ands	r2, r1
 8001b7a:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 8001b7c:	f107 070c 	add.w	r7, r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop

08001b88 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b94:	78fb      	ldrb	r3, [r7, #3]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00c      	beq.n	8001bb4 <RCC_APB1PeriphClockLPModeCmd+0x2c>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001b9a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ba2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ba6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001baa:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	661a      	str	r2, [r3, #96]	; 0x60
 8001bb2:	e00d      	b.n	8001bd0 <RCC_APB1PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001bb4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bb8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bbc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001bc0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bc4:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	ea6f 0202 	mvn.w	r2, r2
 8001bcc:	400a      	ands	r2, r1
 8001bce:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 8001bd0:	f107 070c 	add.w	r7, r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop

08001bdc <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001be8:	78fb      	ldrb	r3, [r7, #3]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d00c      	beq.n	8001c08 <RCC_APB2PeriphClockLPModeCmd+0x2c>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001bee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bf6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001bfa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bfe:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	665a      	str	r2, [r3, #100]	; 0x64
 8001c06:	e00d      	b.n	8001c24 <RCC_APB2PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8001c08:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c10:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001c14:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c18:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	ea6f 0202 	mvn.w	r2, r2
 8001c20:	400a      	ands	r2, r1
 8001c22:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 8001c24:	f107 070c 	add.w	r7, r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop

08001c30 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	71fa      	strb	r2, [r7, #7]
 8001c3c:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c3e:	79bb      	ldrb	r3, [r7, #6]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00e      	beq.n	8001c62 <RCC_ITConfig+0x32>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8001c44:	f643 030d 	movw	r3, #14349	; 0x380d
 8001c48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c4c:	f643 020d 	movw	r2, #14349	; 0x380d
 8001c50:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c54:	7812      	ldrb	r2, [r2, #0]
 8001c56:	b2d1      	uxtb	r1, r2
 8001c58:	79fa      	ldrb	r2, [r7, #7]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	701a      	strb	r2, [r3, #0]
 8001c60:	e010      	b.n	8001c84 <RCC_ITConfig+0x54>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8001c62:	f643 030d 	movw	r3, #14349	; 0x380d
 8001c66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c6a:	f643 020d 	movw	r2, #14349	; 0x380d
 8001c6e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c72:	7812      	ldrb	r2, [r2, #0]
 8001c74:	b2d1      	uxtb	r1, r2
 8001c76:	79fa      	ldrb	r2, [r7, #7]
 8001c78:	ea6f 0202 	mvn.w	r2, r2
 8001c7c:	b2d2      	uxtb	r2, r2
 8001c7e:	400a      	ands	r2, r1
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	701a      	strb	r2, [r3, #0]
  }
}
 8001c84:	f107 070c 	add.w	r7, r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop

08001c90 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001c9a:	f04f 0300 	mov.w	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001ca6:	f04f 0300 	mov.w	r3, #0
 8001caa:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d106      	bne.n	8001cca <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->CR;
 8001cbc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	e00f      	b.n	8001cea <RCC_GetFlagStatus+0x5a>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d106      	bne.n	8001cde <RCC_GetFlagStatus+0x4e>
  {
    statusreg = RCC->BDCR;
 8001cd0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cd4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	e005      	b.n	8001cea <RCC_GetFlagStatus+0x5a>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001cde:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ce2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ce8:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <RCC_GetFlagStatus+0x7c>
  {
    bitstatus = SET;
 8001d04:	f04f 0301 	mov.w	r3, #1
 8001d08:	74fb      	strb	r3, [r7, #19]
 8001d0a:	e002      	b.n	8001d12 <RCC_GetFlagStatus+0x82>
  }
  else
  {
    bitstatus = RESET;
 8001d0c:	f04f 0300 	mov.w	r3, #0
 8001d10:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001d12:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	f107 071c 	add.w	r7, r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8001d24:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d28:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d2c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d30:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d34:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001d36:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001d3a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop

08001d44 <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8001d54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d58:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	4013      	ands	r3, r2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <RCC_GetITStatus+0x2a>
  {
    bitstatus = SET;
 8001d66:	f04f 0301 	mov.w	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
 8001d6c:	e002      	b.n	8001d74 <RCC_GetITStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	f107 0714 	add.w	r7, r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop

08001d84 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8001d8e:	f643 030e 	movw	r3, #14350	; 0x380e
 8001d92:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d96:	79fa      	ldrb	r2, [r7, #7]
 8001d98:	701a      	strb	r2, [r3, #0]
}
 8001d9a:	f107 070c 	add.w	r7, r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8001da8:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001dac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8001db6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001dba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001dbe:	f04f 0200 	mov.w	r2, #0
 8001dc2:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8001dc4:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001dc8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8001dd2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001dd6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8001de0:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001de4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001de8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dec:	f2c0 027f 	movt	r2, #127	; 0x7f
 8001df0:	615a      	str	r2, [r3, #20]
}
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8001e06:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001e0a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001e0e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	799b      	ldrb	r3, [r3, #6]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d078      	beq.n	8001f0a <EXTI_Init+0x112>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001e18:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001e1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001e20:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001e24:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001e28:	6811      	ldr	r1, [r2, #0]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	ea6f 0202 	mvn.w	r2, r2
 8001e32:	400a      	ands	r2, r1
 8001e34:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001e36:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001e3a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001e3e:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001e42:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001e46:	6851      	ldr	r1, [r2, #4]
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6812      	ldr	r2, [r2, #0]
 8001e4c:	ea6f 0202 	mvn.w	r2, r2
 8001e50:	400a      	ands	r2, r1
 8001e52:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	791b      	ldrb	r3, [r3, #4]
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	18d3      	adds	r3, r2, r3
 8001e5c:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	6811      	ldr	r1, [r2, #0]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001e6c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001e70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001e74:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001e78:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001e7c:	6891      	ldr	r1, [r2, #8]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	ea6f 0202 	mvn.w	r2, r2
 8001e86:	400a      	ands	r2, r1
 8001e88:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001e8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001e8e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001e92:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001e96:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001e9a:	68d1      	ldr	r1, [r2, #12]
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	ea6f 0202 	mvn.w	r2, r2
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	795b      	ldrb	r3, [r3, #5]
 8001eac:	2b10      	cmp	r3, #16
 8001eae:	d11a      	bne.n	8001ee6 <EXTI_Init+0xee>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001eb0:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001eb4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001eb8:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001ebc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001ec0:	6891      	ldr	r1, [r2, #8]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001eca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001ece:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001ed2:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001ed6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001eda:	68d1      	ldr	r1, [r2, #12]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	60da      	str	r2, [r3, #12]
 8001ee4:	e01f      	b.n	8001f26 <EXTI_Init+0x12e>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8001ee6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001eea:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001eee:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	795b      	ldrb	r3, [r3, #5]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	18d3      	adds	r3, r2, r3
 8001ef8:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	6811      	ldr	r1, [r2, #0]
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	e00d      	b.n	8001f26 <EXTI_Init+0x12e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	791b      	ldrb	r3, [r3, #4]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	18d3      	adds	r3, r2, r3
 8001f12:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	6811      	ldr	r1, [r2, #0]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	6812      	ldr	r2, [r2, #0]
 8001f1e:	ea6f 0202 	mvn.w	r2, r2
 8001f22:	400a      	ands	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
  }
}
 8001f26:	f107 0714 	add.w	r7, r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f04f 0200 	mov.w	r2, #0
 8001f46:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f04f 020c 	mov.w	r2, #12
 8001f4e:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f04f 0200 	mov.w	r2, #0
 8001f56:	719a      	strb	r2, [r3, #6]
}
 8001f58:	f107 070c 	add.w	r7, r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc80      	pop	{r7}
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop

08001f64 <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *         This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8001f6c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001f70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001f74:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001f78:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001f7c:	6911      	ldr	r1, [r2, #16]
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	611a      	str	r2, [r3, #16]
}
 8001f84:	f107 070c 	add.w	r7, r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop

08001f90 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8001f9e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001fa2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001fa6:	695a      	ldr	r2, [r3, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <EXTI_GetFlagStatus+0x28>
  {
    bitstatus = SET;
 8001fb0:	f04f 0301 	mov.w	r3, #1
 8001fb4:	73fb      	strb	r3, [r7, #15]
 8001fb6:	e002      	b.n	8001fbe <EXTI_GetFlagStatus+0x2e>
  }
  else
  {
    bitstatus = RESET;
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f107 0714 	add.w	r7, r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001fd4:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001fd8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	615a      	str	r2, [r3, #20]
}
 8001fe0:	f107 070c 	add.w	r7, r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop

08001fec <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8002000:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002004:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4013      	ands	r3, r2
 800200e:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8002010:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002014:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002018:	695a      	ldr	r2, [r3, #20]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d006      	beq.n	8002030 <EXTI_GetITStatus+0x44>
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <EXTI_GetITStatus+0x44>
  {
    bitstatus = SET;
 8002028:	f04f 0301 	mov.w	r3, #1
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e002      	b.n	8002036 <EXTI_GetITStatus+0x4a>
  }
  else
  {
    bitstatus = RESET;
 8002030:	f04f 0300 	mov.w	r3, #0
 8002034:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002036:	7bfb      	ldrb	r3, [r7, #15]
}
 8002038:	4618      	mov	r0, r3
 800203a:	f107 0714 	add.w	r7, r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800204c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002050:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	615a      	str	r2, [r3, #20]
}
 8002058:	f107 070c 	add.w	r7, r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop

08002064 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002068:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800206c:	f04f 0101 	mov.w	r1, #1
 8002070:	f7ff fce2 	bl	8001a38 <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8002074:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002078:	f04f 0100 	mov.w	r1, #0
 800207c:	f7ff fcdc 	bl	8001a38 <RCC_APB2PeriphResetCmd>
}
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop

08002084 <SYSCFG_MemoryRemapConfig>:
  *         registers. 
  *        
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 800208e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002092:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002096:	79fa      	ldrb	r2, [r7, #7]
 8002098:	601a      	str	r2, [r3, #0]
}
 800209a:	f107 070c 	add.w	r7, r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80020a4:	b490      	push	{r4, r7}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	71fa      	strb	r2, [r7, #7]
 80020b0:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80020b8:	79bb      	ldrb	r3, [r7, #6]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80020c2:	f04f 020f 	mov.w	r2, #15
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80020cc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80020d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80020d4:	79ba      	ldrb	r2, [r7, #6]
 80020d6:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	4610      	mov	r0, r2
 80020de:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80020e2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80020e6:	79b9      	ldrb	r1, [r7, #6]
 80020e8:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80020ec:	b2c9      	uxtb	r1, r1
 80020ee:	f101 0102 	add.w	r1, r1, #2
 80020f2:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	ea6f 0202 	mvn.w	r2, r2
 80020fc:	4011      	ands	r1, r2
 80020fe:	f100 0202 	add.w	r2, r0, #2
 8002102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8002106:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800210a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800210e:	79ba      	ldrb	r2, [r7, #6]
 8002110:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	4610      	mov	r0, r2
 8002118:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800211c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002120:	79b9      	ldrb	r1, [r7, #6]
 8002122:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8002126:	b2c9      	uxtb	r1, r1
 8002128:	f101 0102 	add.w	r1, r1, #2
 800212c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8002130:	79fc      	ldrb	r4, [r7, #7]
 8002132:	79ba      	ldrb	r2, [r7, #6]
 8002134:	f002 0203 	and.w	r2, r2, #3
 8002138:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800213c:	fa04 f202 	lsl.w	r2, r4, r2
 8002140:	4311      	orrs	r1, r2
 8002142:	f100 0202 	add.w	r2, r0, #2
 8002146:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800214a:	f107 0710 	add.w	r7, r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bc90      	pop	{r4, r7}
 8002152:	4770      	bx	lr

08002154 <SYSCFG_ETH_MediaInterfaceConfig>:
  *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
  *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
  * @retval None 
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 800215c:	f04f 03dc 	mov.w	r3, #220	; 0xdc
 8002160:	f2c4 2327 	movt	r3, #16935	; 0x4227
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	601a      	str	r2, [r3, #0]
}
 8002168:	f107 070c 	add.w	r7, r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop

08002174 <SYSCFG_CompensationCellCmd>:
  *            @arg ENABLE: I/O compensation cell enabled  
  *            @arg DISABLE: I/O compensation cell power-down mode  
  * @retval None
  */
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 800217e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002182:	f2c4 2327 	movt	r3, #16935	; 0x4227
 8002186:	79fa      	ldrb	r2, [r7, #7]
 8002188:	601a      	str	r2, [r3, #0]
}
 800218a:	f107 070c 	add.w	r7, r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <SYSCFG_GetCompensationCellStatus>:
  * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
  * @param  None
  * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 800219a:	f04f 0300 	mov.w	r3, #0
 800219e:	71fb      	strb	r3, [r7, #7]
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 80021a0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80021a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <SYSCFG_GetCompensationCellStatus+0x26>
  {
    bitstatus = SET;
 80021b2:	f04f 0301 	mov.w	r3, #1
 80021b6:	71fb      	strb	r3, [r7, #7]
 80021b8:	e002      	b.n	80021c0 <SYSCFG_GetCompensationCellStatus+0x2c>
  }
  else
  {
    bitstatus = RESET;
 80021ba:	f04f 0300 	mov.w	r3, #0
 80021be:	71fb      	strb	r3, [r7, #7]
  }
  return bitstatus;
 80021c0:	79fb      	ldrb	r3, [r7, #7]
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	f107 070c 	add.w	r7, r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop

080021d0 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d10c      	bne.n	8002200 <GPIO_DeInit+0x30>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80021e6:	f04f 0001 	mov.w	r0, #1
 80021ea:	f04f 0101 	mov.w	r1, #1
 80021ee:	f7ff fb7b 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80021f2:	f04f 0001 	mov.w	r0, #1
 80021f6:	f04f 0100 	mov.w	r1, #0
 80021fa:	f7ff fb75 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 80021fe:	e09e      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOB)
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002206:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800220a:	429a      	cmp	r2, r3
 800220c:	d10c      	bne.n	8002228 <GPIO_DeInit+0x58>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800220e:	f04f 0002 	mov.w	r0, #2
 8002212:	f04f 0101 	mov.w	r1, #1
 8002216:	f7ff fb67 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800221a:	f04f 0002 	mov.w	r0, #2
 800221e:	f04f 0100 	mov.w	r1, #0
 8002222:	f7ff fb61 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 8002226:	e08a      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOC)
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800222e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002232:	429a      	cmp	r2, r3
 8002234:	d10c      	bne.n	8002250 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002236:	f04f 0004 	mov.w	r0, #4
 800223a:	f04f 0101 	mov.w	r1, #1
 800223e:	f7ff fb53 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8002242:	f04f 0004 	mov.w	r0, #4
 8002246:	f04f 0100 	mov.w	r1, #0
 800224a:	f7ff fb4d 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 800224e:	e076      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOD)
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002256:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800225a:	429a      	cmp	r2, r3
 800225c:	d10c      	bne.n	8002278 <GPIO_DeInit+0xa8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800225e:	f04f 0008 	mov.w	r0, #8
 8002262:	f04f 0101 	mov.w	r1, #1
 8002266:	f7ff fb3f 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800226a:	f04f 0008 	mov.w	r0, #8
 800226e:	f04f 0100 	mov.w	r1, #0
 8002272:	f7ff fb39 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 8002276:	e062      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOE)
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800227e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002282:	429a      	cmp	r2, r3
 8002284:	d10c      	bne.n	80022a0 <GPIO_DeInit+0xd0>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002286:	f04f 0010 	mov.w	r0, #16
 800228a:	f04f 0101 	mov.w	r1, #1
 800228e:	f7ff fb2b 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8002292:	f04f 0010 	mov.w	r0, #16
 8002296:	f04f 0100 	mov.w	r1, #0
 800229a:	f7ff fb25 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 800229e:	e04e      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOF)
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d10c      	bne.n	80022c8 <GPIO_DeInit+0xf8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80022ae:	f04f 0020 	mov.w	r0, #32
 80022b2:	f04f 0101 	mov.w	r1, #1
 80022b6:	f7ff fb17 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80022ba:	f04f 0020 	mov.w	r0, #32
 80022be:	f04f 0100 	mov.w	r1, #0
 80022c2:	f7ff fb11 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 80022c6:	e03a      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOG)
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80022ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d10c      	bne.n	80022f0 <GPIO_DeInit+0x120>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80022d6:	f04f 0040 	mov.w	r0, #64	; 0x40
 80022da:	f04f 0101 	mov.w	r1, #1
 80022de:	f7ff fb03 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80022e2:	f04f 0040 	mov.w	r0, #64	; 0x40
 80022e6:	f04f 0100 	mov.w	r1, #0
 80022ea:	f7ff fafd 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 80022ee:	e026      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOH)
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80022f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d10c      	bne.n	8002318 <GPIO_DeInit+0x148>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80022fe:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002302:	f04f 0101 	mov.w	r1, #1
 8002306:	f7ff faef 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800230a:	f04f 0080 	mov.w	r0, #128	; 0x80
 800230e:	f04f 0100 	mov.w	r1, #0
 8002312:	f7ff fae9 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
 8002316:	e012      	b.n	800233e <GPIO_DeInit+0x16e>
  }
  else
  {
    if (GPIOx == GPIOI)
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800231e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002322:	429a      	cmp	r2, r3
 8002324:	d10b      	bne.n	800233e <GPIO_DeInit+0x16e>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8002326:	f44f 7080 	mov.w	r0, #256	; 0x100
 800232a:	f04f 0101 	mov.w	r1, #1
 800232e:	f7ff fadb 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8002332:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002336:	f04f 0100 	mov.w	r1, #0
 800233a:	f7ff fad5 	bl	80018e8 <RCC_AHB1PeriphResetCmd>
    }
  }
}
 800233e:	f107 0708 	add.w	r7, r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop

08002348 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	f04f 0300 	mov.w	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002364:	f04f 0300 	mov.w	r3, #0
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	e086      	b.n	800247a <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	f04f 0201 	mov.w	r2, #1
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4013      	ands	r3, r2
 8002380:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	429a      	cmp	r2, r3
 8002388:	d173      	bne.n	8002472 <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002394:	f04f 0103 	mov.w	r1, #3
 8002398:	fa01 f303 	lsl.w	r3, r1, r3
 800239c:	ea6f 0303 	mvn.w	r3, r3
 80023a0:	401a      	ands	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	791b      	ldrb	r3, [r3, #4]
 80023ae:	4619      	mov	r1, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	791b      	ldrb	r3, [r3, #4]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d003      	beq.n	80023d0 <GPIO_Init+0x88>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	791b      	ldrb	r3, [r3, #4]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d134      	bne.n	800243a <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80023da:	f04f 0103 	mov.w	r1, #3
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	ea6f 0303 	mvn.w	r3, r3
 80023e6:	401a      	ands	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	795b      	ldrb	r3, [r3, #5]
 80023f4:	4619      	mov	r1, r3
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	b29b      	uxth	r3, r3
 800240e:	f04f 0101 	mov.w	r1, #1
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	ea6f 0303 	mvn.w	r3, r3
 800241a:	401a      	ands	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	799b      	ldrb	r3, [r3, #6]
 8002428:	4619      	mov	r1, r3
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	b29b      	uxth	r3, r3
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	b29b      	uxth	r3, r3
 8002434:	431a      	orrs	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	b29b      	uxth	r3, r3
 8002442:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002446:	f04f 0103 	mov.w	r1, #3
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	ea6f 0303 	mvn.w	r3, r3
 8002452:	401a      	ands	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	79db      	ldrb	r3, [r3, #7]
 8002460:	4619      	mov	r1, r3
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f103 0301 	add.w	r3, r3, #1
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2b0f      	cmp	r3, #15
 800247e:	f67f af75 	bls.w	800236c <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002482:	f107 071c 	add.w	r7, r7, #28
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800249a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f04f 0200 	mov.w	r2, #0
 80024b2:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f04f 0200 	mov.w	r2, #0
 80024ba:	71da      	strb	r2, [r3, #7]
}
 80024bc:	f107 070c 	add.w	r7, r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bc80      	pop	{r7}
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop

080024c8 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 80024d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80024da:	887a      	ldrh	r2, [r7, #2]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80024e8:	887a      	ldrh	r2, [r7, #2]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	60fb      	str	r3, [r7, #12]
}
 8002500:	f107 0714 	add.w	r7, r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop

0800250c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002518:	f04f 0300 	mov.w	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691a      	ldr	r2, [r3, #16]
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	4013      	ands	r3, r2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 800252a:	f04f 0301 	mov.w	r3, #1
 800252e:	73fb      	strb	r3, [r7, #15]
 8002530:	e002      	b.n	8002538 <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8002532:	f04f 0300 	mov.w	r3, #0
 8002536:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002538:	7bfb      	ldrb	r3, [r7, #15]
}
 800253a:	4618      	mov	r0, r3
 800253c:	f107 0714 	add.w	r7, r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop

08002548 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	b29b      	uxth	r3, r3
}
 8002556:	4618      	mov	r0, r3
 8002558:	f107 070c 	add.w	r7, r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop

08002564 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002570:	f04f 0300 	mov.w	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	695a      	ldr	r2, [r3, #20]
 800257a:	887b      	ldrh	r3, [r7, #2]
 800257c:	4013      	ands	r3, r2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002582:	f04f 0301 	mov.w	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
 8002588:	e002      	b.n	8002590 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800258a:	f04f 0300 	mov.w	r3, #0
 800258e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002590:	7bfb      	ldrb	r3, [r7, #15]
}
 8002592:	4618      	mov	r0, r3
 8002594:	f107 0714 	add.w	r7, r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	bc80      	pop	{r7}
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop

080025a0 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	b29b      	uxth	r3, r3
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	f107 070c 	add.w	r7, r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop

080025bc <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	887a      	ldrh	r2, [r7, #2]
 80025cc:	831a      	strh	r2, [r3, #24]
}
 80025ce:	f107 070c 	add.w	r7, r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	887a      	ldrh	r2, [r7, #2]
 80025e8:	835a      	strh	r2, [r3, #26]
}
 80025ea:	f107 070c 	add.w	r7, r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	460a      	mov	r2, r1
 8002600:	807a      	strh	r2, [r7, #2]
 8002602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002604:	787b      	ldrb	r3, [r7, #1]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	887a      	ldrh	r2, [r7, #2]
 800260e:	831a      	strh	r2, [r3, #24]
 8002610:	e002      	b.n	8002618 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	887a      	ldrh	r2, [r7, #2]
 8002616:	835a      	strh	r2, [r3, #26]
  }
}
 8002618:	f107 070c 	add.w	r7, r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop

08002624 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002630:	887a      	ldrh	r2, [r7, #2]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	615a      	str	r2, [r3, #20]
}
 8002636:	f107 070c 	add.w	r7, r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	695a      	ldr	r2, [r3, #20]
 8002650:	887b      	ldrh	r3, [r7, #2]
 8002652:	405a      	eors	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	615a      	str	r2, [r3, #20]
}
 8002658:	f107 070c 	add.w	r7, r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	bc80      	pop	{r7}
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop

08002664 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	460a      	mov	r2, r1
 8002670:	807a      	strh	r2, [r7, #2]
 8002672:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002680:	787a      	ldrb	r2, [r7, #1]
 8002682:	887b      	ldrh	r3, [r7, #2]
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002692:	887b      	ldrh	r3, [r7, #2]
 8002694:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002698:	b29b      	uxth	r3, r3
 800269a:	461a      	mov	r2, r3
 800269c:	887b      	ldrh	r3, [r7, #2]
 800269e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	4619      	mov	r1, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f101 0108 	add.w	r1, r1, #8
 80026ac:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80026b0:	887b      	ldrh	r3, [r7, #2]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026ba:	f04f 000f 	mov.w	r0, #15
 80026be:	fa00 f303 	lsl.w	r3, r0, r3
 80026c2:	ea6f 0303 	mvn.w	r3, r3
 80026c6:	4019      	ands	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f102 0208 	add.w	r2, r2, #8
 80026ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80026d2:	887b      	ldrh	r3, [r7, #2]
 80026d4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80026d8:	b29b      	uxth	r3, r3
 80026da:	461a      	mov	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f102 0208 	add.w	r2, r2, #8
 80026e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80026ec:	887b      	ldrh	r3, [r7, #2]
 80026ee:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	461a      	mov	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f102 0208 	add.w	r2, r2, #8
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002702:	f107 0714 	add.w	r7, r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800271e:	429a      	cmp	r2, r3
 8002720:	d10c      	bne.n	800273c <TIM_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002722:	f04f 0001 	mov.w	r0, #1
 8002726:	f04f 0101 	mov.w	r1, #1
 800272a:	f7ff f985 	bl	8001a38 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800272e:	f04f 0001 	mov.w	r0, #1
 8002732:	f04f 0100 	mov.w	r1, #0
 8002736:	f7ff f97f 	bl	8001a38 <RCC_APB2PeriphResetCmd>
 800273a:	e0ff      	b.n	800293c <TIM_DeInit+0x230>
  } 
  else if (TIMx == TIM2) 
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002742:	d10c      	bne.n	800275e <TIM_DeInit+0x52>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002744:	f04f 0001 	mov.w	r0, #1
 8002748:	f04f 0101 	mov.w	r1, #1
 800274c:	f7ff f94a 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002750:	f04f 0001 	mov.w	r0, #1
 8002754:	f04f 0100 	mov.w	r1, #0
 8002758:	f7ff f944 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 800275c:	e0ee      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM3)
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002764:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002768:	429a      	cmp	r2, r3
 800276a:	d10c      	bne.n	8002786 <TIM_DeInit+0x7a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800276c:	f04f 0002 	mov.w	r0, #2
 8002770:	f04f 0101 	mov.w	r1, #1
 8002774:	f7ff f936 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002778:	f04f 0002 	mov.w	r0, #2
 800277c:	f04f 0100 	mov.w	r1, #0
 8002780:	f7ff f930 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 8002784:	e0da      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM4)
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800278c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002790:	429a      	cmp	r2, r3
 8002792:	d10c      	bne.n	80027ae <TIM_DeInit+0xa2>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002794:	f04f 0004 	mov.w	r0, #4
 8002798:	f04f 0101 	mov.w	r1, #1
 800279c:	f7ff f922 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80027a0:	f04f 0004 	mov.w	r0, #4
 80027a4:	f04f 0100 	mov.w	r1, #0
 80027a8:	f7ff f91c 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 80027ac:	e0c6      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM5)
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80027b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d10c      	bne.n	80027d6 <TIM_DeInit+0xca>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80027bc:	f04f 0008 	mov.w	r0, #8
 80027c0:	f04f 0101 	mov.w	r1, #1
 80027c4:	f7ff f90e 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80027c8:	f04f 0008 	mov.w	r0, #8
 80027cc:	f04f 0100 	mov.w	r1, #0
 80027d0:	f7ff f908 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 80027d4:	e0b2      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM6)  
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d10c      	bne.n	80027fe <TIM_DeInit+0xf2>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80027e4:	f04f 0010 	mov.w	r0, #16
 80027e8:	f04f 0101 	mov.w	r1, #1
 80027ec:	f7ff f8fa 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80027f0:	f04f 0010 	mov.w	r0, #16
 80027f4:	f04f 0100 	mov.w	r1, #0
 80027f8:	f7ff f8f4 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 80027fc:	e09e      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM7)
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002804:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002808:	429a      	cmp	r2, r3
 800280a:	d10c      	bne.n	8002826 <TIM_DeInit+0x11a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800280c:	f04f 0020 	mov.w	r0, #32
 8002810:	f04f 0101 	mov.w	r1, #1
 8002814:	f7ff f8e6 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8002818:	f04f 0020 	mov.w	r0, #32
 800281c:	f04f 0100 	mov.w	r1, #0
 8002820:	f7ff f8e0 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 8002824:	e08a      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM8)
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800282c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002830:	429a      	cmp	r2, r3
 8002832:	d10c      	bne.n	800284e <TIM_DeInit+0x142>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8002834:	f04f 0002 	mov.w	r0, #2
 8002838:	f04f 0101 	mov.w	r1, #1
 800283c:	f7ff f8fc 	bl	8001a38 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002840:	f04f 0002 	mov.w	r0, #2
 8002844:	f04f 0100 	mov.w	r1, #0
 8002848:	f7ff f8f6 	bl	8001a38 <RCC_APB2PeriphResetCmd>
 800284c:	e076      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM9)
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002854:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002858:	429a      	cmp	r2, r3
 800285a:	d10c      	bne.n	8002876 <TIM_DeInit+0x16a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 800285c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002860:	f04f 0101 	mov.w	r1, #1
 8002864:	f7ff f8e8 	bl	8001a38 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8002868:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800286c:	f04f 0100 	mov.w	r1, #0
 8002870:	f7ff f8e2 	bl	8001a38 <RCC_APB2PeriphResetCmd>
 8002874:	e062      	b.n	800293c <TIM_DeInit+0x230>
   }  
  else if (TIMx == TIM10)
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800287c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002880:	429a      	cmp	r2, r3
 8002882:	d10c      	bne.n	800289e <TIM_DeInit+0x192>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002884:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002888:	f04f 0101 	mov.w	r1, #1
 800288c:	f7ff f8d4 	bl	8001a38 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8002890:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002894:	f04f 0100 	mov.w	r1, #0
 8002898:	f7ff f8ce 	bl	8001a38 <RCC_APB2PeriphResetCmd>
 800289c:	e04e      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM11) 
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80028a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d10c      	bne.n	80028c6 <TIM_DeInit+0x1ba>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80028ac:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80028b0:	f04f 0101 	mov.w	r1, #1
 80028b4:	f7ff f8c0 	bl	8001a38 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80028b8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80028bc:	f04f 0100 	mov.w	r1, #0
 80028c0:	f7ff f8ba 	bl	8001a38 <RCC_APB2PeriphResetCmd>
 80028c4:	e03a      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM12)
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80028cc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d10c      	bne.n	80028ee <TIM_DeInit+0x1e2>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80028d4:	f04f 0040 	mov.w	r0, #64	; 0x40
 80028d8:	f04f 0101 	mov.w	r1, #1
 80028dc:	f7ff f882 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80028e0:	f04f 0040 	mov.w	r0, #64	; 0x40
 80028e4:	f04f 0100 	mov.w	r1, #0
 80028e8:	f7ff f87c 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 80028ec:	e026      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM13) 
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80028f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d10c      	bne.n	8002916 <TIM_DeInit+0x20a>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80028fc:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002900:	f04f 0101 	mov.w	r1, #1
 8002904:	f7ff f86e 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002908:	f04f 0080 	mov.w	r0, #128	; 0x80
 800290c:	f04f 0100 	mov.w	r1, #0
 8002910:	f7ff f868 	bl	80019e4 <RCC_APB1PeriphResetCmd>
 8002914:	e012      	b.n	800293c <TIM_DeInit+0x230>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800291c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002920:	429a      	cmp	r2, r3
 8002922:	d10b      	bne.n	800293c <TIM_DeInit+0x230>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8002924:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002928:	f04f 0101 	mov.w	r1, #1
 800292c:	f7ff f85a 	bl	80019e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8002930:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002934:	f04f 0100 	mov.w	r1, #0
 8002938:	f7ff f854 	bl	80019e4 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 800293c:	f107 0708 	add.w	r7, r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800294e:	f04f 0300 	mov.w	r3, #0
 8002952:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	f04f 0300 	mov.w	r3, #0
 8002960:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002964:	429a      	cmp	r2, r3
 8002966:	d01f      	beq.n	80029a8 <TIM_TimeBaseInit+0x64>
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800296e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002972:	429a      	cmp	r2, r3
 8002974:	d018      	beq.n	80029a8 <TIM_TimeBaseInit+0x64>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800297c:	d014      	beq.n	80029a8 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002984:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002988:	429a      	cmp	r2, r3
 800298a:	d00d      	beq.n	80029a8 <TIM_TimeBaseInit+0x64>
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002992:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002996:	429a      	cmp	r2, r3
 8002998:	d006      	beq.n	80029a8 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80029a0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d108      	bne.n	80029ba <TIM_TimeBaseInit+0x76>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80029a8:	89fb      	ldrh	r3, [r7, #14]
 80029aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ae:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	885a      	ldrh	r2, [r3, #2]
 80029b4:	89fb      	ldrh	r3, [r7, #14]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029c0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d00f      	beq.n	80029e8 <TIM_TimeBaseInit+0xa4>
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d008      	beq.n	80029e8 <TIM_TimeBaseInit+0xa4>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80029d6:	89fb      	ldrh	r3, [r7, #14]
 80029d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029dc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	891a      	ldrh	r2, [r3, #8]
 80029e2:	89fb      	ldrh	r3, [r7, #14]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	89fa      	ldrh	r2, [r7, #14]
 80029ec:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	881a      	ldrh	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d006      	beq.n	8002a1a <TIM_TimeBaseInit+0xd6>
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a12:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d104      	bne.n	8002a24 <TIM_TimeBaseInit+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	7a9b      	ldrb	r3, [r3, #10]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f04f 0201 	mov.w	r2, #1
 8002a2a:	829a      	strh	r2, [r3, #20]
}
 8002a2c:	f107 0714 	add.w	r7, r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop

08002a38 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f04f 32ff 	mov.w	r2, #4294967295
 8002a46:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f04f 0200 	mov.w	r2, #0
 8002a4e:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f04f 0200 	mov.w	r2, #0
 8002a66:	729a      	strb	r2, [r3, #10]
}
 8002a68:	f107 070c 	add.w	r7, r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop

08002a74 <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	460a      	mov	r2, r1
 8002a80:	807a      	strh	r2, [r7, #2]
 8002a82:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	887a      	ldrh	r2, [r7, #2]
 8002a88:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	883a      	ldrh	r2, [r7, #0]
 8002a8e:	829a      	strh	r2, [r3, #20]
}
 8002a90:	f107 070c 	add.w	r7, r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop

08002a9c <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8002aa8:	f04f 0300 	mov.w	r3, #0
 8002aac:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	881b      	ldrh	r3, [r3, #0]
 8002ab2:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ab4:	89fb      	ldrh	r3, [r7, #14]
 8002ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aba:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8002abc:	89fa      	ldrh	r2, [r7, #14]
 8002abe:	887b      	ldrh	r3, [r7, #2]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	89fa      	ldrh	r2, [r7, #14]
 8002ac8:	801a      	strh	r2, [r3, #0]
}
 8002aca:	f107 0714 	add.w	r7, r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ae4:	f107 070c 	add.w	r7, r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop

08002af0 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002b00:	f107 070c 	add.w	r7, r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop

08002b0c <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f107 070c 	add.w	r7, r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr

08002b24 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b30:	b29b      	uxth	r3, r3
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	f107 070c 	add.w	r7, r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bc80      	pop	{r7}
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop

08002b40 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002b4c:	78fb      	ldrb	r3, [r7, #3]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d008      	beq.n	8002b64 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	881b      	ldrh	r3, [r3, #0]
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	f043 0302 	orr.w	r3, r3, #2
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	801a      	strh	r2, [r3, #0]
 8002b62:	e007      	b.n	8002b74 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	881b      	ldrh	r3, [r3, #0]
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	f023 0302 	bic.w	r3, r3, #2
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	801a      	strh	r2, [r3, #0]
  }
}
 8002b74:	f107 070c 	add.w	r7, r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop

08002b80 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002b8c:	887b      	ldrh	r3, [r7, #2]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d008      	beq.n	8002ba4 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	f043 0304 	orr.w	r3, r3, #4
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	801a      	strh	r2, [r3, #0]
 8002ba2:	e007      	b.n	8002bb4 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	f023 0304 	bic.w	r3, r3, #4
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	801a      	strh	r2, [r3, #0]
  }
}
 8002bb4:	f107 070c 	add.w	r7, r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bc80      	pop	{r7}
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop

08002bc0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002bcc:	78fb      	ldrb	r3, [r7, #3]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d008      	beq.n	8002be4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	801a      	strh	r2, [r3, #0]
 8002be2:	e007      	b.n	8002bf4 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	801a      	strh	r2, [r3, #0]
  }
}
 8002bf4:	f107 070c 	add.w	r7, r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop

08002c00 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	881b      	ldrh	r3, [r3, #0]
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	f023 0308 	bic.w	r3, r3, #8
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	887b      	ldrh	r3, [r7, #2]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	801a      	strh	r2, [r3, #0]
}
 8002c2c:	f107 070c 	add.w	r7, r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop

08002c38 <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	881b      	ldrh	r3, [r3, #0]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	887b      	ldrh	r3, [r7, #2]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	801a      	strh	r2, [r3, #0]
}
 8002c64:	f107 070c 	add.w	r7, r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop

08002c70 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	460b      	mov	r3, r1
 8002c7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002c7c:	78fb      	ldrb	r3, [r7, #3]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d008      	beq.n	8002c94 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	f043 0301 	orr.w	r3, r3, #1
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	801a      	strh	r2, [r3, #0]
 8002c92:	e007      	b.n	8002ca4 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	f023 0301 	bic.w	r3, r3, #1
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	801a      	strh	r2, [r3, #0]
  }
}
 8002ca4:	f107 070c 	add.w	r7, r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop

08002cb0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002cba:	f04f 0300 	mov.w	r3, #0
 8002cbe:	817b      	strh	r3, [r7, #10]
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	81fb      	strh	r3, [r7, #14]
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	8c1b      	ldrh	r3, [r3, #32]
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	f023 0301 	bic.w	r3, r3, #1
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	8c1b      	ldrh	r3, [r3, #32]
 8002ce0:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	889b      	ldrh	r3, [r3, #4]
 8002ce6:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	8b1b      	ldrh	r3, [r3, #24]
 8002cec:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8002cee:	897b      	ldrh	r3, [r7, #10]
 8002cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf4:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002cf6:	897b      	ldrh	r3, [r7, #10]
 8002cf8:	f023 0303 	bic.w	r3, r3, #3
 8002cfc:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	881a      	ldrh	r2, [r3, #0]
 8002d02:	897b      	ldrh	r3, [r7, #10]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002d08:	89fb      	ldrh	r3, [r7, #14]
 8002d0a:	f023 0302 	bic.w	r3, r3, #2
 8002d0e:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	899a      	ldrh	r2, [r3, #12]
 8002d14:	89fb      	ldrh	r3, [r7, #14]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	885a      	ldrh	r2, [r3, #2]
 8002d1e:	89fb      	ldrh	r3, [r7, #14]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	f04f 0300 	mov.w	r3, #0
 8002d2a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d006      	beq.n	8002d40 <TIM_OC1Init+0x90>
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d38:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d123      	bne.n	8002d88 <TIM_OC1Init+0xd8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002d40:	89fb      	ldrh	r3, [r7, #14]
 8002d42:	f023 0308 	bic.w	r3, r3, #8
 8002d46:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	89da      	ldrh	r2, [r3, #14]
 8002d4c:	89fb      	ldrh	r3, [r7, #14]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8002d52:	89fb      	ldrh	r3, [r7, #14]
 8002d54:	f023 0304 	bic.w	r3, r3, #4
 8002d58:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	889a      	ldrh	r2, [r3, #4]
 8002d5e:	89fb      	ldrh	r3, [r7, #14]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8002d64:	89bb      	ldrh	r3, [r7, #12]
 8002d66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d6a:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8002d6c:	89bb      	ldrh	r3, [r7, #12]
 8002d6e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d72:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	8a1a      	ldrh	r2, [r3, #16]
 8002d78:	89bb      	ldrh	r3, [r7, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	8a5a      	ldrh	r2, [r3, #18]
 8002d82:	89bb      	ldrh	r3, [r7, #12]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	89ba      	ldrh	r2, [r7, #12]
 8002d8c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	897a      	ldrh	r2, [r7, #10]
 8002d92:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	89fa      	ldrh	r2, [r7, #14]
 8002da0:	841a      	strh	r2, [r3, #32]
}
 8002da2:	f107 0714 	add.w	r7, r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr

08002dac <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002db6:	f04f 0300 	mov.w	r3, #0
 8002dba:	817b      	strh	r3, [r7, #10]
 8002dbc:	f04f 0300 	mov.w	r3, #0
 8002dc0:	81fb      	strh	r3, [r7, #14]
 8002dc2:	f04f 0300 	mov.w	r3, #0
 8002dc6:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	8c1b      	ldrh	r3, [r3, #32]
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	f023 0310 	bic.w	r3, r3, #16
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	8c1b      	ldrh	r3, [r3, #32]
 8002ddc:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	889b      	ldrh	r3, [r3, #4]
 8002de2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	8b1b      	ldrh	r3, [r3, #24]
 8002de8:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8002dea:	897b      	ldrh	r3, [r7, #10]
 8002dec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002df0:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8002df2:	897b      	ldrh	r3, [r7, #10]
 8002df4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df8:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	881b      	ldrh	r3, [r3, #0]
 8002dfe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	897b      	ldrh	r3, [r7, #10]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8002e0a:	89fb      	ldrh	r3, [r7, #14]
 8002e0c:	f023 0320 	bic.w	r3, r3, #32
 8002e10:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	899b      	ldrh	r3, [r3, #12]
 8002e16:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	89fb      	ldrh	r3, [r7, #14]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	885b      	ldrh	r3, [r3, #2]
 8002e26:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	89fb      	ldrh	r3, [r7, #14]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	f04f 0300 	mov.w	r3, #0
 8002e38:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d006      	beq.n	8002e4e <TIM_OC2Init+0xa2>
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e46:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d12f      	bne.n	8002eae <TIM_OC2Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8002e4e:	89fb      	ldrh	r3, [r7, #14]
 8002e50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e54:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	89db      	ldrh	r3, [r3, #14]
 8002e5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	89fb      	ldrh	r3, [r7, #14]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8002e66:	89fb      	ldrh	r3, [r7, #14]
 8002e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e6c:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	889b      	ldrh	r3, [r3, #4]
 8002e72:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	89fb      	ldrh	r3, [r7, #14]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8002e7e:	89bb      	ldrh	r3, [r7, #12]
 8002e80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e84:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8002e86:	89bb      	ldrh	r3, [r7, #12]
 8002e88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e8c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	8a1b      	ldrh	r3, [r3, #16]
 8002e92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	89bb      	ldrh	r3, [r7, #12]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	8a5b      	ldrh	r3, [r3, #18]
 8002ea2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	89bb      	ldrh	r3, [r7, #12]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	89ba      	ldrh	r2, [r7, #12]
 8002eb2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	897a      	ldrh	r2, [r7, #10]
 8002eb8:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	89fa      	ldrh	r2, [r7, #14]
 8002ec6:	841a      	strh	r2, [r3, #32]
}
 8002ec8:	f107 0714 	add.w	r7, r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop

08002ed4 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002ede:	f04f 0300 	mov.w	r3, #0
 8002ee2:	817b      	strh	r3, [r7, #10]
 8002ee4:	f04f 0300 	mov.w	r3, #0
 8002ee8:	81fb      	strh	r3, [r7, #14]
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	8c1b      	ldrh	r3, [r3, #32]
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	8c1b      	ldrh	r3, [r3, #32]
 8002f04:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	889b      	ldrh	r3, [r3, #4]
 8002f0a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	8b9b      	ldrh	r3, [r3, #28]
 8002f10:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8002f12:	897b      	ldrh	r3, [r7, #10]
 8002f14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f18:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8002f1a:	897b      	ldrh	r3, [r7, #10]
 8002f1c:	f023 0303 	bic.w	r3, r3, #3
 8002f20:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	881a      	ldrh	r2, [r3, #0]
 8002f26:	897b      	ldrh	r3, [r7, #10]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8002f2c:	89fb      	ldrh	r3, [r7, #14]
 8002f2e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f32:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	899b      	ldrh	r3, [r3, #12]
 8002f38:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	89fb      	ldrh	r3, [r7, #14]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	885b      	ldrh	r3, [r3, #2]
 8002f48:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	89fb      	ldrh	r3, [r7, #14]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d006      	beq.n	8002f70 <TIM_OC3Init+0x9c>
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f68:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d12f      	bne.n	8002fd0 <TIM_OC3Init+0xfc>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002f70:	89fb      	ldrh	r3, [r7, #14]
 8002f72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f76:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	89db      	ldrh	r3, [r3, #14]
 8002f7c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	89fb      	ldrh	r3, [r7, #14]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8002f88:	89fb      	ldrh	r3, [r7, #14]
 8002f8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f8e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	889b      	ldrh	r3, [r3, #4]
 8002f94:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	89fb      	ldrh	r3, [r7, #14]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8002fa0:	89bb      	ldrh	r3, [r7, #12]
 8002fa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fa6:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002fa8:	89bb      	ldrh	r3, [r7, #12]
 8002faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fae:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	8a1b      	ldrh	r3, [r3, #16]
 8002fb4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	89bb      	ldrh	r3, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	8a5b      	ldrh	r3, [r3, #18]
 8002fc4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	89bb      	ldrh	r3, [r7, #12]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	89ba      	ldrh	r2, [r7, #12]
 8002fd4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	897a      	ldrh	r2, [r7, #10]
 8002fda:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	89fa      	ldrh	r2, [r7, #14]
 8002fe8:	841a      	strh	r2, [r3, #32]
}
 8002fea:	f107 0714 	add.w	r7, r7, #20
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bc80      	pop	{r7}
 8002ff2:	4770      	bx	lr

08002ff4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	81bb      	strh	r3, [r7, #12]
 8003004:	f04f 0300 	mov.w	r3, #0
 8003008:	817b      	strh	r3, [r7, #10]
 800300a:	f04f 0300 	mov.w	r3, #0
 800300e:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	8c1b      	ldrh	r3, [r3, #32]
 8003014:	b29b      	uxth	r3, r3
 8003016:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800301a:	b29a      	uxth	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	8c1b      	ldrh	r3, [r3, #32]
 8003024:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	889b      	ldrh	r3, [r3, #4]
 800302a:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	8b9b      	ldrh	r3, [r3, #28]
 8003030:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8003032:	89bb      	ldrh	r3, [r7, #12]
 8003034:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003038:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 800303a:	89bb      	ldrh	r3, [r7, #12]
 800303c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003040:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	881b      	ldrh	r3, [r3, #0]
 8003046:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800304a:	b29a      	uxth	r2, r3
 800304c:	89bb      	ldrh	r3, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8003052:	897b      	ldrh	r3, [r7, #10]
 8003054:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003058:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	899b      	ldrh	r3, [r3, #12]
 800305e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003062:	b29a      	uxth	r2, r3
 8003064:	897b      	ldrh	r3, [r7, #10]
 8003066:	4313      	orrs	r3, r2
 8003068:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	885b      	ldrh	r3, [r3, #2]
 800306e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003072:	b29a      	uxth	r2, r3
 8003074:	897b      	ldrh	r3, [r7, #10]
 8003076:	4313      	orrs	r3, r2
 8003078:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003084:	429a      	cmp	r2, r3
 8003086:	d006      	beq.n	8003096 <TIM_OC4Init+0xa2>
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800308e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003092:	429a      	cmp	r2, r3
 8003094:	d10b      	bne.n	80030ae <TIM_OC4Init+0xba>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8003096:	89fb      	ldrh	r3, [r7, #14]
 8003098:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800309c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	8a1b      	ldrh	r3, [r3, #16]
 80030a2:	ea4f 1383 	mov.w	r3, r3, lsl #6
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	89fb      	ldrh	r3, [r7, #14]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	89fa      	ldrh	r2, [r7, #14]
 80030b2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	89ba      	ldrh	r2, [r7, #12]
 80030b8:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	897a      	ldrh	r2, [r7, #10]
 80030c6:	841a      	strh	r2, [r3, #32]
}
 80030c8:	f107 0714 	add.w	r7, r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop

080030d4 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	825a      	strh	r2, [r3, #18]
}
 800311c:	f107 070c 	add.w	r7, r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop

08003128 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	460a      	mov	r2, r1
 8003134:	807a      	strh	r2, [r7, #2]
 8003136:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 8003138:	f04f 0300 	mov.w	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f103 0318 	add.w	r3, r3, #24
 800314e:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8003150:	887b      	ldrh	r3, [r7, #2]
 8003152:	f04f 0201 	mov.w	r2, #1
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	8c1b      	ldrh	r3, [r3, #32]
 8003160:	b29a      	uxth	r2, r3
 8003162:	897b      	ldrh	r3, [r7, #10]
 8003164:	ea6f 0303 	mvn.w	r3, r3
 8003168:	b29b      	uxth	r3, r3
 800316a:	4013      	ands	r3, r2
 800316c:	b29a      	uxth	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8003172:	887b      	ldrh	r3, [r7, #2]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d002      	beq.n	800317e <TIM_SelectOCxM+0x56>
 8003178:	887b      	ldrh	r3, [r7, #2]
 800317a:	2b08      	cmp	r3, #8
 800317c:	d114      	bne.n	80031a8 <TIM_SelectOCxM+0x80>
  {
    tmp += (TIM_Channel>>1);
 800317e:	887b      	ldrh	r3, [r7, #2]
 8003180:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8003184:	b29b      	uxth	r3, r3
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	18d3      	adds	r3, r2, r3
 800318a:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6819      	ldr	r1, [r3, #0]
 8003192:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8003196:	400b      	ands	r3, r1
 8003198:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	6811      	ldr	r1, [r2, #0]
 80031a0:	883a      	ldrh	r2, [r7, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	e019      	b.n	80031dc <TIM_SelectOCxM+0xb4>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 80031a8:	887b      	ldrh	r3, [r7, #2]
 80031aa:	f1a3 0304 	sub.w	r3, r3, #4
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	ea4f 0353 	mov.w	r3, r3, lsr #1
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	18d3      	adds	r3, r2, r3
 80031ba:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6819      	ldr	r1, [r3, #0]
 80031c2:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80031c6:	400b      	ands	r3, r1
 80031c8:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	6811      	ldr	r1, [r2, #0]
 80031d0:	883a      	ldrh	r2, [r7, #0]
 80031d2:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80031d6:	b292      	uxth	r2, r2
 80031d8:	430a      	orrs	r2, r1
 80031da:	601a      	str	r2, [r3, #0]
  }
}
 80031dc:	f107 0714 	add.w	r7, r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop

080031e8 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80031f8:	f107 070c 	add.w	r7, r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop

08003204 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003214:	f107 070c 	add.w	r7, r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop

08003220 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003230:	f107 070c 	add.w	r7, r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	bc80      	pop	{r7}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop

0800323c <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800324c:	f107 070c 	add.w	r7, r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop

08003258 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	460b      	mov	r3, r1
 8003262:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	8b1b      	ldrh	r3, [r3, #24]
 800326e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8003270:	89fb      	ldrh	r3, [r7, #14]
 8003272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003276:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8003278:	89fa      	ldrh	r2, [r7, #14]
 800327a:	887b      	ldrh	r3, [r7, #2]
 800327c:	4313      	orrs	r3, r2
 800327e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	89fa      	ldrh	r2, [r7, #14]
 8003284:	831a      	strh	r2, [r3, #24]
}
 8003286:	f107 0714 	add.w	r7, r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	8b1b      	ldrh	r3, [r3, #24]
 80032a6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 80032a8:	89fb      	ldrh	r3, [r7, #14]
 80032aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032ae:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 80032b0:	887b      	ldrh	r3, [r7, #2]
 80032b2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	89fb      	ldrh	r3, [r7, #14]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	89fa      	ldrh	r2, [r7, #14]
 80032c2:	831a      	strh	r2, [r3, #24]
}
 80032c4:	f107 0714 	add.w	r7, r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80032dc:	f04f 0300 	mov.w	r3, #0
 80032e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	8b9b      	ldrh	r3, [r3, #28]
 80032e6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 80032e8:	89fb      	ldrh	r3, [r7, #14]
 80032ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ee:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80032f0:	89fa      	ldrh	r2, [r7, #14]
 80032f2:	887b      	ldrh	r3, [r7, #2]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	89fa      	ldrh	r2, [r7, #14]
 80032fc:	839a      	strh	r2, [r3, #28]
}
 80032fe:	f107 0714 	add.w	r7, r7, #20
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	8b9b      	ldrh	r3, [r3, #28]
 800331e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8003320:	89fb      	ldrh	r3, [r7, #14]
 8003322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003326:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8003328:	887b      	ldrh	r3, [r7, #2]
 800332a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800332e:	b29a      	uxth	r2, r3
 8003330:	89fb      	ldrh	r3, [r7, #14]
 8003332:	4313      	orrs	r3, r2
 8003334:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	89fa      	ldrh	r2, [r7, #14]
 800333a:	839a      	strh	r2, [r3, #28]
}
 800333c:	f107 0714 	add.w	r7, r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop

08003348 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	8b1b      	ldrh	r3, [r3, #24]
 800335e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8003360:	89fb      	ldrh	r3, [r7, #14]
 8003362:	f023 0308 	bic.w	r3, r3, #8
 8003366:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003368:	89fa      	ldrh	r2, [r7, #14]
 800336a:	887b      	ldrh	r3, [r7, #2]
 800336c:	4313      	orrs	r3, r2
 800336e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	89fa      	ldrh	r2, [r7, #14]
 8003374:	831a      	strh	r2, [r3, #24]
}
 8003376:	f107 0714 	add.w	r7, r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	8b1b      	ldrh	r3, [r3, #24]
 8003396:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8003398:	89fb      	ldrh	r3, [r7, #14]
 800339a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800339e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80033a0:	887b      	ldrh	r3, [r7, #2]
 80033a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	89fb      	ldrh	r3, [r7, #14]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	89fa      	ldrh	r2, [r7, #14]
 80033b2:	831a      	strh	r2, [r3, #24]
}
 80033b4:	f107 0714 	add.w	r7, r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop

080033c0 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	460b      	mov	r3, r1
 80033ca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	8b9b      	ldrh	r3, [r3, #28]
 80033d6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80033d8:	89fb      	ldrh	r3, [r7, #14]
 80033da:	f023 0308 	bic.w	r3, r3, #8
 80033de:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80033e0:	89fa      	ldrh	r2, [r7, #14]
 80033e2:	887b      	ldrh	r3, [r7, #2]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	89fa      	ldrh	r2, [r7, #14]
 80033ec:	839a      	strh	r2, [r3, #28]
}
 80033ee:	f107 0714 	add.w	r7, r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr

080033f8 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8003404:	f04f 0300 	mov.w	r3, #0
 8003408:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	8b9b      	ldrh	r3, [r3, #28]
 800340e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8003410:	89fb      	ldrh	r3, [r7, #14]
 8003412:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003416:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8003418:	887b      	ldrh	r3, [r7, #2]
 800341a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800341e:	b29a      	uxth	r2, r3
 8003420:	89fb      	ldrh	r3, [r7, #14]
 8003422:	4313      	orrs	r3, r2
 8003424:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	89fa      	ldrh	r2, [r7, #14]
 800342a:	839a      	strh	r2, [r3, #28]
}
 800342c:	f107 0714 	add.w	r7, r7, #20
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop

08003438 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	460b      	mov	r3, r1
 8003442:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	8b1b      	ldrh	r3, [r3, #24]
 800344e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8003450:	89fb      	ldrh	r3, [r7, #14]
 8003452:	f023 0304 	bic.w	r3, r3, #4
 8003456:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8003458:	89fa      	ldrh	r2, [r7, #14]
 800345a:	887b      	ldrh	r3, [r7, #2]
 800345c:	4313      	orrs	r3, r2
 800345e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	89fa      	ldrh	r2, [r7, #14]
 8003464:	831a      	strh	r2, [r3, #24]
}
 8003466:	f107 0714 	add.w	r7, r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800347c:	f04f 0300 	mov.w	r3, #0
 8003480:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	8b1b      	ldrh	r3, [r3, #24]
 8003486:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8003488:	89fb      	ldrh	r3, [r7, #14]
 800348a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800348e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8003490:	887b      	ldrh	r3, [r7, #2]
 8003492:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003496:	b29a      	uxth	r2, r3
 8003498:	89fb      	ldrh	r3, [r7, #14]
 800349a:	4313      	orrs	r3, r2
 800349c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	89fa      	ldrh	r2, [r7, #14]
 80034a2:	831a      	strh	r2, [r3, #24]
}
 80034a4:	f107 0714 	add.w	r7, r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop

080034b0 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	460b      	mov	r3, r1
 80034ba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80034bc:	f04f 0300 	mov.w	r3, #0
 80034c0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	8b9b      	ldrh	r3, [r3, #28]
 80034c6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 80034c8:	89fb      	ldrh	r3, [r7, #14]
 80034ca:	f023 0304 	bic.w	r3, r3, #4
 80034ce:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80034d0:	89fa      	ldrh	r2, [r7, #14]
 80034d2:	887b      	ldrh	r3, [r7, #2]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	89fa      	ldrh	r2, [r7, #14]
 80034dc:	839a      	strh	r2, [r3, #28]
}
 80034de:	f107 0714 	add.w	r7, r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	460b      	mov	r3, r1
 80034f2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	8b9b      	ldrh	r3, [r3, #28]
 80034fe:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8003500:	89fb      	ldrh	r3, [r7, #14]
 8003502:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003506:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8003508:	887b      	ldrh	r3, [r7, #2]
 800350a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800350e:	b29a      	uxth	r2, r3
 8003510:	89fb      	ldrh	r3, [r7, #14]
 8003512:	4313      	orrs	r3, r2
 8003514:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	89fa      	ldrh	r2, [r7, #14]
 800351a:	839a      	strh	r2, [r3, #28]
}
 800351c:	f107 0714 	add.w	r7, r7, #20
 8003520:	46bd      	mov	sp, r7
 8003522:	bc80      	pop	{r7}
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop

08003528 <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	460b      	mov	r3, r1
 8003532:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	8b1b      	ldrh	r3, [r3, #24]
 800353e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8003540:	89fb      	ldrh	r3, [r7, #14]
 8003542:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003546:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003548:	89fa      	ldrh	r2, [r7, #14]
 800354a:	887b      	ldrh	r3, [r7, #2]
 800354c:	4313      	orrs	r3, r2
 800354e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	89fa      	ldrh	r2, [r7, #14]
 8003554:	831a      	strh	r2, [r3, #24]
}
 8003556:	f107 0714 	add.w	r7, r7, #20
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr

08003560 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	460b      	mov	r3, r1
 800356a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800356c:	f04f 0300 	mov.w	r3, #0
 8003570:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	8b1b      	ldrh	r3, [r3, #24]
 8003576:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8003578:	89fb      	ldrh	r3, [r7, #14]
 800357a:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800357e:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8003582:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8003584:	887b      	ldrh	r3, [r7, #2]
 8003586:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800358a:	b29a      	uxth	r2, r3
 800358c:	89fb      	ldrh	r3, [r7, #14]
 800358e:	4313      	orrs	r3, r2
 8003590:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	89fa      	ldrh	r2, [r7, #14]
 8003596:	831a      	strh	r2, [r3, #24]
}
 8003598:	f107 0714 	add.w	r7, r7, #20
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop

080035a4 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80035b0:	f04f 0300 	mov.w	r3, #0
 80035b4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	8b9b      	ldrh	r3, [r3, #28]
 80035ba:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 80035bc:	89fb      	ldrh	r3, [r7, #14]
 80035be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035c2:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 80035c4:	89fa      	ldrh	r2, [r7, #14]
 80035c6:	887b      	ldrh	r3, [r7, #2]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	89fa      	ldrh	r2, [r7, #14]
 80035d0:	839a      	strh	r2, [r3, #28]
}
 80035d2:	f107 0714 	add.w	r7, r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	8b9b      	ldrh	r3, [r3, #28]
 80035f2:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 80035f4:	89fb      	ldrh	r3, [r7, #14]
 80035f6:	ea4f 4343 	mov.w	r3, r3, lsl #17
 80035fa:	ea4f 4353 	mov.w	r3, r3, lsr #17
 80035fe:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8003600:	887b      	ldrh	r3, [r7, #2]
 8003602:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003606:	b29a      	uxth	r2, r3
 8003608:	89fb      	ldrh	r3, [r7, #14]
 800360a:	4313      	orrs	r3, r2
 800360c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	89fa      	ldrh	r2, [r7, #14]
 8003612:	839a      	strh	r2, [r3, #28]
}
 8003614:	f107 0714 	add.w	r7, r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	bc80      	pop	{r7}
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop

08003620 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8c1b      	ldrh	r3, [r3, #32]
 8003636:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8003638:	89fb      	ldrh	r3, [r7, #14]
 800363a:	f023 0302 	bic.w	r3, r3, #2
 800363e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8003640:	89fa      	ldrh	r2, [r7, #14]
 8003642:	887b      	ldrh	r3, [r7, #2]
 8003644:	4313      	orrs	r3, r2
 8003646:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	89fa      	ldrh	r2, [r7, #14]
 800364c:	841a      	strh	r2, [r3, #32]
}
 800364e:	f107 0714 	add.w	r7, r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	bc80      	pop	{r7}
 8003656:	4770      	bx	lr

08003658 <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003664:	f04f 0300 	mov.w	r3, #0
 8003668:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	8c1b      	ldrh	r3, [r3, #32]
 800366e:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8003670:	89fb      	ldrh	r3, [r7, #14]
 8003672:	f023 0308 	bic.w	r3, r3, #8
 8003676:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8003678:	89fa      	ldrh	r2, [r7, #14]
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	4313      	orrs	r3, r2
 800367e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	89fa      	ldrh	r2, [r7, #14]
 8003684:	841a      	strh	r2, [r3, #32]
}
 8003686:	f107 0714 	add.w	r7, r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	460b      	mov	r3, r1
 800369a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800369c:	f04f 0300 	mov.w	r3, #0
 80036a0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	8c1b      	ldrh	r3, [r3, #32]
 80036a6:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 80036a8:	89fb      	ldrh	r3, [r7, #14]
 80036aa:	f023 0320 	bic.w	r3, r3, #32
 80036ae:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 80036b0:	887b      	ldrh	r3, [r7, #2]
 80036b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	89fa      	ldrh	r2, [r7, #14]
 80036c2:	841a      	strh	r2, [r3, #32]
}
 80036c4:	f107 0714 	add.w	r7, r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop

080036d0 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	8c1b      	ldrh	r3, [r3, #32]
 80036e6:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80036e8:	89fb      	ldrh	r3, [r7, #14]
 80036ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036ee:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 80036f0:	887b      	ldrh	r3, [r7, #2]
 80036f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	89fb      	ldrh	r3, [r7, #14]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	89fa      	ldrh	r2, [r7, #14]
 8003702:	841a      	strh	r2, [r3, #32]
}
 8003704:	f107 0714 	add.w	r7, r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop

08003710 <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	8c1b      	ldrh	r3, [r3, #32]
 8003726:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8003728:	89fb      	ldrh	r3, [r7, #14]
 800372a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800372e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8003730:	887b      	ldrh	r3, [r7, #2]
 8003732:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003736:	b29a      	uxth	r2, r3
 8003738:	89fb      	ldrh	r3, [r7, #14]
 800373a:	4313      	orrs	r3, r2
 800373c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	89fa      	ldrh	r2, [r7, #14]
 8003742:	841a      	strh	r2, [r3, #32]
}
 8003744:	f107 0714 	add.w	r7, r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	bc80      	pop	{r7}
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop

08003750 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800375c:	f04f 0300 	mov.w	r3, #0
 8003760:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	8c1b      	ldrh	r3, [r3, #32]
 8003766:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8003768:	89fb      	ldrh	r3, [r7, #14]
 800376a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800376e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8003770:	887b      	ldrh	r3, [r7, #2]
 8003772:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003776:	b29a      	uxth	r2, r3
 8003778:	89fb      	ldrh	r3, [r7, #14]
 800377a:	4313      	orrs	r3, r2
 800377c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	89fa      	ldrh	r2, [r7, #14]
 8003782:	841a      	strh	r2, [r3, #32]
}
 8003784:	f107 0714 	add.w	r7, r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop

08003790 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800379c:	f04f 0300 	mov.w	r3, #0
 80037a0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	8c1b      	ldrh	r3, [r3, #32]
 80037a6:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80037a8:	89fb      	ldrh	r3, [r7, #14]
 80037aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037ae:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80037b0:	887b      	ldrh	r3, [r7, #2]
 80037b2:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	89fb      	ldrh	r3, [r7, #14]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	89fa      	ldrh	r2, [r7, #14]
 80037c2:	841a      	strh	r2, [r3, #32]
}
 80037c4:	f107 0714 	add.w	r7, r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop

080037d0 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	4613      	mov	r3, r2
 80037da:	460a      	mov	r2, r1
 80037dc:	807a      	strh	r2, [r7, #2]
 80037de:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80037e6:	887b      	ldrh	r3, [r7, #2]
 80037e8:	f04f 0201 	mov.w	r2, #1
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	8c1b      	ldrh	r3, [r3, #32]
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	89fb      	ldrh	r3, [r7, #14]
 80037fa:	ea6f 0303 	mvn.w	r3, r3
 80037fe:	b29b      	uxth	r3, r3
 8003800:	4013      	ands	r3, r2
 8003802:	b29a      	uxth	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	8c1b      	ldrh	r3, [r3, #32]
 800380c:	b29a      	uxth	r2, r3
 800380e:	8839      	ldrh	r1, [r7, #0]
 8003810:	887b      	ldrh	r3, [r7, #2]
 8003812:	fa01 f303 	lsl.w	r3, r1, r3
 8003816:	b29b      	uxth	r3, r3
 8003818:	4313      	orrs	r3, r2
 800381a:	b29a      	uxth	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	841a      	strh	r2, [r3, #32]
}
 8003820:	f107 0714 	add.w	r7, r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	bc80      	pop	{r7}
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	4613      	mov	r3, r2
 8003836:	460a      	mov	r2, r1
 8003838:	807a      	strh	r2, [r7, #2]
 800383a:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 800383c:	f04f 0300 	mov.w	r3, #0
 8003840:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8003842:	887b      	ldrh	r3, [r7, #2]
 8003844:	f04f 0204 	mov.w	r2, #4
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	8c1b      	ldrh	r3, [r3, #32]
 8003852:	b29a      	uxth	r2, r3
 8003854:	89fb      	ldrh	r3, [r7, #14]
 8003856:	ea6f 0303 	mvn.w	r3, r3
 800385a:	b29b      	uxth	r3, r3
 800385c:	4013      	ands	r3, r2
 800385e:	b29a      	uxth	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	8c1b      	ldrh	r3, [r3, #32]
 8003868:	b29a      	uxth	r2, r3
 800386a:	8839      	ldrh	r1, [r7, #0]
 800386c:	887b      	ldrh	r3, [r7, #2]
 800386e:	fa01 f303 	lsl.w	r3, r1, r3
 8003872:	b29b      	uxth	r3, r3
 8003874:	4313      	orrs	r3, r2
 8003876:	b29a      	uxth	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	841a      	strh	r2, [r3, #32]
}
 800387c:	f107 0714 	add.w	r7, r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop

08003888 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10f      	bne.n	80038ba <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800389e:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80038a0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80038a2:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80038a4:	891b      	ldrh	r3, [r3, #8]
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 fcc4 	bl	8004234 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	88db      	ldrh	r3, [r3, #6]
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4619      	mov	r1, r3
 80038b4:	f000 f8ec 	bl	8003a90 <TIM_SetIC1Prescaler>
 80038b8:	e036      	b.n	8003928 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d10f      	bne.n	80038e2 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80038c6:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80038c8:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80038ca:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80038cc:	891b      	ldrh	r3, [r3, #8]
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 fcf0 	bl	80042b4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	88db      	ldrh	r3, [r3, #6]
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	4619      	mov	r1, r3
 80038dc:	f000 f8f4 	bl	8003ac8 <TIM_SetIC2Prescaler>
 80038e0:	e022      	b.n	8003928 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	881b      	ldrh	r3, [r3, #0]
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d10f      	bne.n	800390a <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80038ee:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80038f0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80038f2:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80038f4:	891b      	ldrh	r3, [r3, #8]
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fd2a 	bl	8004350 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	88db      	ldrh	r3, [r3, #6]
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	4619      	mov	r1, r3
 8003904:	f000 f8fe 	bl	8003b04 <TIM_SetIC3Prescaler>
 8003908:	e00e      	b.n	8003928 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800390e:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003910:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8003912:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003914:	891b      	ldrh	r3, [r3, #8]
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 fd60 	bl	80043dc <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	88db      	ldrh	r3, [r3, #6]
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4619      	mov	r1, r3
 8003924:	f000 f90a 	bl	8003b3c <TIM_SetIC4Prescaler>
  }
}
 8003928:	f107 0708 	add.w	r7, r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f04f 0201 	mov.w	r2, #1
 800394e:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f04f 0200 	mov.w	r2, #0
 8003956:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	811a      	strh	r2, [r3, #8]
}
 8003960:	f107 070c 	add.w	r7, r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop

0800396c <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8003976:	f04f 0300 	mov.w	r3, #0
 800397a:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 800397c:	f04f 0301 	mov.w	r3, #1
 8003980:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	885b      	ldrh	r3, [r3, #2]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d103      	bne.n	8003992 <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800398a:	f04f 0302 	mov.w	r3, #2
 800398e:	81fb      	strh	r3, [r7, #14]
 8003990:	e002      	b.n	8003998 <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8003992:	f04f 0300 	mov.w	r3, #0
 8003996:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	889b      	ldrh	r3, [r3, #4]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d103      	bne.n	80039a8 <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80039a0:	f04f 0302 	mov.w	r3, #2
 80039a4:	81bb      	strh	r3, [r7, #12]
 80039a6:	e002      	b.n	80039ae <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80039a8:	f04f 0301 	mov.w	r3, #1
 80039ac:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d11c      	bne.n	80039f0 <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	8859      	ldrh	r1, [r3, #2]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 80039be:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80039c0:	891b      	ldrh	r3, [r3, #8]
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fc36 	bl	8004234 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	88db      	ldrh	r3, [r3, #6]
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	4619      	mov	r1, r3
 80039d0:	f000 f85e 	bl	8003a90 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	891b      	ldrh	r3, [r3, #8]
 80039d8:	89f9      	ldrh	r1, [r7, #14]
 80039da:	89ba      	ldrh	r2, [r7, #12]
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fc69 	bl	80042b4 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	88db      	ldrh	r3, [r3, #6]
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	4619      	mov	r1, r3
 80039ea:	f000 f86d 	bl	8003ac8 <TIM_SetIC2Prescaler>
 80039ee:	e01b      	b.n	8003a28 <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	8859      	ldrh	r1, [r3, #2]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 80039f8:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80039fa:	891b      	ldrh	r3, [r3, #8]
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 fc59 	bl	80042b4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	88db      	ldrh	r3, [r3, #6]
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	4619      	mov	r1, r3
 8003a0a:	f000 f85d 	bl	8003ac8 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	891b      	ldrh	r3, [r3, #8]
 8003a12:	89f9      	ldrh	r1, [r7, #14]
 8003a14:	89ba      	ldrh	r2, [r7, #12]
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 fc0c 	bl	8004234 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	88db      	ldrh	r3, [r3, #6]
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	4619      	mov	r1, r3
 8003a24:	f000 f834 	bl	8003a90 <TIM_SetIC1Prescaler>
  }
}
 8003a28:	f107 0710 	add.w	r7, r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f107 070c 	add.w	r7, r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	f107 070c 	add.w	r7, r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bc80      	pop	{r7}
 8003a5e:	4770      	bx	lr

08003a60 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f107 070c 	add.w	r7, r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr

08003a78 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	f107 070c 	add.w	r7, r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	8b1b      	ldrh	r3, [r3, #24]
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	f023 030c 	bic.w	r3, r3, #12
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	8b1b      	ldrh	r3, [r3, #24]
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	887b      	ldrh	r3, [r7, #2]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	831a      	strh	r2, [r3, #24]
}
 8003abc:	f107 070c 	add.w	r7, r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop

08003ac8 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	8b1b      	ldrh	r3, [r3, #24]
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	8b1b      	ldrh	r3, [r3, #24]
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	887b      	ldrh	r3, [r7, #2]
 8003aec:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	4313      	orrs	r3, r2
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	831a      	strh	r2, [r3, #24]
}
 8003afa:	f107 070c 	add.w	r7, r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr

08003b04 <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8b9b      	ldrh	r3, [r3, #28]
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	f023 030c 	bic.w	r3, r3, #12
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8b9b      	ldrh	r3, [r3, #28]
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	887b      	ldrh	r3, [r7, #2]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	839a      	strh	r2, [r3, #28]
}
 8003b30:	f107 070c 	add.w	r7, r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc80      	pop	{r7}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop

08003b3c <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	460b      	mov	r3, r1
 8003b46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	8b9b      	ldrh	r3, [r3, #28]
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	8b9b      	ldrh	r3, [r3, #28]
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	887b      	ldrh	r3, [r7, #2]
 8003b60:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	4313      	orrs	r3, r2
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	839a      	strh	r2, [r3, #28]
}
 8003b6e:	f107 070c 	add.w	r7, r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	881a      	ldrh	r2, [r3, #0]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	885b      	ldrh	r3, [r3, #2]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003b92:	4313      	orrs	r3, r2
 8003b94:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003baa:	4313      	orrs	r3, r2
 8003bac:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8003bbc:	f107 070c 	add.w	r7, r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bc80      	pop	{r7}
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop

08003bc8 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f04f 0200 	mov.w	r2, #0
 8003be6:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f04f 0200 	mov.w	r2, #0
 8003bee:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f04f 0200 	mov.w	r2, #0
 8003bfe:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f04f 0200 	mov.w	r2, #0
 8003c06:	819a      	strh	r2, [r3, #12]
}
 8003c08:	f107 070c 	add.w	r7, r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop

08003c14 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c20:	78fb      	ldrb	r3, [r7, #3]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00c      	beq.n	8003c40 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8003c3e:	e00b      	b.n	8003c58 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8003c4c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8003c58:	f107 070c 	add.w	r7, r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop

08003c64 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c70:	78fb      	ldrb	r3, [r7, #3]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	889b      	ldrh	r3, [r3, #4]
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	f043 0304 	orr.w	r3, r3, #4
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	809a      	strh	r2, [r3, #4]
 8003c86:	e007      	b.n	8003c98 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	889b      	ldrh	r3, [r3, #4]
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	f023 0304 	bic.w	r3, r3, #4
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	809a      	strh	r2, [r3, #4]
  }
}
 8003c98:	f107 070c 	add.w	r7, r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop

08003ca4 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	460b      	mov	r3, r1
 8003cae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003cb0:	78fb      	ldrb	r3, [r7, #3]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	889b      	ldrh	r3, [r3, #4]
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	f043 0301 	orr.w	r3, r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	809a      	strh	r2, [r3, #4]
 8003cc6:	e007      	b.n	8003cd8 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	889b      	ldrh	r3, [r3, #4]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	f023 0301 	bic.w	r3, r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	809a      	strh	r2, [r3, #4]
  }
}
 8003cd8:	f107 070c 	add.w	r7, r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bc80      	pop	{r7}
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop

08003ce4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	460a      	mov	r2, r1
 8003cf0:	807a      	strh	r2, [r7, #2]
 8003cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003cf4:	787b      	ldrb	r3, [r7, #1]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d008      	beq.n	8003d0c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	899b      	ldrh	r3, [r3, #12]
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	887b      	ldrh	r3, [r7, #2]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	819a      	strh	r2, [r3, #12]
 8003d0a:	e00a      	b.n	8003d22 <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	899b      	ldrh	r3, [r3, #12]
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	887b      	ldrh	r3, [r7, #2]
 8003d14:	ea6f 0303 	mvn.w	r3, r3
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	819a      	strh	r2, [r3, #12]
  }
}
 8003d22:	f107 070c 	add.w	r7, r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr

08003d2c <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	460b      	mov	r3, r1
 8003d36:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	887a      	ldrh	r2, [r7, #2]
 8003d3c:	829a      	strh	r2, [r3, #20]
}
 8003d3e:	f107 070c 	add.w	r7, r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr

08003d48 <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	460b      	mov	r3, r1
 8003d52:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	8a1b      	ldrh	r3, [r3, #16]
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	887b      	ldrh	r3, [r7, #2]
 8003d62:	4013      	ands	r3, r2
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <TIM_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 8003d6a:	f04f 0301 	mov.w	r3, #1
 8003d6e:	73fb      	strb	r3, [r7, #15]
 8003d70:	e002      	b.n	8003d78 <TIM_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f107 0714 	add.w	r7, r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bc80      	pop	{r7}
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop

08003d88 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8003d94:	887b      	ldrh	r3, [r7, #2]
 8003d96:	ea6f 0303 	mvn.w	r3, r3
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	821a      	strh	r2, [r3, #16]
}
 8003da0:	f107 070c 	add.w	r7, r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bc80      	pop	{r7}
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop

08003dac <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003db8:	f04f 0300 	mov.w	r3, #0
 8003dbc:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8003dbe:	f04f 0300 	mov.w	r3, #0
 8003dc2:	81bb      	strh	r3, [r7, #12]
 8003dc4:	f04f 0300 	mov.w	r3, #0
 8003dc8:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	8a1b      	ldrh	r3, [r3, #16]
 8003dce:	b29a      	uxth	r2, r3
 8003dd0:	887b      	ldrh	r3, [r7, #2]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	899b      	ldrh	r3, [r3, #12]
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	887b      	ldrh	r3, [r7, #2]
 8003dde:	4013      	ands	r3, r2
 8003de0:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003de2:	89bb      	ldrh	r3, [r7, #12]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d006      	beq.n	8003df6 <TIM_GetITStatus+0x4a>
 8003de8:	897b      	ldrh	r3, [r7, #10]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 8003dee:	f04f 0301 	mov.w	r3, #1
 8003df2:	73fb      	strb	r3, [r7, #15]
 8003df4:	e002      	b.n	8003dfc <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 8003df6:	f04f 0300 	mov.w	r3, #0
 8003dfa:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f107 0714 	add.w	r7, r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop

08003e0c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8003e18:	887b      	ldrh	r3, [r7, #2]
 8003e1a:	ea6f 0303 	mvn.w	r3, r3
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	821a      	strh	r2, [r3, #16]
}
 8003e24:	f107 070c 	add.w	r7, r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bc80      	pop	{r7}
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop

08003e30 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	460a      	mov	r2, r1
 8003e3c:	807a      	strh	r2, [r7, #2]
 8003e3e:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8003e40:	887a      	ldrh	r2, [r7, #2]
 8003e42:	883b      	ldrh	r3, [r7, #0]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8003e4e:	f107 070c 	add.w	r7, r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	4613      	mov	r3, r2
 8003e62:	460a      	mov	r2, r1
 8003e64:	807a      	strh	r2, [r7, #2]
 8003e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003e68:	787b      	ldrb	r3, [r7, #1]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d008      	beq.n	8003e80 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	899b      	ldrh	r3, [r3, #12]
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	819a      	strh	r2, [r3, #12]
 8003e7e:	e00a      	b.n	8003e96 <TIM_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	899b      	ldrh	r3, [r3, #12]
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	ea6f 0303 	mvn.w	r3, r3
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	4013      	ands	r3, r2
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	819a      	strh	r2, [r3, #12]
  }
}
 8003e96:	f107 070c 	add.w	r7, r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bc80      	pop	{r7}
 8003e9e:	4770      	bx	lr

08003ea0 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003eac:	78fb      	ldrb	r3, [r7, #3]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d008      	beq.n	8003ec4 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	889b      	ldrh	r3, [r3, #4]
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	f043 0308 	orr.w	r3, r3, #8
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	809a      	strh	r2, [r3, #4]
 8003ec2:	e007      	b.n	8003ed4 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	889b      	ldrh	r3, [r3, #4]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	f023 0308 	bic.w	r3, r3, #8
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	809a      	strh	r2, [r3, #4]
  }
}
 8003ed4:	f107 070c 	add.w	r7, r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop

08003ee0 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	891b      	ldrh	r3, [r3, #8]
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	f023 0307 	bic.w	r3, r3, #7
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	811a      	strh	r2, [r3, #8]
}
 8003ef8:	f107 070c 	add.w	r7, r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop

08003f04 <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8003f10:	887b      	ldrh	r3, [r7, #2]
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	4619      	mov	r1, r3
 8003f16:	f000 f87d 	bl	8004014 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	891b      	ldrh	r3, [r3, #8]
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	f043 0307 	orr.w	r3, r3, #7
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	811a      	strh	r2, [r3, #8]
}
 8003f2a:	f107 0708 	add.w	r7, r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop

08003f34 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	8179      	strh	r1, [r7, #10]
 8003f3e:	813a      	strh	r2, [r7, #8]
 8003f40:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003f42:	897b      	ldrh	r3, [r7, #10]
 8003f44:	2b60      	cmp	r3, #96	; 0x60
 8003f46:	d108      	bne.n	8003f5a <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003f48:	893a      	ldrh	r2, [r7, #8]
 8003f4a:	88fb      	ldrh	r3, [r7, #6]
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	4611      	mov	r1, r2
 8003f50:	f04f 0201 	mov.w	r2, #1
 8003f54:	f000 f9ae 	bl	80042b4 <TI2_Config>
 8003f58:	e007      	b.n	8003f6a <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003f5a:	893a      	ldrh	r2, [r7, #8]
 8003f5c:	88fb      	ldrh	r3, [r7, #6]
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	4611      	mov	r1, r2
 8003f62:	f04f 0201 	mov.w	r2, #1
 8003f66:	f000 f965 	bl	8004234 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 8003f6a:	897b      	ldrh	r3, [r7, #10]
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	f000 f850 	bl	8004014 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	891b      	ldrh	r3, [r3, #8]
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	f043 0307 	orr.w	r3, r3, #7
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	811a      	strh	r2, [r3, #8]
}
 8003f84:	f107 0710 	add.w	r7, r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	8179      	strh	r1, [r7, #10]
 8003f96:	813a      	strh	r2, [r7, #8]
 8003f98:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8003f9a:	f04f 0300 	mov.w	r3, #0
 8003f9e:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003fa0:	8979      	ldrh	r1, [r7, #10]
 8003fa2:	893a      	ldrh	r2, [r7, #8]
 8003fa4:	88fb      	ldrh	r3, [r7, #6]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 f8a4 	bl	80040f4 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	891b      	ldrh	r3, [r3, #8]
 8003fb0:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8003fb2:	8afb      	ldrh	r3, [r7, #22]
 8003fb4:	f023 0307 	bic.w	r3, r3, #7
 8003fb8:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8003fba:	8afb      	ldrh	r3, [r7, #22]
 8003fbc:	f043 0307 	orr.w	r3, r3, #7
 8003fc0:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8003fc2:	8afb      	ldrh	r3, [r7, #22]
 8003fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fc8:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 8003fca:	8afb      	ldrh	r3, [r7, #22]
 8003fcc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003fd0:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8afa      	ldrh	r2, [r7, #22]
 8003fd6:	811a      	strh	r2, [r3, #8]
}
 8003fd8:	f107 0718 	add.w	r7, r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	8179      	strh	r1, [r7, #10]
 8003fea:	813a      	strh	r2, [r7, #8]
 8003fec:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003fee:	8979      	ldrh	r1, [r7, #10]
 8003ff0:	893a      	ldrh	r2, [r7, #8]
 8003ff2:	88fb      	ldrh	r3, [r7, #6]
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 f87d 	bl	80040f4 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	891b      	ldrh	r3, [r3, #8]
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004004:	b29a      	uxth	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	811a      	strh	r2, [r3, #8]
}
 800400a:	f107 0710 	add.w	r7, r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop

08004014 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	891b      	ldrh	r3, [r3, #8]
 800402a:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800402c:	89fb      	ldrh	r3, [r7, #14]
 800402e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004032:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8004034:	89fa      	ldrh	r2, [r7, #14]
 8004036:	887b      	ldrh	r3, [r7, #2]
 8004038:	4313      	orrs	r3, r2
 800403a:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	89fa      	ldrh	r2, [r7, #14]
 8004040:	811a      	strh	r2, [r3, #8]
}
 8004042:	f107 0714 	add.w	r7, r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	bc80      	pop	{r7}
 800404a:	4770      	bx	lr

0800404c <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	889b      	ldrh	r3, [r3, #4]
 800405c:	b29b      	uxth	r3, r3
 800405e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004062:	b29a      	uxth	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	889b      	ldrh	r3, [r3, #4]
 800406c:	b29a      	uxth	r2, r3
 800406e:	887b      	ldrh	r3, [r7, #2]
 8004070:	4313      	orrs	r3, r2
 8004072:	b29a      	uxth	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	809a      	strh	r2, [r3, #4]
}
 8004078:	f107 070c 	add.w	r7, r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop

08004084 <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	891b      	ldrh	r3, [r3, #8]
 8004094:	b29b      	uxth	r3, r3
 8004096:	f023 0307 	bic.w	r3, r3, #7
 800409a:	b29a      	uxth	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	891b      	ldrh	r3, [r3, #8]
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	887b      	ldrh	r3, [r7, #2]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	811a      	strh	r2, [r3, #8]
}
 80040b0:	f107 070c 	add.w	r7, r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop

080040bc <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	460b      	mov	r3, r1
 80040c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	891b      	ldrh	r3, [r3, #8]
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	891b      	ldrh	r3, [r3, #8]
 80040dc:	b29a      	uxth	r2, r3
 80040de:	887b      	ldrh	r3, [r7, #2]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	811a      	strh	r2, [r3, #8]
}
 80040e8:	f107 070c 	add.w	r7, r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bc80      	pop	{r7}
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop

080040f4 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	8179      	strh	r1, [r7, #10]
 80040fe:	813a      	strh	r2, [r7, #8]
 8004100:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	891b      	ldrh	r3, [r3, #8]
 800410c:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 800410e:	8afb      	ldrh	r3, [r7, #22]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800411a:	b29a      	uxth	r2, r3
 800411c:	893b      	ldrh	r3, [r7, #8]
 800411e:	4313      	orrs	r3, r2
 8004120:	b29a      	uxth	r2, r3
 8004122:	897b      	ldrh	r3, [r7, #10]
 8004124:	4313      	orrs	r3, r2
 8004126:	b29a      	uxth	r2, r3
 8004128:	8afb      	ldrh	r3, [r7, #22]
 800412a:	4313      	orrs	r3, r2
 800412c:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8afa      	ldrh	r2, [r7, #22]
 8004132:	811a      	strh	r2, [r3, #8]
}
 8004134:	f107 071c 	add.w	r7, r7, #28
 8004138:	46bd      	mov	sp, r7
 800413a:	bc80      	pop	{r7}
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop

08004140 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8004140:	b480      	push	{r7}
 8004142:	b087      	sub	sp, #28
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	8179      	strh	r1, [r7, #10]
 800414a:	813a      	strh	r2, [r7, #8]
 800414c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8004154:	f04f 0300 	mov.w	r3, #0
 8004158:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800415a:	f04f 0300 	mov.w	r3, #0
 800415e:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	891b      	ldrh	r3, [r3, #8]
 8004164:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8b1b      	ldrh	r3, [r3, #24]
 800416a:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8c1b      	ldrh	r3, [r3, #32]
 8004170:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8004172:	8afb      	ldrh	r3, [r7, #22]
 8004174:	f023 0307 	bic.w	r3, r3, #7
 8004178:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 800417a:	8afa      	ldrh	r2, [r7, #22]
 800417c:	897b      	ldrh	r3, [r7, #10]
 800417e:	4313      	orrs	r3, r2
 8004180:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8004182:	8abb      	ldrh	r3, [r7, #20]
 8004184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004188:	f023 0303 	bic.w	r3, r3, #3
 800418c:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800418e:	8abb      	ldrh	r3, [r7, #20]
 8004190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 800419a:	8a7b      	ldrh	r3, [r7, #18]
 800419c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80041a0:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	893b      	ldrh	r3, [r7, #8]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	8a7b      	ldrh	r3, [r7, #18]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8afa      	ldrh	r2, [r7, #22]
 80041ba:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8aba      	ldrh	r2, [r7, #20]
 80041c0:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8a7a      	ldrh	r2, [r7, #18]
 80041c6:	841a      	strh	r2, [r3, #32]
}
 80041c8:	f107 071c 	add.w	r7, r7, #28
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop

080041d4 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	460b      	mov	r3, r1
 80041de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80041e0:	78fb      	ldrb	r3, [r7, #3]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d008      	beq.n	80041f8 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	889b      	ldrh	r3, [r3, #4]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	809a      	strh	r2, [r3, #4]
 80041f6:	e007      	b.n	8004208 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	889b      	ldrh	r3, [r3, #4]
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004202:	b29a      	uxth	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	809a      	strh	r2, [r3, #4]
  }
}
 8004208:	f107 070c 	add.w	r7, r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	bc80      	pop	{r7}
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop

08004214 <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	887a      	ldrh	r2, [r7, #2]
 8004224:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8004228:	f107 070c 	add.w	r7, r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	bc80      	pop	{r7}
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop

08004234 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	8179      	strh	r1, [r7, #10]
 800423e:	813a      	strh	r2, [r7, #8]
 8004240:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8004242:	f04f 0300 	mov.w	r3, #0
 8004246:	82fb      	strh	r3, [r7, #22]
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8c1b      	ldrh	r3, [r3, #32]
 8004252:	b29b      	uxth	r3, r3
 8004254:	f023 0301 	bic.w	r3, r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8b1b      	ldrh	r3, [r3, #24]
 8004262:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8c1b      	ldrh	r3, [r3, #32]
 8004268:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 800426a:	8afb      	ldrh	r3, [r7, #22]
 800426c:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004270:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004272:	88fb      	ldrh	r3, [r7, #6]
 8004274:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004278:	b29a      	uxth	r2, r3
 800427a:	893b      	ldrh	r3, [r7, #8]
 800427c:	4313      	orrs	r3, r2
 800427e:	b29a      	uxth	r2, r3
 8004280:	8afb      	ldrh	r3, [r7, #22]
 8004282:	4313      	orrs	r3, r2
 8004284:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004286:	8abb      	ldrh	r3, [r7, #20]
 8004288:	f023 030a 	bic.w	r3, r3, #10
 800428c:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800428e:	897a      	ldrh	r2, [r7, #10]
 8004290:	8abb      	ldrh	r3, [r7, #20]
 8004292:	4313      	orrs	r3, r2
 8004294:	b29b      	uxth	r3, r3
 8004296:	f043 0301 	orr.w	r3, r3, #1
 800429a:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8afa      	ldrh	r2, [r7, #22]
 80042a0:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8aba      	ldrh	r2, [r7, #20]
 80042a6:	841a      	strh	r2, [r3, #32]
}
 80042a8:	f107 071c 	add.w	r7, r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop

080042b4 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	8179      	strh	r1, [r7, #10]
 80042be:	813a      	strh	r2, [r7, #8]
 80042c0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	82fb      	strh	r3, [r7, #22]
 80042c8:	f04f 0300 	mov.w	r3, #0
 80042cc:	82bb      	strh	r3, [r7, #20]
 80042ce:	f04f 0300 	mov.w	r3, #0
 80042d2:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8c1b      	ldrh	r3, [r3, #32]
 80042d8:	b29b      	uxth	r3, r3
 80042da:	f023 0310 	bic.w	r3, r3, #16
 80042de:	b29a      	uxth	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8b1b      	ldrh	r3, [r3, #24]
 80042e8:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8c1b      	ldrh	r3, [r3, #32]
 80042ee:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80042f0:	897b      	ldrh	r3, [r7, #10]
 80042f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80042f6:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80042f8:	8afb      	ldrh	r3, [r7, #22]
 80042fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042fe:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8004302:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8004306:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8004308:	88fb      	ldrh	r3, [r7, #6]
 800430a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800430e:	b29a      	uxth	r2, r3
 8004310:	8afb      	ldrh	r3, [r7, #22]
 8004312:	4313      	orrs	r3, r2
 8004314:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004316:	893b      	ldrh	r3, [r7, #8]
 8004318:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800431c:	b29a      	uxth	r2, r3
 800431e:	8afb      	ldrh	r3, [r7, #22]
 8004320:	4313      	orrs	r3, r2
 8004322:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004324:	8abb      	ldrh	r3, [r7, #20]
 8004326:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800432a:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800432c:	8a7a      	ldrh	r2, [r7, #18]
 800432e:	8abb      	ldrh	r3, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	b29b      	uxth	r3, r3
 8004334:	f043 0310 	orr.w	r3, r3, #16
 8004338:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8afa      	ldrh	r2, [r7, #22]
 800433e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8aba      	ldrh	r2, [r7, #20]
 8004344:	841a      	strh	r2, [r3, #32]
}
 8004346:	f107 071c 	add.w	r7, r7, #28
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004350:	b480      	push	{r7}
 8004352:	b087      	sub	sp, #28
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	8179      	strh	r1, [r7, #10]
 800435a:	813a      	strh	r2, [r7, #8]
 800435c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800435e:	f04f 0300 	mov.w	r3, #0
 8004362:	82fb      	strh	r3, [r7, #22]
 8004364:	f04f 0300 	mov.w	r3, #0
 8004368:	82bb      	strh	r3, [r7, #20]
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8c1b      	ldrh	r3, [r3, #32]
 8004374:	b29b      	uxth	r3, r3
 8004376:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8b9b      	ldrh	r3, [r3, #28]
 8004384:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8c1b      	ldrh	r3, [r3, #32]
 800438a:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800438c:	897b      	ldrh	r3, [r7, #10]
 800438e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004392:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8004394:	8afb      	ldrh	r3, [r7, #22]
 8004396:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800439a:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800439c:	88fb      	ldrh	r3, [r7, #6]
 800439e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	893b      	ldrh	r3, [r7, #8]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	8afb      	ldrh	r3, [r7, #22]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80043b0:	8abb      	ldrh	r3, [r7, #20]
 80043b2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80043b6:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80043b8:	8a7a      	ldrh	r2, [r7, #18]
 80043ba:	8abb      	ldrh	r3, [r7, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	b29b      	uxth	r3, r3
 80043c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c4:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8afa      	ldrh	r2, [r7, #22]
 80043ca:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8aba      	ldrh	r2, [r7, #20]
 80043d0:	841a      	strh	r2, [r3, #32]
}
 80043d2:	f107 071c 	add.w	r7, r7, #28
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr

080043dc <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80043dc:	b480      	push	{r7}
 80043de:	b087      	sub	sp, #28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	8179      	strh	r1, [r7, #10]
 80043e6:	813a      	strh	r2, [r7, #8]
 80043e8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	82fb      	strh	r3, [r7, #22]
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	82bb      	strh	r3, [r7, #20]
 80043f6:	f04f 0300 	mov.w	r3, #0
 80043fa:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8c1b      	ldrh	r3, [r3, #32]
 8004400:	b29b      	uxth	r3, r3
 8004402:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8b9b      	ldrh	r3, [r3, #28]
 8004410:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8c1b      	ldrh	r3, [r3, #32]
 8004416:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8004418:	897b      	ldrh	r3, [r7, #10]
 800441a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800441e:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004420:	8afb      	ldrh	r3, [r7, #22]
 8004422:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004426:	ea4f 5303 	mov.w	r3, r3, lsl #20
 800442a:	ea4f 5313 	mov.w	r3, r3, lsr #20
 800442e:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8004430:	893b      	ldrh	r3, [r7, #8]
 8004432:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004436:	b29a      	uxth	r2, r3
 8004438:	8afb      	ldrh	r3, [r7, #22]
 800443a:	4313      	orrs	r3, r2
 800443c:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800443e:	88fb      	ldrh	r3, [r7, #6]
 8004440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004444:	b29a      	uxth	r2, r3
 8004446:	8afb      	ldrh	r3, [r7, #22]
 8004448:	4313      	orrs	r3, r2
 800444a:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800444c:	8abb      	ldrh	r3, [r7, #20]
 800444e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004452:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8004456:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800445a:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800445c:	8a7a      	ldrh	r2, [r7, #18]
 800445e:	8abb      	ldrh	r3, [r7, #20]
 8004460:	4313      	orrs	r3, r2
 8004462:	b29b      	uxth	r3, r3
 8004464:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004468:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8afa      	ldrh	r2, [r7, #22]
 800446e:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8aba      	ldrh	r2, [r7, #20]
 8004474:	841a      	strh	r2, [r3, #32]
}
 8004476:	f107 071c 	add.w	r7, r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004488:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800448c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
 8004496:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 800449a:	60da      	str	r2, [r3, #12]
}
 800449c:	f107 070c 	add.w	r7, r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop

080044a8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	73fb      	strb	r3, [r7, #15]
 80044b6:	f04f 0300 	mov.w	r3, #0
 80044ba:	73bb      	strb	r3, [r7, #14]
 80044bc:	f04f 030f 	mov.w	r3, #15
 80044c0:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	78db      	ldrb	r3, [r3, #3]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d045      	beq.n	8004556 <NVIC_Init+0xae>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80044ca:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80044ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	ea6f 0303 	mvn.w	r3, r3
 80044d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044dc:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80044e0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	f1c3 0304 	rsb	r3, r3, #4
 80044e8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80044ea:	7b7a      	ldrb	r2, [r7, #13]
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	fa42 f303 	asr.w	r3, r2, r3
 80044f2:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	785b      	ldrb	r3, [r3, #1]
 80044f8:	461a      	mov	r2, r3
 80044fa:	7bbb      	ldrb	r3, [r7, #14]
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	789a      	ldrb	r2, [r3, #2]
 8004506:	7b7b      	ldrb	r3, [r7, #13]
 8004508:	4013      	ands	r3, r2
 800450a:	b2da      	uxtb	r2, r3
 800450c:	7bfb      	ldrb	r3, [r7, #15]
 800450e:	4313      	orrs	r3, r2
 8004510:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004518:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800451a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800451e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	7812      	ldrb	r2, [r2, #0]
 8004526:	189b      	adds	r3, r3, r2
 8004528:	7bfa      	ldrb	r2, [r7, #15]
 800452a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800452e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004532:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	7812      	ldrb	r2, [r2, #0]
 800453a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800453e:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	7809      	ldrb	r1, [r1, #0]
 8004544:	f001 011f 	and.w	r1, r1, #31
 8004548:	f04f 0001 	mov.w	r0, #1
 800454c:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004554:	e014      	b.n	8004580 <NVIC_Init+0xd8>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004556:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800455a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	7812      	ldrb	r2, [r2, #0]
 8004562:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8004566:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	7809      	ldrb	r1, [r1, #0]
 800456c:	f001 011f 	and.w	r1, r1, #31
 8004570:	f04f 0001 	mov.w	r0, #1
 8004574:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004578:	f102 0220 	add.w	r2, r2, #32
 800457c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004580:	f107 0714 	add.w	r7, r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	bc80      	pop	{r7}
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop

0800458c <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8004596:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800459a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80045a4:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	609a      	str	r2, [r3, #8]
}
 80045ae:	f107 070c 	add.w	r7, r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bc80      	pop	{r7}
 80045b6:	4770      	bx	lr

080045b8 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	71fa      	strb	r2, [r7, #7]
 80045c4:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80045c6:	79bb      	ldrb	r3, [r7, #6]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00c      	beq.n	80045e6 <NVIC_SystemLPConfig+0x2e>
  {
    SCB->SCR |= LowPowerMode;
 80045cc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80045d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80045d4:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80045d8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80045dc:	6911      	ldr	r1, [r2, #16]
 80045de:	79fa      	ldrb	r2, [r7, #7]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	611a      	str	r2, [r3, #16]
 80045e4:	e00d      	b.n	8004602 <NVIC_SystemLPConfig+0x4a>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80045e6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80045ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80045ee:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80045f2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80045f6:	6911      	ldr	r1, [r2, #16]
 80045f8:	79fa      	ldrb	r2, [r7, #7]
 80045fa:	ea6f 0202 	mvn.w	r2, r2
 80045fe:	400a      	ands	r2, r1
 8004600:	611a      	str	r2, [r3, #16]
  }
}
 8004602:	f107 070c 	add.w	r7, r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2b04      	cmp	r3, #4
 8004618:	d10c      	bne.n	8004634 <SysTick_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800461a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800461e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004622:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004626:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800462a:	6812      	ldr	r2, [r2, #0]
 800462c:	f042 0204 	orr.w	r2, r2, #4
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	e00b      	b.n	800464c <SysTick_CLKSourceConfig+0x40>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8004634:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004638:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800463c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004640:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004644:	6812      	ldr	r2, [r2, #0]
 8004646:	f022 0204 	bic.w	r2, r2, #4
 800464a:	601a      	str	r2, [r3, #0]
  }
}
 800464c:	f107 070c 	add.w	r7, r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	08005058 	.word	0x08005058
 800465c:	20000000 	.word	0x20000000
 8004660:	20000538 	.word	0x20000538
 8004664:	2000053c 	.word	0x2000053c
 8004668:	20000598 	.word	0x20000598

0800466c <__libc_init_array>:
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	f245 0650 	movw	r6, #20560	; 0x5050
 8004672:	f245 0550 	movw	r5, #20560	; 0x5050
 8004676:	f6c0 0600 	movt	r6, #2048	; 0x800
 800467a:	f6c0 0500 	movt	r5, #2048	; 0x800
 800467e:	1b76      	subs	r6, r6, r5
 8004680:	10b6      	asrs	r6, r6, #2
 8004682:	d006      	beq.n	8004692 <__libc_init_array+0x26>
 8004684:	2400      	movs	r4, #0
 8004686:	f855 3b04 	ldr.w	r3, [r5], #4
 800468a:	3401      	adds	r4, #1
 800468c:	4798      	blx	r3
 800468e:	42a6      	cmp	r6, r4
 8004690:	d1f9      	bne.n	8004686 <__libc_init_array+0x1a>
 8004692:	f245 0654 	movw	r6, #20564	; 0x5054
 8004696:	f245 0550 	movw	r5, #20560	; 0x5050
 800469a:	f6c0 0600 	movt	r6, #2048	; 0x800
 800469e:	f6c0 0500 	movt	r5, #2048	; 0x800
 80046a2:	1b76      	subs	r6, r6, r5
 80046a4:	f000 fcc8 	bl	8005038 <_init>
 80046a8:	10b6      	asrs	r6, r6, #2
 80046aa:	d006      	beq.n	80046ba <__libc_init_array+0x4e>
 80046ac:	2400      	movs	r4, #0
 80046ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80046b2:	3401      	adds	r4, #1
 80046b4:	4798      	blx	r3
 80046b6:	42a6      	cmp	r6, r4
 80046b8:	d1f9      	bne.n	80046ae <__libc_init_array+0x42>
 80046ba:	bd70      	pop	{r4, r5, r6, pc}

080046bc <cleanup_glue>:
 80046bc:	b538      	push	{r3, r4, r5, lr}
 80046be:	460c      	mov	r4, r1
 80046c0:	6809      	ldr	r1, [r1, #0]
 80046c2:	4605      	mov	r5, r0
 80046c4:	b109      	cbz	r1, 80046ca <cleanup_glue+0xe>
 80046c6:	f7ff fff9 	bl	80046bc <cleanup_glue>
 80046ca:	4628      	mov	r0, r5
 80046cc:	4621      	mov	r1, r4
 80046ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046d2:	f000 b8cf 	b.w	8004874 <_free_r>
 80046d6:	bf00      	nop

080046d8 <_reclaim_reent>:
 80046d8:	f240 0334 	movw	r3, #52	; 0x34
 80046dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046e0:	b570      	push	{r4, r5, r6, lr}
 80046e2:	4605      	mov	r5, r0
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4298      	cmp	r0, r3
 80046e8:	d048      	beq.n	800477c <_reclaim_reent+0xa4>
 80046ea:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80046ec:	b1f2      	cbz	r2, 800472c <_reclaim_reent+0x54>
 80046ee:	68d3      	ldr	r3, [r2, #12]
 80046f0:	b1bb      	cbz	r3, 8004722 <_reclaim_reent+0x4a>
 80046f2:	2200      	movs	r2, #0
 80046f4:	4616      	mov	r6, r2
 80046f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046fa:	b909      	cbnz	r1, 8004700 <_reclaim_reent+0x28>
 80046fc:	e008      	b.n	8004710 <_reclaim_reent+0x38>
 80046fe:	4621      	mov	r1, r4
 8004700:	680c      	ldr	r4, [r1, #0]
 8004702:	4628      	mov	r0, r5
 8004704:	f000 f8b6 	bl	8004874 <_free_r>
 8004708:	2c00      	cmp	r4, #0
 800470a:	d1f8      	bne.n	80046fe <_reclaim_reent+0x26>
 800470c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	3601      	adds	r6, #1
 8004712:	2e20      	cmp	r6, #32
 8004714:	4632      	mov	r2, r6
 8004716:	d1ee      	bne.n	80046f6 <_reclaim_reent+0x1e>
 8004718:	4628      	mov	r0, r5
 800471a:	4619      	mov	r1, r3
 800471c:	f000 f8aa 	bl	8004874 <_free_r>
 8004720:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004722:	6811      	ldr	r1, [r2, #0]
 8004724:	b111      	cbz	r1, 800472c <_reclaim_reent+0x54>
 8004726:	4628      	mov	r0, r5
 8004728:	f000 f8a4 	bl	8004874 <_free_r>
 800472c:	6969      	ldr	r1, [r5, #20]
 800472e:	b111      	cbz	r1, 8004736 <_reclaim_reent+0x5e>
 8004730:	4628      	mov	r0, r5
 8004732:	f000 f89f 	bl	8004874 <_free_r>
 8004736:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8004738:	b111      	cbz	r1, 8004740 <_reclaim_reent+0x68>
 800473a:	4628      	mov	r0, r5
 800473c:	f000 f89a 	bl	8004874 <_free_r>
 8004740:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8004742:	b111      	cbz	r1, 800474a <_reclaim_reent+0x72>
 8004744:	4628      	mov	r0, r5
 8004746:	f000 f895 	bl	8004874 <_free_r>
 800474a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800474c:	b111      	cbz	r1, 8004754 <_reclaim_reent+0x7c>
 800474e:	4628      	mov	r0, r5
 8004750:	f000 f890 	bl	8004874 <_free_r>
 8004754:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8004756:	b111      	cbz	r1, 800475e <_reclaim_reent+0x86>
 8004758:	4628      	mov	r0, r5
 800475a:	f000 f88b 	bl	8004874 <_free_r>
 800475e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8004760:	b12b      	cbz	r3, 800476e <_reclaim_reent+0x96>
 8004762:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004766:	b111      	cbz	r1, 800476e <_reclaim_reent+0x96>
 8004768:	4628      	mov	r0, r5
 800476a:	f000 f883 	bl	8004874 <_free_r>
 800476e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8004770:	b111      	cbz	r1, 8004778 <_reclaim_reent+0xa0>
 8004772:	4628      	mov	r0, r5
 8004774:	f000 f87e 	bl	8004874 <_free_r>
 8004778:	69ab      	ldr	r3, [r5, #24]
 800477a:	b903      	cbnz	r3, 800477e <_reclaim_reent+0xa6>
 800477c:	bd70      	pop	{r4, r5, r6, pc}
 800477e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004780:	4628      	mov	r0, r5
 8004782:	4798      	blx	r3
 8004784:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8004788:	2900      	cmp	r1, #0
 800478a:	d0f7      	beq.n	800477c <_reclaim_reent+0xa4>
 800478c:	4628      	mov	r0, r5
 800478e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004792:	f7ff bf93 	b.w	80046bc <cleanup_glue>
 8004796:	bf00      	nop

08004798 <_wrapup_reent>:
 8004798:	b570      	push	{r4, r5, r6, lr}
 800479a:	4606      	mov	r6, r0
 800479c:	b190      	cbz	r0, 80047c4 <_wrapup_reent+0x2c>
 800479e:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80047a0:	b15b      	cbz	r3, 80047ba <_wrapup_reent+0x22>
 80047a2:	685d      	ldr	r5, [r3, #4]
 80047a4:	1e6c      	subs	r4, r5, #1
 80047a6:	d408      	bmi.n	80047ba <_wrapup_reent+0x22>
 80047a8:	3502      	adds	r5, #2
 80047aa:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80047ae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80047b2:	3c01      	subs	r4, #1
 80047b4:	4798      	blx	r3
 80047b6:	1c63      	adds	r3, r4, #1
 80047b8:	d1f9      	bne.n	80047ae <_wrapup_reent+0x16>
 80047ba:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80047bc:	b10b      	cbz	r3, 80047c2 <_wrapup_reent+0x2a>
 80047be:	4630      	mov	r0, r6
 80047c0:	4798      	blx	r3
 80047c2:	bd70      	pop	{r4, r5, r6, pc}
 80047c4:	f240 0334 	movw	r3, #52	; 0x34
 80047c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047cc:	681e      	ldr	r6, [r3, #0]
 80047ce:	e7e6      	b.n	800479e <_wrapup_reent+0x6>

080047d0 <_malloc_trim_r>:
 80047d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047d2:	f240 1428 	movw	r4, #296	; 0x128
 80047d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80047da:	460f      	mov	r7, r1
 80047dc:	4605      	mov	r5, r0
 80047de:	f000 fbd1 	bl	8004f84 <__malloc_lock>
 80047e2:	68a3      	ldr	r3, [r4, #8]
 80047e4:	4628      	mov	r0, r5
 80047e6:	685e      	ldr	r6, [r3, #4]
 80047e8:	f026 0603 	bic.w	r6, r6, #3
 80047ec:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
 80047f0:	330f      	adds	r3, #15
 80047f2:	1bdf      	subs	r7, r3, r7
 80047f4:	0b3f      	lsrs	r7, r7, #12
 80047f6:	3f01      	subs	r7, #1
 80047f8:	033f      	lsls	r7, r7, #12
 80047fa:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80047fe:	db07      	blt.n	8004810 <_malloc_trim_r+0x40>
 8004800:	2100      	movs	r1, #0
 8004802:	f000 fbc3 	bl	8004f8c <_sbrk_r>
 8004806:	68a3      	ldr	r3, [r4, #8]
 8004808:	199b      	adds	r3, r3, r6
 800480a:	4298      	cmp	r0, r3
 800480c:	4628      	mov	r0, r5
 800480e:	d003      	beq.n	8004818 <_malloc_trim_r+0x48>
 8004810:	f000 fbba 	bl	8004f88 <__malloc_unlock>
 8004814:	2000      	movs	r0, #0
 8004816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004818:	4279      	negs	r1, r7
 800481a:	f000 fbb7 	bl	8004f8c <_sbrk_r>
 800481e:	3001      	adds	r0, #1
 8004820:	d010      	beq.n	8004844 <_malloc_trim_r+0x74>
 8004822:	f240 5364 	movw	r3, #1380	; 0x564
 8004826:	68a1      	ldr	r1, [r4, #8]
 8004828:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800482c:	1bf6      	subs	r6, r6, r7
 800482e:	4628      	mov	r0, r5
 8004830:	f046 0601 	orr.w	r6, r6, #1
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	604e      	str	r6, [r1, #4]
 8004838:	1bd7      	subs	r7, r2, r7
 800483a:	601f      	str	r7, [r3, #0]
 800483c:	f000 fba4 	bl	8004f88 <__malloc_unlock>
 8004840:	2001      	movs	r0, #1
 8004842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004844:	2100      	movs	r1, #0
 8004846:	4628      	mov	r0, r5
 8004848:	f000 fba0 	bl	8004f8c <_sbrk_r>
 800484c:	68a3      	ldr	r3, [r4, #8]
 800484e:	1ac2      	subs	r2, r0, r3
 8004850:	2a0f      	cmp	r2, #15
 8004852:	dd0d      	ble.n	8004870 <_malloc_trim_r+0xa0>
 8004854:	f240 5430 	movw	r4, #1328	; 0x530
 8004858:	f240 5164 	movw	r1, #1380	; 0x564
 800485c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004860:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004864:	f042 0201 	orr.w	r2, r2, #1
 8004868:	605a      	str	r2, [r3, #4]
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	1ac0      	subs	r0, r0, r3
 800486e:	6008      	str	r0, [r1, #0]
 8004870:	4628      	mov	r0, r5
 8004872:	e7cd      	b.n	8004810 <_malloc_trim_r+0x40>

08004874 <_free_r>:
 8004874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004876:	460d      	mov	r5, r1
 8004878:	4604      	mov	r4, r0
 800487a:	2900      	cmp	r1, #0
 800487c:	d075      	beq.n	800496a <_free_r+0xf6>
 800487e:	f000 fb81 	bl	8004f84 <__malloc_lock>
 8004882:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8004886:	f240 1028 	movw	r0, #296	; 0x128
 800488a:	f1a5 0108 	sub.w	r1, r5, #8
 800488e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004892:	f026 0301 	bic.w	r3, r6, #1
 8004896:	18ca      	adds	r2, r1, r3
 8004898:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800489c:	6857      	ldr	r7, [r2, #4]
 800489e:	4594      	cmp	ip, r2
 80048a0:	f027 0703 	bic.w	r7, r7, #3
 80048a4:	d07e      	beq.n	80049a4 <_free_r+0x130>
 80048a6:	f016 0601 	ands.w	r6, r6, #1
 80048aa:	6057      	str	r7, [r2, #4]
 80048ac:	d04d      	beq.n	800494a <_free_r+0xd6>
 80048ae:	2600      	movs	r6, #0
 80048b0:	19d5      	adds	r5, r2, r7
 80048b2:	686d      	ldr	r5, [r5, #4]
 80048b4:	f015 0f01 	tst.w	r5, #1
 80048b8:	d106      	bne.n	80048c8 <_free_r+0x54>
 80048ba:	19db      	adds	r3, r3, r7
 80048bc:	6895      	ldr	r5, [r2, #8]
 80048be:	2e00      	cmp	r6, #0
 80048c0:	d064      	beq.n	800498c <_free_r+0x118>
 80048c2:	68d2      	ldr	r2, [r2, #12]
 80048c4:	60ea      	str	r2, [r5, #12]
 80048c6:	6095      	str	r5, [r2, #8]
 80048c8:	f043 0201 	orr.w	r2, r3, #1
 80048cc:	50cb      	str	r3, [r1, r3]
 80048ce:	604a      	str	r2, [r1, #4]
 80048d0:	2e00      	cmp	r6, #0
 80048d2:	d135      	bne.n	8004940 <_free_r+0xcc>
 80048d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048d8:	d348      	bcc.n	800496c <_free_r+0xf8>
 80048da:	099e      	lsrs	r6, r3, #6
 80048dc:	0a5a      	lsrs	r2, r3, #9
 80048de:	3638      	adds	r6, #56	; 0x38
 80048e0:	00f5      	lsls	r5, r6, #3
 80048e2:	2a04      	cmp	r2, #4
 80048e4:	d916      	bls.n	8004914 <_free_r+0xa0>
 80048e6:	f102 065b 	add.w	r6, r2, #91	; 0x5b
 80048ea:	00f5      	lsls	r5, r6, #3
 80048ec:	2a14      	cmp	r2, #20
 80048ee:	d911      	bls.n	8004914 <_free_r+0xa0>
 80048f0:	0b1e      	lsrs	r6, r3, #12
 80048f2:	366e      	adds	r6, #110	; 0x6e
 80048f4:	00f5      	lsls	r5, r6, #3
 80048f6:	2a54      	cmp	r2, #84	; 0x54
 80048f8:	d90c      	bls.n	8004914 <_free_r+0xa0>
 80048fa:	0bde      	lsrs	r6, r3, #15
 80048fc:	3677      	adds	r6, #119	; 0x77
 80048fe:	00f5      	lsls	r5, r6, #3
 8004900:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004904:	d906      	bls.n	8004914 <_free_r+0xa0>
 8004906:	f240 5554 	movw	r5, #1364	; 0x554
 800490a:	42aa      	cmp	r2, r5
 800490c:	d874      	bhi.n	80049f8 <_free_r+0x184>
 800490e:	0c9e      	lsrs	r6, r3, #18
 8004910:	367c      	adds	r6, #124	; 0x7c
 8004912:	00f5      	lsls	r5, r6, #3
 8004914:	1940      	adds	r0, r0, r5
 8004916:	f240 1528 	movw	r5, #296	; 0x128
 800491a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800491e:	6882      	ldr	r2, [r0, #8]
 8004920:	4282      	cmp	r2, r0
 8004922:	d103      	bne.n	800492c <_free_r+0xb8>
 8004924:	e05f      	b.n	80049e6 <_free_r+0x172>
 8004926:	6892      	ldr	r2, [r2, #8]
 8004928:	4290      	cmp	r0, r2
 800492a:	d004      	beq.n	8004936 <_free_r+0xc2>
 800492c:	6855      	ldr	r5, [r2, #4]
 800492e:	f025 0503 	bic.w	r5, r5, #3
 8004932:	42ab      	cmp	r3, r5
 8004934:	d3f7      	bcc.n	8004926 <_free_r+0xb2>
 8004936:	68d3      	ldr	r3, [r2, #12]
 8004938:	60cb      	str	r3, [r1, #12]
 800493a:	608a      	str	r2, [r1, #8]
 800493c:	60d1      	str	r1, [r2, #12]
 800493e:	6099      	str	r1, [r3, #8]
 8004940:	4620      	mov	r0, r4
 8004942:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004946:	f000 bb1f 	b.w	8004f88 <__malloc_unlock>
 800494a:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800494e:	f100 0c08 	add.w	ip, r0, #8
 8004952:	1b49      	subs	r1, r1, r5
 8004954:	195b      	adds	r3, r3, r5
 8004956:	688d      	ldr	r5, [r1, #8]
 8004958:	4565      	cmp	r5, ip
 800495a:	d042      	beq.n	80049e2 <_free_r+0x16e>
 800495c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8004960:	f8c5 c00c 	str.w	ip, [r5, #12]
 8004964:	f8cc 5008 	str.w	r5, [ip, #8]
 8004968:	e7a2      	b.n	80048b0 <_free_r+0x3c>
 800496a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	2501      	movs	r5, #1
 8004970:	6846      	ldr	r6, [r0, #4]
 8004972:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8004976:	109b      	asrs	r3, r3, #2
 8004978:	fa05 f303 	lsl.w	r3, r5, r3
 800497c:	60ca      	str	r2, [r1, #12]
 800497e:	6895      	ldr	r5, [r2, #8]
 8004980:	4333      	orrs	r3, r6
 8004982:	6043      	str	r3, [r0, #4]
 8004984:	608d      	str	r5, [r1, #8]
 8004986:	60e9      	str	r1, [r5, #12]
 8004988:	6091      	str	r1, [r2, #8]
 800498a:	e7d9      	b.n	8004940 <_free_r+0xcc>
 800498c:	4f1c      	ldr	r7, [pc, #112]	; (8004a00 <_free_r+0x18c>)
 800498e:	42bd      	cmp	r5, r7
 8004990:	d197      	bne.n	80048c2 <_free_r+0x4e>
 8004992:	6141      	str	r1, [r0, #20]
 8004994:	f043 0201 	orr.w	r2, r3, #1
 8004998:	6101      	str	r1, [r0, #16]
 800499a:	60cd      	str	r5, [r1, #12]
 800499c:	608d      	str	r5, [r1, #8]
 800499e:	604a      	str	r2, [r1, #4]
 80049a0:	50cb      	str	r3, [r1, r3]
 80049a2:	e7cd      	b.n	8004940 <_free_r+0xcc>
 80049a4:	07f2      	lsls	r2, r6, #31
 80049a6:	443b      	add	r3, r7
 80049a8:	d407      	bmi.n	80049ba <_free_r+0x146>
 80049aa:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80049ae:	1a89      	subs	r1, r1, r2
 80049b0:	189b      	adds	r3, r3, r2
 80049b2:	688d      	ldr	r5, [r1, #8]
 80049b4:	68ca      	ldr	r2, [r1, #12]
 80049b6:	60ea      	str	r2, [r5, #12]
 80049b8:	6095      	str	r5, [r2, #8]
 80049ba:	f240 5234 	movw	r2, #1332	; 0x534
 80049be:	f043 0501 	orr.w	r5, r3, #1
 80049c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80049c6:	604d      	str	r5, [r1, #4]
 80049c8:	6081      	str	r1, [r0, #8]
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d3b7      	bcc.n	8004940 <_free_r+0xcc>
 80049d0:	f240 5360 	movw	r3, #1376	; 0x560
 80049d4:	4620      	mov	r0, r4
 80049d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049da:	6819      	ldr	r1, [r3, #0]
 80049dc:	f7ff fef8 	bl	80047d0 <_malloc_trim_r>
 80049e0:	e7ae      	b.n	8004940 <_free_r+0xcc>
 80049e2:	2601      	movs	r6, #1
 80049e4:	e764      	b.n	80048b0 <_free_r+0x3c>
 80049e6:	2701      	movs	r7, #1
 80049e8:	6868      	ldr	r0, [r5, #4]
 80049ea:	10b6      	asrs	r6, r6, #2
 80049ec:	4613      	mov	r3, r2
 80049ee:	fa07 f606 	lsl.w	r6, r7, r6
 80049f2:	4330      	orrs	r0, r6
 80049f4:	6068      	str	r0, [r5, #4]
 80049f6:	e79f      	b.n	8004938 <_free_r+0xc4>
 80049f8:	f44f 757c 	mov.w	r5, #1008	; 0x3f0
 80049fc:	267e      	movs	r6, #126	; 0x7e
 80049fe:	e789      	b.n	8004914 <_free_r+0xa0>
 8004a00:	20000130 	.word	0x20000130

08004a04 <_malloc_r>:
 8004a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a08:	f101 040b 	add.w	r4, r1, #11
 8004a0c:	2c16      	cmp	r4, #22
 8004a0e:	b083      	sub	sp, #12
 8004a10:	4606      	mov	r6, r0
 8004a12:	d930      	bls.n	8004a76 <_malloc_r+0x72>
 8004a14:	f024 0407 	bic.w	r4, r4, #7
 8004a18:	0fe3      	lsrs	r3, r4, #31
 8004a1a:	428c      	cmp	r4, r1
 8004a1c:	bf2c      	ite	cs
 8004a1e:	4619      	movcs	r1, r3
 8004a20:	f043 0101 	orrcc.w	r1, r3, #1
 8004a24:	2900      	cmp	r1, #0
 8004a26:	d12f      	bne.n	8004a88 <_malloc_r+0x84>
 8004a28:	4630      	mov	r0, r6
 8004a2a:	f000 faab 	bl	8004f84 <__malloc_lock>
 8004a2e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8004a32:	d22d      	bcs.n	8004a90 <_malloc_r+0x8c>
 8004a34:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8004a38:	f240 1528 	movw	r5, #296	; 0x128
 8004a3c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8004a40:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
 8004a44:	68d3      	ldr	r3, [r2, #12]
 8004a46:	4293      	cmp	r3, r2
 8004a48:	f000 8223 	beq.w	8004e92 <_malloc_r+0x48e>
 8004a4c:	685c      	ldr	r4, [r3, #4]
 8004a4e:	f103 0708 	add.w	r7, r3, #8
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	4630      	mov	r0, r6
 8004a56:	f024 0403 	bic.w	r4, r4, #3
 8004a5a:	6899      	ldr	r1, [r3, #8]
 8004a5c:	191b      	adds	r3, r3, r4
 8004a5e:	685c      	ldr	r4, [r3, #4]
 8004a60:	60ca      	str	r2, [r1, #12]
 8004a62:	f044 0401 	orr.w	r4, r4, #1
 8004a66:	6091      	str	r1, [r2, #8]
 8004a68:	605c      	str	r4, [r3, #4]
 8004a6a:	f000 fa8d 	bl	8004f88 <__malloc_unlock>
 8004a6e:	4638      	mov	r0, r7
 8004a70:	b003      	add	sp, #12
 8004a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a76:	2300      	movs	r3, #0
 8004a78:	2410      	movs	r4, #16
 8004a7a:	428c      	cmp	r4, r1
 8004a7c:	bf2c      	ite	cs
 8004a7e:	4619      	movcs	r1, r3
 8004a80:	f043 0101 	orrcc.w	r1, r3, #1
 8004a84:	2900      	cmp	r1, #0
 8004a86:	d0cf      	beq.n	8004a28 <_malloc_r+0x24>
 8004a88:	230c      	movs	r3, #12
 8004a8a:	2700      	movs	r7, #0
 8004a8c:	6033      	str	r3, [r6, #0]
 8004a8e:	e7ee      	b.n	8004a6e <_malloc_r+0x6a>
 8004a90:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 8004a94:	bf04      	itt	eq
 8004a96:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 8004a9a:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 8004a9e:	f040 808c 	bne.w	8004bba <_malloc_r+0x1b6>
 8004aa2:	f240 1528 	movw	r5, #296	; 0x128
 8004aa6:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8004aaa:	1869      	adds	r1, r5, r1
 8004aac:	68cf      	ldr	r7, [r1, #12]
 8004aae:	42b9      	cmp	r1, r7
 8004ab0:	d106      	bne.n	8004ac0 <_malloc_r+0xbc>
 8004ab2:	e00d      	b.n	8004ad0 <_malloc_r+0xcc>
 8004ab4:	2a00      	cmp	r2, #0
 8004ab6:	f280 8181 	bge.w	8004dbc <_malloc_r+0x3b8>
 8004aba:	68ff      	ldr	r7, [r7, #12]
 8004abc:	42b9      	cmp	r1, r7
 8004abe:	d007      	beq.n	8004ad0 <_malloc_r+0xcc>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f023 0303 	bic.w	r3, r3, #3
 8004ac6:	1b1a      	subs	r2, r3, r4
 8004ac8:	2a0f      	cmp	r2, #15
 8004aca:	ddf3      	ble.n	8004ab4 <_malloc_r+0xb0>
 8004acc:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004ad0:	f10e 0e01 	add.w	lr, lr, #1
 8004ad4:	f240 1028 	movw	r0, #296	; 0x128
 8004ad8:	692f      	ldr	r7, [r5, #16]
 8004ada:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004ade:	f100 0208 	add.w	r2, r0, #8
 8004ae2:	4297      	cmp	r7, r2
 8004ae4:	bf08      	it	eq
 8004ae6:	6843      	ldreq	r3, [r0, #4]
 8004ae8:	d026      	beq.n	8004b38 <_malloc_r+0x134>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f023 0c03 	bic.w	ip, r3, #3
 8004af0:	ebc4 030c 	rsb	r3, r4, ip
 8004af4:	2b0f      	cmp	r3, #15
 8004af6:	f300 819c 	bgt.w	8004e32 <_malloc_r+0x42e>
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	6142      	str	r2, [r0, #20]
 8004afe:	6102      	str	r2, [r0, #16]
 8004b00:	f280 8095 	bge.w	8004c2e <_malloc_r+0x22a>
 8004b04:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004b08:	f080 8173 	bcs.w	8004df2 <_malloc_r+0x3ee>
 8004b0c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8004b10:	f04f 0801 	mov.w	r8, #1
 8004b14:	6843      	ldr	r3, [r0, #4]
 8004b16:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
 8004b1a:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8004b1e:	fa08 f80c 	lsl.w	r8, r8, ip
 8004b22:	60f9      	str	r1, [r7, #12]
 8004b24:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8004b28:	ea48 0303 	orr.w	r3, r8, r3
 8004b2c:	6043      	str	r3, [r0, #4]
 8004b2e:	f8c7 c008 	str.w	ip, [r7, #8]
 8004b32:	f8cc 700c 	str.w	r7, [ip, #12]
 8004b36:	608f      	str	r7, [r1, #8]
 8004b38:	2701      	movs	r7, #1
 8004b3a:	ea4f 01ae 	mov.w	r1, lr, asr #2
 8004b3e:	fa07 f701 	lsl.w	r7, r7, r1
 8004b42:	429f      	cmp	r7, r3
 8004b44:	d87e      	bhi.n	8004c44 <_malloc_r+0x240>
 8004b46:	423b      	tst	r3, r7
 8004b48:	d106      	bne.n	8004b58 <_malloc_r+0x154>
 8004b4a:	f02e 0e03 	bic.w	lr, lr, #3
 8004b4e:	007f      	lsls	r7, r7, #1
 8004b50:	f10e 0e04 	add.w	lr, lr, #4
 8004b54:	423b      	tst	r3, r7
 8004b56:	d0fa      	beq.n	8004b4e <_malloc_r+0x14a>
 8004b58:	eb05 09ce 	add.w	r9, r5, lr, lsl #3
 8004b5c:	46f0      	mov	r8, lr
 8004b5e:	46cc      	mov	ip, r9
 8004b60:	f8dc 000c 	ldr.w	r0, [ip, #12]
 8004b64:	4584      	cmp	ip, r0
 8004b66:	d107      	bne.n	8004b78 <_malloc_r+0x174>
 8004b68:	e174      	b.n	8004e54 <_malloc_r+0x450>
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f280 819b 	bge.w	8004ea6 <_malloc_r+0x4a2>
 8004b70:	68c0      	ldr	r0, [r0, #12]
 8004b72:	4584      	cmp	ip, r0
 8004b74:	f000 816e 	beq.w	8004e54 <_malloc_r+0x450>
 8004b78:	6841      	ldr	r1, [r0, #4]
 8004b7a:	f021 0103 	bic.w	r1, r1, #3
 8004b7e:	1b0b      	subs	r3, r1, r4
 8004b80:	2b0f      	cmp	r3, #15
 8004b82:	ddf2      	ble.n	8004b6a <_malloc_r+0x166>
 8004b84:	4607      	mov	r7, r0
 8004b86:	1901      	adds	r1, r0, r4
 8004b88:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8004b8c:	f044 0801 	orr.w	r8, r4, #1
 8004b90:	f857 4f08 	ldr.w	r4, [r7, #8]!
 8004b94:	f043 0c01 	orr.w	ip, r3, #1
 8004b98:	f8c0 8004 	str.w	r8, [r0, #4]
 8004b9c:	4630      	mov	r0, r6
 8004b9e:	f8c1 c004 	str.w	ip, [r1, #4]
 8004ba2:	f8c4 e00c 	str.w	lr, [r4, #12]
 8004ba6:	f8ce 4008 	str.w	r4, [lr, #8]
 8004baa:	6169      	str	r1, [r5, #20]
 8004bac:	6129      	str	r1, [r5, #16]
 8004bae:	60ca      	str	r2, [r1, #12]
 8004bb0:	608a      	str	r2, [r1, #8]
 8004bb2:	50cb      	str	r3, [r1, r3]
 8004bb4:	f000 f9e8 	bl	8004f88 <__malloc_unlock>
 8004bb8:	e759      	b.n	8004a6e <_malloc_r+0x6a>
 8004bba:	f1be 0f04 	cmp.w	lr, #4
 8004bbe:	bf9e      	ittt	ls
 8004bc0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8004bc4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8004bc8:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004bcc:	f67f af69 	bls.w	8004aa2 <_malloc_r+0x9e>
 8004bd0:	f1be 0f14 	cmp.w	lr, #20
 8004bd4:	bf9c      	itt	ls
 8004bd6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8004bda:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004bde:	f67f af60 	bls.w	8004aa2 <_malloc_r+0x9e>
 8004be2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8004be6:	bf9e      	ittt	ls
 8004be8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8004bec:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 8004bf0:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004bf4:	f67f af55 	bls.w	8004aa2 <_malloc_r+0x9e>
 8004bf8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8004bfc:	bf9e      	ittt	ls
 8004bfe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 8004c02:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8004c06:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004c0a:	f67f af4a 	bls.w	8004aa2 <_malloc_r+0x9e>
 8004c0e:	f240 5354 	movw	r3, #1364	; 0x554
 8004c12:	459e      	cmp	lr, r3
 8004c14:	bf95      	itete	ls
 8004c16:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8004c1a:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 8004c1e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 8004c22:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8004c26:	bf98      	it	ls
 8004c28:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004c2c:	e739      	b.n	8004aa2 <_malloc_r+0x9e>
 8004c2e:	eb07 030c 	add.w	r3, r7, ip
 8004c32:	4630      	mov	r0, r6
 8004c34:	3708      	adds	r7, #8
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	f042 0201 	orr.w	r2, r2, #1
 8004c3c:	605a      	str	r2, [r3, #4]
 8004c3e:	f000 f9a3 	bl	8004f88 <__malloc_unlock>
 8004c42:	e714      	b.n	8004a6e <_malloc_r+0x6a>
 8004c44:	68af      	ldr	r7, [r5, #8]
 8004c46:	f240 1328 	movw	r3, #296	; 0x128
 8004c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	f022 0803 	bic.w	r8, r2, #3
 8004c54:	4544      	cmp	r4, r8
 8004c56:	ebc4 0208 	rsb	r2, r4, r8
 8004c5a:	bf94      	ite	ls
 8004c5c:	2100      	movls	r1, #0
 8004c5e:	2101      	movhi	r1, #1
 8004c60:	2a0f      	cmp	r2, #15
 8004c62:	bfd8      	it	le
 8004c64:	f041 0101 	orrle.w	r1, r1, #1
 8004c68:	2900      	cmp	r1, #0
 8004c6a:	f000 80b5 	beq.w	8004dd8 <_malloc_r+0x3d4>
 8004c6e:	f240 5a60 	movw	sl, #1376	; 0x560
 8004c72:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8004c76:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8004c7a:	3201      	adds	r2, #1
 8004c7c:	f8da 3000 	ldr.w	r3, [sl]
 8004c80:	4423      	add	r3, r4
 8004c82:	bf08      	it	eq
 8004c84:	f103 0b10 	addeq.w	fp, r3, #16
 8004c88:	d006      	beq.n	8004c98 <_malloc_r+0x294>
 8004c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c8e:	330f      	adds	r3, #15
 8004c90:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
 8004c94:	f023 0b1f 	bic.w	fp, r3, #31
 8004c98:	4630      	mov	r0, r6
 8004c9a:	4659      	mov	r1, fp
 8004c9c:	f000 f976 	bl	8004f8c <_sbrk_r>
 8004ca0:	1c42      	adds	r2, r0, #1
 8004ca2:	4681      	mov	r9, r0
 8004ca4:	f000 8131 	beq.w	8004f0a <_malloc_r+0x506>
 8004ca8:	eb07 0308 	add.w	r3, r7, r8
 8004cac:	4283      	cmp	r3, r0
 8004cae:	f200 8106 	bhi.w	8004ebe <_malloc_r+0x4ba>
 8004cb2:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004cb6:	454b      	cmp	r3, r9
 8004cb8:	445a      	add	r2, fp
 8004cba:	f8ca 2004 	str.w	r2, [sl, #4]
 8004cbe:	f000 8131 	beq.w	8004f24 <_malloc_r+0x520>
 8004cc2:	f8d5 0408 	ldr.w	r0, [r5, #1032]	; 0x408
 8004cc6:	f240 1128 	movw	r1, #296	; 0x128
 8004cca:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004cce:	3001      	adds	r0, #1
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	bf17      	itett	ne
 8004cd4:	ebc3 0309 	rsbne	r3, r3, r9
 8004cd8:	f8c1 9408 	streq.w	r9, [r1, #1032]	; 0x408
 8004cdc:	18d2      	addne	r2, r2, r3
 8004cde:	f8ca 2004 	strne.w	r2, [sl, #4]
 8004ce2:	f019 0307 	ands.w	r3, r9, #7
 8004ce6:	bf1f      	itttt	ne
 8004ce8:	f1c3 0208 	rsbne	r2, r3, #8
 8004cec:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8004cf0:	4491      	addne	r9, r2
 8004cf2:	f103 0208 	addne.w	r2, r3, #8
 8004cf6:	eb09 030b 	add.w	r3, r9, fp
 8004cfa:	bf08      	it	eq
 8004cfc:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8004d00:	051b      	lsls	r3, r3, #20
 8004d02:	0d1b      	lsrs	r3, r3, #20
 8004d04:	ebc3 0b02 	rsb	fp, r3, r2
 8004d08:	4659      	mov	r1, fp
 8004d0a:	f000 f93f 	bl	8004f8c <_sbrk_r>
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	f000 811d 	beq.w	8004f4e <_malloc_r+0x54a>
 8004d14:	ebc9 0100 	rsb	r1, r9, r0
 8004d18:	4459      	add	r1, fp
 8004d1a:	f041 0101 	orr.w	r1, r1, #1
 8004d1e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004d22:	42af      	cmp	r7, r5
 8004d24:	f240 5360 	movw	r3, #1376	; 0x560
 8004d28:	f8c5 9008 	str.w	r9, [r5, #8]
 8004d2c:	445a      	add	r2, fp
 8004d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d32:	f8c9 1004 	str.w	r1, [r9, #4]
 8004d36:	f8ca 2004 	str.w	r2, [sl, #4]
 8004d3a:	d019      	beq.n	8004d70 <_malloc_r+0x36c>
 8004d3c:	f1b8 0f0f 	cmp.w	r8, #15
 8004d40:	f240 80dd 	bls.w	8004efe <_malloc_r+0x4fa>
 8004d44:	f1a8 010c 	sub.w	r1, r8, #12
 8004d48:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8004d4c:	f021 0107 	bic.w	r1, r1, #7
 8004d50:	f04f 0e05 	mov.w	lr, #5
 8004d54:	1878      	adds	r0, r7, r1
 8004d56:	290f      	cmp	r1, #15
 8004d58:	f00c 0c01 	and.w	ip, ip, #1
 8004d5c:	ea41 0c0c 	orr.w	ip, r1, ip
 8004d60:	f8c7 c004 	str.w	ip, [r7, #4]
 8004d64:	f8c0 e004 	str.w	lr, [r0, #4]
 8004d68:	f8c0 e008 	str.w	lr, [r0, #8]
 8004d6c:	f200 80e6 	bhi.w	8004f3c <_malloc_r+0x538>
 8004d70:	f240 5360 	movw	r3, #1376	; 0x560
 8004d74:	f8da 102c 	ldr.w	r1, [sl, #44]	; 0x2c
 8004d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d7c:	68af      	ldr	r7, [r5, #8]
 8004d7e:	428a      	cmp	r2, r1
 8004d80:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
 8004d84:	bf88      	it	hi
 8004d86:	62da      	strhi	r2, [r3, #44]	; 0x2c
 8004d88:	f240 5360 	movw	r3, #1376	; 0x560
 8004d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d90:	428a      	cmp	r2, r1
 8004d92:	bf88      	it	hi
 8004d94:	631a      	strhi	r2, [r3, #48]	; 0x30
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f023 0303 	bic.w	r3, r3, #3
 8004d9c:	429c      	cmp	r4, r3
 8004d9e:	ebc4 0203 	rsb	r2, r4, r3
 8004da2:	bf94      	ite	ls
 8004da4:	2300      	movls	r3, #0
 8004da6:	2301      	movhi	r3, #1
 8004da8:	2a0f      	cmp	r2, #15
 8004daa:	bfd8      	it	le
 8004dac:	f043 0301 	orrle.w	r3, r3, #1
 8004db0:	b193      	cbz	r3, 8004dd8 <_malloc_r+0x3d4>
 8004db2:	4630      	mov	r0, r6
 8004db4:	2700      	movs	r7, #0
 8004db6:	f000 f8e7 	bl	8004f88 <__malloc_unlock>
 8004dba:	e658      	b.n	8004a6e <_malloc_r+0x6a>
 8004dbc:	18fb      	adds	r3, r7, r3
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	685c      	ldr	r4, [r3, #4]
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	60ca      	str	r2, [r1, #12]
 8004dca:	f044 0401 	orr.w	r4, r4, #1
 8004dce:	6091      	str	r1, [r2, #8]
 8004dd0:	605c      	str	r4, [r3, #4]
 8004dd2:	f000 f8d9 	bl	8004f88 <__malloc_unlock>
 8004dd6:	e64a      	b.n	8004a6e <_malloc_r+0x6a>
 8004dd8:	193b      	adds	r3, r7, r4
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	f044 0401 	orr.w	r4, r4, #1
 8004de2:	4630      	mov	r0, r6
 8004de4:	607c      	str	r4, [r7, #4]
 8004de6:	3708      	adds	r7, #8
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	60ab      	str	r3, [r5, #8]
 8004dec:	f000 f8cc 	bl	8004f88 <__malloc_unlock>
 8004df0:	e63d      	b.n	8004a6e <_malloc_r+0x6a>
 8004df2:	ea4f 235c 	mov.w	r3, ip, lsr #9
 8004df6:	2b04      	cmp	r3, #4
 8004df8:	d95c      	bls.n	8004eb4 <_malloc_r+0x4b0>
 8004dfa:	2b14      	cmp	r3, #20
 8004dfc:	d878      	bhi.n	8004ef0 <_malloc_r+0x4ec>
 8004dfe:	335b      	adds	r3, #91	; 0x5b
 8004e00:	00d8      	lsls	r0, r3, #3
 8004e02:	1828      	adds	r0, r5, r0
 8004e04:	f240 1828 	movw	r8, #296	; 0x128
 8004e08:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8004e0c:	6881      	ldr	r1, [r0, #8]
 8004e0e:	4281      	cmp	r1, r0
 8004e10:	d103      	bne.n	8004e1a <_malloc_r+0x416>
 8004e12:	e060      	b.n	8004ed6 <_malloc_r+0x4d2>
 8004e14:	6889      	ldr	r1, [r1, #8]
 8004e16:	4288      	cmp	r0, r1
 8004e18:	d004      	beq.n	8004e24 <_malloc_r+0x420>
 8004e1a:	684b      	ldr	r3, [r1, #4]
 8004e1c:	f023 0303 	bic.w	r3, r3, #3
 8004e20:	459c      	cmp	ip, r3
 8004e22:	d3f7      	bcc.n	8004e14 <_malloc_r+0x410>
 8004e24:	68c8      	ldr	r0, [r1, #12]
 8004e26:	686b      	ldr	r3, [r5, #4]
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	60cf      	str	r7, [r1, #12]
 8004e2e:	6087      	str	r7, [r0, #8]
 8004e30:	e682      	b.n	8004b38 <_malloc_r+0x134>
 8004e32:	1939      	adds	r1, r7, r4
 8004e34:	f043 0501 	orr.w	r5, r3, #1
 8004e38:	6141      	str	r1, [r0, #20]
 8004e3a:	f044 0401 	orr.w	r4, r4, #1
 8004e3e:	6101      	str	r1, [r0, #16]
 8004e40:	4630      	mov	r0, r6
 8004e42:	607c      	str	r4, [r7, #4]
 8004e44:	3708      	adds	r7, #8
 8004e46:	60ca      	str	r2, [r1, #12]
 8004e48:	608a      	str	r2, [r1, #8]
 8004e4a:	604d      	str	r5, [r1, #4]
 8004e4c:	50cb      	str	r3, [r1, r3]
 8004e4e:	f000 f89b 	bl	8004f88 <__malloc_unlock>
 8004e52:	e60c      	b.n	8004a6e <_malloc_r+0x6a>
 8004e54:	f108 0801 	add.w	r8, r8, #1
 8004e58:	f10c 0c08 	add.w	ip, ip, #8
 8004e5c:	f018 0f03 	tst.w	r8, #3
 8004e60:	f47f ae7e 	bne.w	8004b60 <_malloc_r+0x15c>
 8004e64:	464b      	mov	r3, r9
 8004e66:	f01e 0f03 	tst.w	lr, #3
 8004e6a:	f1a3 0108 	sub.w	r1, r3, #8
 8004e6e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004e72:	d079      	beq.n	8004f68 <_malloc_r+0x564>
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	428b      	cmp	r3, r1
 8004e78:	d0f5      	beq.n	8004e66 <_malloc_r+0x462>
 8004e7a:	686b      	ldr	r3, [r5, #4]
 8004e7c:	007f      	lsls	r7, r7, #1
 8004e7e:	429f      	cmp	r7, r3
 8004e80:	f63f aee0 	bhi.w	8004c44 <_malloc_r+0x240>
 8004e84:	2f00      	cmp	r7, #0
 8004e86:	f43f aedd 	beq.w	8004c44 <_malloc_r+0x240>
 8004e8a:	421f      	tst	r7, r3
 8004e8c:	d071      	beq.n	8004f72 <_malloc_r+0x56e>
 8004e8e:	46c6      	mov	lr, r8
 8004e90:	e662      	b.n	8004b58 <_malloc_r+0x154>
 8004e92:	f103 0208 	add.w	r2, r3, #8
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	bf08      	it	eq
 8004e9c:	f10e 0e02 	addeq.w	lr, lr, #2
 8004ea0:	f43f ae18 	beq.w	8004ad4 <_malloc_r+0xd0>
 8004ea4:	e5d2      	b.n	8004a4c <_malloc_r+0x48>
 8004ea6:	4607      	mov	r7, r0
 8004ea8:	1843      	adds	r3, r0, r1
 8004eaa:	68c2      	ldr	r2, [r0, #12]
 8004eac:	4630      	mov	r0, r6
 8004eae:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8004eb2:	e5d4      	b.n	8004a5e <_malloc_r+0x5a>
 8004eb4:	ea4f 139c 	mov.w	r3, ip, lsr #6
 8004eb8:	3338      	adds	r3, #56	; 0x38
 8004eba:	00d8      	lsls	r0, r3, #3
 8004ebc:	e7a1      	b.n	8004e02 <_malloc_r+0x3fe>
 8004ebe:	42af      	cmp	r7, r5
 8004ec0:	f240 1228 	movw	r2, #296	; 0x128
 8004ec4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004ec8:	f43f aef3 	beq.w	8004cb2 <_malloc_r+0x2ae>
 8004ecc:	6897      	ldr	r7, [r2, #8]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f023 0303 	bic.w	r3, r3, #3
 8004ed4:	e762      	b.n	8004d9c <_malloc_r+0x398>
 8004ed6:	f04f 0901 	mov.w	r9, #1
 8004eda:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8004ede:	109b      	asrs	r3, r3, #2
 8004ee0:	4608      	mov	r0, r1
 8004ee2:	fa09 f303 	lsl.w	r3, r9, r3
 8004ee6:	ea43 030c 	orr.w	r3, r3, ip
 8004eea:	f8c8 3004 	str.w	r3, [r8, #4]
 8004eee:	e79b      	b.n	8004e28 <_malloc_r+0x424>
 8004ef0:	2b54      	cmp	r3, #84	; 0x54
 8004ef2:	d80f      	bhi.n	8004f14 <_malloc_r+0x510>
 8004ef4:	ea4f 331c 	mov.w	r3, ip, lsr #12
 8004ef8:	336e      	adds	r3, #110	; 0x6e
 8004efa:	00d8      	lsls	r0, r3, #3
 8004efc:	e781      	b.n	8004e02 <_malloc_r+0x3fe>
 8004efe:	2301      	movs	r3, #1
 8004f00:	464f      	mov	r7, r9
 8004f02:	f8c9 3004 	str.w	r3, [r9, #4]
 8004f06:	2300      	movs	r3, #0
 8004f08:	e748      	b.n	8004d9c <_malloc_r+0x398>
 8004f0a:	68af      	ldr	r7, [r5, #8]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f023 0303 	bic.w	r3, r3, #3
 8004f12:	e743      	b.n	8004d9c <_malloc_r+0x398>
 8004f14:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004f18:	d81d      	bhi.n	8004f56 <_malloc_r+0x552>
 8004f1a:	ea4f 33dc 	mov.w	r3, ip, lsr #15
 8004f1e:	3377      	adds	r3, #119	; 0x77
 8004f20:	00d8      	lsls	r0, r3, #3
 8004f22:	e76e      	b.n	8004e02 <_malloc_r+0x3fe>
 8004f24:	0519      	lsls	r1, r3, #20
 8004f26:	0d09      	lsrs	r1, r1, #20
 8004f28:	2900      	cmp	r1, #0
 8004f2a:	f47f aeca 	bne.w	8004cc2 <_malloc_r+0x2be>
 8004f2e:	68ab      	ldr	r3, [r5, #8]
 8004f30:	eb0b 0108 	add.w	r1, fp, r8
 8004f34:	f041 0101 	orr.w	r1, r1, #1
 8004f38:	6059      	str	r1, [r3, #4]
 8004f3a:	e719      	b.n	8004d70 <_malloc_r+0x36c>
 8004f3c:	4630      	mov	r0, r6
 8004f3e:	f107 0108 	add.w	r1, r7, #8
 8004f42:	9301      	str	r3, [sp, #4]
 8004f44:	f7ff fc96 	bl	8004874 <_free_r>
 8004f48:	9b01      	ldr	r3, [sp, #4]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	e710      	b.n	8004d70 <_malloc_r+0x36c>
 8004f4e:	2101      	movs	r1, #1
 8004f50:	f04f 0b00 	mov.w	fp, #0
 8004f54:	e6e3      	b.n	8004d1e <_malloc_r+0x31a>
 8004f56:	f240 5154 	movw	r1, #1364	; 0x554
 8004f5a:	428b      	cmp	r3, r1
 8004f5c:	d80d      	bhi.n	8004f7a <_malloc_r+0x576>
 8004f5e:	ea4f 439c 	mov.w	r3, ip, lsr #18
 8004f62:	337c      	adds	r3, #124	; 0x7c
 8004f64:	00d8      	lsls	r0, r3, #3
 8004f66:	e74c      	b.n	8004e02 <_malloc_r+0x3fe>
 8004f68:	686b      	ldr	r3, [r5, #4]
 8004f6a:	ea23 0307 	bic.w	r3, r3, r7
 8004f6e:	606b      	str	r3, [r5, #4]
 8004f70:	e784      	b.n	8004e7c <_malloc_r+0x478>
 8004f72:	007f      	lsls	r7, r7, #1
 8004f74:	f108 0804 	add.w	r8, r8, #4
 8004f78:	e787      	b.n	8004e8a <_malloc_r+0x486>
 8004f7a:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 8004f7e:	237e      	movs	r3, #126	; 0x7e
 8004f80:	e73f      	b.n	8004e02 <_malloc_r+0x3fe>
 8004f82:	bf00      	nop

08004f84 <__malloc_lock>:
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop

08004f88 <__malloc_unlock>:
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop

08004f8c <_sbrk_r>:
 8004f8c:	b538      	push	{r3, r4, r5, lr}
 8004f8e:	f240 5494 	movw	r4, #1428	; 0x594
 8004f92:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004f96:	4605      	mov	r5, r0
 8004f98:	4608      	mov	r0, r1
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	6023      	str	r3, [r4, #0]
 8004f9e:	f7fb fdab 	bl	8000af8 <_sbrk>
 8004fa2:	1c43      	adds	r3, r0, #1
 8004fa4:	d000      	beq.n	8004fa8 <_sbrk_r+0x1c>
 8004fa6:	bd38      	pop	{r3, r4, r5, pc}
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0fb      	beq.n	8004fa6 <_sbrk_r+0x1a>
 8004fae:	602b      	str	r3, [r5, #0]
 8004fb0:	bd38      	pop	{r3, r4, r5, pc}
 8004fb2:	bf00      	nop

08004fb4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004fb4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004fb6:	f000 b804 	b.w	8004fc2 <LoopCopyDataInit>

08004fba <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004fba:	4b0d      	ldr	r3, [pc, #52]	; (8004ff0 <LoopFillZerobss+0x16>)
  ldr  r3, [r3, r1]
 8004fbc:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004fbe:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004fc0:	3104      	adds	r1, #4

08004fc2 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004fc2:	480c      	ldr	r0, [pc, #48]	; (8004ff4 <LoopFillZerobss+0x1a>)
  ldr  r3, =_edata
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <LoopFillZerobss+0x1e>)
  adds  r2, r0, r1
 8004fc6:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004fc8:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004fca:	f4ff aff6 	bcc.w	8004fba <CopyDataInit>
  ldr  r2, =_sbss
 8004fce:	4a0b      	ldr	r2, [pc, #44]	; (8004ffc <LoopFillZerobss+0x22>)
  b  LoopFillZerobss
 8004fd0:	f000 b803 	b.w	8004fda <LoopFillZerobss>

08004fd4 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004fd4:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004fd6:	f842 3b04 	str.w	r3, [r2], #4

08004fda <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004fda:	4b09      	ldr	r3, [pc, #36]	; (8005000 <LoopFillZerobss+0x26>)
  cmp  r2, r3
 8004fdc:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004fde:	f4ff aff9 	bcc.w	8004fd4 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004fe2:	f7fb fe53 	bl	8000c8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004fe6:	f7ff fb41 	bl	800466c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004fea:	f7fb f901 	bl	80001f0 <main>
  bx  lr    
 8004fee:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8004ff0:	08005058 	.word	0x08005058
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004ff4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004ff8:	20000538 	.word	0x20000538
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8004ffc:	2000053c 	.word	0x2000053c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005000:	20000598 	.word	0x20000598

08005004 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005004:	f7ff bffe 	b.w	8005004 <ADC_IRQHandler>
 8005008:	74697865 	.word	0x74697865
 800500c:	00000000 	.word	0x00000000
 8005010:	70616548 	.word	0x70616548
 8005014:	646e6120 	.word	0x646e6120
 8005018:	61747320 	.word	0x61747320
 800501c:	63206b63 	.word	0x63206b63
 8005020:	696c6c6f 	.word	0x696c6c6f
 8005024:	6e6f6973 	.word	0x6e6f6973
 8005028:	0000000a 	.word	0x0000000a

0800502c <_global_impure_ptr>:
 800502c:	20000038 00000043                       8.. C...

08005034 <__EH_FRAME_BEGIN__>:
 8005034:	00000000                                ....

08005038 <_init>:
 8005038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503a:	bf00      	nop
 800503c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503e:	bc08      	pop	{r3}
 8005040:	469e      	mov	lr, r3
 8005042:	4770      	bx	lr

08005044 <_fini>:
 8005044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005046:	bf00      	nop
 8005048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504a:	bc08      	pop	{r3}
 800504c:	469e      	mov	lr, r3
 800504e:	4770      	bx	lr
