$date
	Sun Feb 18 22:38:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 4 $ seed [3:0] $end
$scope module user_project $end
$var wire 1 " clk $end
$var wire 2 % nxseed [1:0] $end
$var wire 1 # rst $end
$var wire 4 & seed [3:0] $end
$var wire 2 ' xseed [1:0] $end
$var wire 1 ! out $end
$var wire 8 ( expanded_seed [7:0] $end
$scope module lfsr $end
$var wire 1 " clk $end
$var wire 1 ) feedback $end
$var wire 1 ! out $end
$var wire 1 # rst $end
$var wire 8 * seed [7:0] $end
$var parameter 32 + REG_SIZE $end
$var parameter 32 , SEED_SIZE $end
$var reg 8 - lfsrchain [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,
b1000 +
$end
#0
$dumpvars
bx -
b11 *
x)
b11 (
b0 '
b0 &
b11 %
b0 $
1#
1"
x!
$end
#5000000
0"
#10000000
0)
1!
b11 -
1"
#15000000
0"
#20000000
1"
#25000000
0"
#30000000
1"
#35000000
0"
#40000000
b0 %
b11 '
b11110000 (
b11110000 *
b1100 $
b1100 &
0#
1"
#45000000
0"
#50000000
b110 -
1"
#55000000
0"
#60000000
b1100 -
1"
#65000000
0"
#70000000
1)
b11000 -
1"
#75000000
0"
#80000000
0)
b110001 -
1"
#85000000
0"
#90000000
0)
b1100010 -
1"
#95000000
0"
#100000000
0!
b11000100 -
1"
#105000000
0"
#110000000
1)
b10001000 -
1"
#115000000
0"
#120000000
1)
1!
b10001 -
1"
#125000000
0"
#130000000
1)
b100011 -
1"
#135000000
0"
#140000000
1)
b1000111 -
1"
#145000000
0"
#150000000
1)
0!
b10001111 -
1"
#155000000
0"
#160000000
1)
1!
b11111 -
1"
#165000000
0"
#170000000
0)
b111111 -
1"
#175000000
0"
#180000000
1)
b1111110 -
1"
#185000000
0"
#190000000
0)
0!
b11111101 -
1"
#195000000
0"
#200000000
b11111010 -
1"
#205000000
0"
#210000000
b11110100 -
1"
#215000000
0"
#220000000
1)
b11101000 -
1"
#225000000
0"
#230000000
1)
b11010001 -
1"
#235000000
0"
#240000000
b11 %
b0 '
b11001111 (
b11001111 *
b1111 $
b1111 &
0)
b10100011 -
1"
#245000000
0"
#250000000
1)
1!
b1000110 -
1"
#250000001
