Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 21:51:15 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_spi_slave_led_timing_summary_routed.rpt -pb top_spi_slave_led_timing_summary_routed.pb -rpx top_spi_slave_led_timing_summary_routed.rpx -warn_on_violation
| Design       : top_spi_slave_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_spi_slave/byte_data_sent_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_SPI_MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.166ns (70.823%)  route 1.716ns (29.177%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE                         0.000     0.000 r  u_spi_slave/byte_data_sent_reg[7]/C
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_spi_slave/byte_data_sent_reg[7]/Q
                         net (fo=1, routed)           1.716     2.194    o_SPI_MISO_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.688     5.882 r  o_SPI_MISO_OBUF_inst/O
                         net (fo=0)                   0.000     5.882    o_SPI_MISO
    L2                                                                r  o_SPI_MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 0.897ns (30.927%)  route 2.003ns (69.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.947     1.425    u_spi_slave/SSELr[1]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.295     1.720 f  u_spi_slave/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.708     2.428    u_spi_slave/byte_data_sent[7]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.552 r  u_spi_slave/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.348     2.900    u_spi_slave/byte_data_sent[7]
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.536ns  (logic 0.808ns (31.862%)  route 1.728ns (68.138%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[2]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_spi_slave/SSELr_reg[2]/Q
                         net (fo=11, routed)          1.728     2.206    u_spi_slave/SSELr[2]
    SLICE_X64Y93         LUT3 (Prop_lut3_I1_O)        0.330     2.536 r  u_spi_slave/byte_data_sent[7]_i_3/O
                         net (fo=1, routed)           0.000     2.536    u_spi_slave/byte_data_sent[7]_i_3_n_0
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.507ns  (logic 0.779ns (31.073%)  route 1.728ns (68.927%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[2]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_spi_slave/SSELr_reg[2]/Q
                         net (fo=11, routed)          1.728     2.206    u_spi_slave/SSELr[2]
    SLICE_X64Y93         LUT3 (Prop_lut3_I1_O)        0.301     2.507 r  u_spi_slave/byte_data_sent[6]_i_1/O
                         net (fo=1, routed)           0.000     2.507    u_spi_slave/byte_data_sent[6]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/SSELr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[0]/C
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_spi_slave/SSELr_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    u_spi_slave/SSELr[0]
    SLICE_X64Y95         FDRE                                         r  u_spi_slave/SSELr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SCKr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE                         0.000     0.000 r  u_spi_slave/SCKr_reg[2]/C
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_spi_slave/SCKr_reg[2]/Q
                         net (fo=6, routed)           0.100     0.241    u_spi_slave/SCKr[2]
    SLICE_X64Y95         LUT6 (Prop_lut6_I4_O)        0.045     0.286 r  u_spi_slave/byte_data_sent[0]_i_1/O
                         net (fo=1, routed)           0.000     0.286    u_spi_slave/byte_data_sent[0]_i_1_n_0
    SLICE_X64Y95         FDRE                                         r  u_spi_slave/byte_data_sent_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SCKr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/bitcnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE                         0.000     0.000 r  u_spi_slave/SCKr_reg[2]/C
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_spi_slave/SCKr_reg[2]/Q
                         net (fo=6, routed)           0.102     0.243    u_spi_slave/SCKr[2]
    SLICE_X64Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  u_spi_slave/bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    u_spi_slave/bitcnt[2]_i_1_n_0
    SLICE_X64Y95         FDRE                                         r  u_spi_slave/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SCKr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/SCKr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE                         0.000     0.000 r  u_spi_slave/SCKr_reg[0]/C
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_spi_slave/SCKr_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    u_spi_slave/SCKr[0]
    SLICE_X65Y95         FDRE                                         r  u_spi_slave/SCKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/byte_data_sent_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.854%)  route 0.124ns (37.146%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/byte_data_sent_reg[0]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_spi_slave/byte_data_sent_reg[0]/Q
                         net (fo=2, routed)           0.124     0.288    u_spi_slave/byte_data_sent_reg_n_0_[0]
    SLICE_X64Y93         LUT3 (Prop_lut3_I2_O)        0.045     0.333 r  u_spi_slave/byte_data_sent[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    u_spi_slave/byte_data_sent[1]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/SSELr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/SSELr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.148ns (44.462%)  route 0.185ns (55.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  u_spi_slave/SSELr_reg[1]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_spi_slave/SSELr_reg[1]/Q
                         net (fo=9, routed)           0.185     0.333    u_spi_slave/SSELr[1]
    SLICE_X64Y95         FDRE                                         r  u_spi_slave/SSELr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/byte_data_sent_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/byte_data_sent_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE                         0.000     0.000 r  u_spi_slave/byte_data_sent_reg[5]/C
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_spi_slave/byte_data_sent_reg[5]/Q
                         net (fo=1, routed)           0.093     0.241    u_spi_slave/byte_data_sent_reg_n_0_[5]
    SLICE_X64Y93         LUT3 (Prop_lut3_I2_O)        0.099     0.340 r  u_spi_slave/byte_data_sent[6]_i_1/O
                         net (fo=1, routed)           0.000     0.340    u_spi_slave/byte_data_sent[6]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  u_spi_slave/byte_data_sent_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/bitcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  u_spi_slave/bitcnt_reg[0]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_spi_slave/bitcnt_reg[0]/Q
                         net (fo=4, routed)           0.168     0.309    u_spi_slave/bitcnt[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I3_O)        0.042     0.351 r  u_spi_slave/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u_spi_slave/bitcnt[1]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  u_spi_slave/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/bitcnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  u_spi_slave/bitcnt_reg[0]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_spi_slave/bitcnt_reg[0]/Q
                         net (fo=4, routed)           0.168     0.309    u_spi_slave/bitcnt[0]
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  u_spi_slave/bitcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_spi_slave/bitcnt[0]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  u_spi_slave/bitcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_slave/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_spi_slave/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE                         0.000     0.000 r  u_spi_slave/cnt_reg[4]/C
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_spi_slave/cnt_reg[4]/Q
                         net (fo=4, routed)           0.130     0.258    u_spi_slave/cnt_reg__0[4]
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.098     0.356 r  u_spi_slave/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_spi_slave/p_0_in[5]
    SLICE_X65Y94         FDRE                                         r  u_spi_slave/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





