// -----------------------------------------------------------------------------
// $Id: atu5_timerd_sub_regif.h 1196 2019-10-17 05:33:04Z chuonghoangle $
//
// Copyright(c) 2015-2019 Renesas Electronics Corporation
// Copyright(c) 2015-2019 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.60 2014/10/24 09:42:15 ducduong
//    regif_h.skl 1.30 2014/10/13 03:14:25 sontran
//
// Input file : atu5_timerd_sub_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE ATU5_TIMERD_SUB
//     #                   name            offset_size
//     %%REG_INSTANCE      reg_def         9
// 
// %REG_CHANNEL reg_def
//     %%TITLE   name          reg_name      wsize         rsize         length        offset        factor_start  factor_end    factor_index  factor_step   access        init          support       callback
//     %%REG     TCRD          TCRD          8|16          8|16|32       16            0x000        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     TCCRLRD       TCCRLRD       8|16          8|16|32       16            0x01C        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     TIOR1D        TIOR1D        8|16          8|16|32       16            0x004        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     TIOR2D        TIOR2D        16|8          8|16|32       16            0x006        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     TCMPED        TCMPED        8             8|16|32       8             0x03D        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     TIORD         TIORD         16|8          8|16|32       16            0x03E        -             -             -             -         R|W           0xFFFF        TRUE          -
//     %%REG     OSELRD        OSELRD        8             8|16|32       8             0x011        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     ODRD          ODRD          8             8|16|32       8             0x012        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     DSTRD         DSTRD         8             8|16|32       8             0x008        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     DSR1D         DSR1D         -             8|16|32       8             0x00A        -             -             -             -         R             0x00          TRUE          -
//     %%REG     DSR2D         DSR2D         -             8|16|32       8             0x00B        -             -             -             -         R             0x00          TRUE          -
//     %%REG     DSCRD         DSCRD         8             8|16|32       8             0x009        -             -             -             -         R|W1:0        0x00          TRUE          -
//     %%REG     DCRD          DCRD          16|8          8|16|32       16            0x002        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     TSRD          TSRD          -             8|16|32       16            0x00C        -             -             -             -         R             0x0000        TRUE          -
//     %%REG     TSCRD         TSCRD         16|8          8|16|32       16            0x00E        -             -             -             -         R|W1:0        0x0000        TRUE          -
//     %%REG     TOCRD         TOCRD         8             8|16|32       8             0x010        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     TOCCRD        TOCCRD        8             8|16|32       8             0x03C        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     OSBRD         OSBRD         -             8|16|32       32            0x018        -             -             -             -         R             0x00000000    TRUE          -
//     %%REG     TICTSELD      TICTSELD      8             8|16|32       8             0x014        -             -             -             -         R|W           0x0           TRUE          -
//     %%REG     MIGCRD        MIGCRD        8             8|16|32       8             0x016        -             -             -             -         R|W           0x0           TRUE          -
//     %%REG     MIGSELD       MIGSELD       8             8|16|32       8             0x017        -             -             -             -         R|W           0x0           TRUE          -
//     %%REG     TCNT1D        TCNT1D        32            8|16|32       32            0x020        -             -             -             -         R|W           0x00000000    TRUE          -
//     %%REG     TCNT2D        TCNT2D        32            8|16|32       32            0x024        -             -             -             -         R|W           0x00000000    TRUE          -
//     %%REG     CUCR1D        CUCR1D        32            8|16|32       32            0x028        -             -             -             -         R|W           0xFFFFFFFF    TRUE          -
//     %%REG     CUCR2D        CUCR2D        32            8|16|32       32            0x02C        -             -             -             -         R|W           0xFFFFFFFF    TRUE          -
//     %%REG     OCR1D         OCR1D         32            8|16|32       32            0x040        0             3             -             0x20      R|W           0xFFFFFFFF    TRUE          -
//     %%REG     RCR1D         RCR1D         8             8|16|32       8             0x030        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     OCR2D         OCR2D         32            8|16|32       32            0x048        0             3             -             0x20      R|W           0xFFFFFFFF    TRUE          -
//     %%REG     RCR2D         RCR2D         8             8|16|32       8             0x034        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     ICR1D         ICR1D         -             8|16|32       32            0x050        0             3             -             0x20      R             0x00000000    TRUE          -
//     %%REG     ICR2D         ICR2D         -             8|16|32       32            0x054        0             3             -             0x20      R             0x00000000    TRUE          -
//     %%REG     DCNTD         DCNTD         32            8|16|32       32            0x058        0             3             -             0x20      R|W           0x00000000    TRUE          -
//     %%REG     TIER1D        TIER1D        8             8|16|32       8             0x0C0        -             -             -             -         R|W           0x00          TRUE          -
//     %%REG     TIER2D        TIER2D        32|16|8       8|16|32       32            0x0C4        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     TIER3D        TIER3D        16|8          8|16|32       16            0x0C8        -             -             -             -         R|W           0x0000        TRUE          -
//     %%REG     OFMIND        OFMIND        32            8|16|32       32            0x110        0             3             -             0x40      R|W           0x00000000    TRUE          -
//     %%REG     ONMIND        ONMIND        32            8|16|32       32            0x114        0             3             -             0x40      R|W           0x00000000    TRUE          -
//     %%REG     OTOMIND       OTOMIND       32            8|16|32       32            0x118        0             3             -             0x40      R|W           0x00000000    TRUE          -
//     %%REG     OFMICNTD      OFMICNTD      32            8|16|32       32            0x100        0             3             -             0x40      R             0x00000000    TRUE          -
//     %%REG     ONMICNTD      ONMICNTD      32            8|16|32       32            0x104        0             3             -             0x40      R             0x00000000    TRUE          -
//     %%REG     OTONMICNTD    OTONMICNTD    32            8|16|32       32            0x108        0             3             -             0x40      R             0x00000000    TRUE          -
//     %%REG     ONCAP1D       ONCAP1D       -             8|16|32       32            0x120        0             3             -             0x40      R             0x00000000    TRUE          -
//     %%REG     ONCAP2D       ONCAP2D       -             8|16|32       32            0x124        0             3             -             0x40      R             0x00000000    TRUE          -
//     %%REG     OFCAP1D       OFCAP1D       -             8|16|32       32            0x130        0             3             -             0x40      R             0x00000000    TRUE          -
//     %%REG     OFCAP2D       OFCAP2D       -             8|16|32       32            0x134        0             3             -             0x40      R             0x00000000    TRUE          -
// 	%%REG     TSR2D         TSR2D         -             8|16|32       16            0x0D0        -             -             -             -         R             0x0000        TRUE          -
// 	%%REG     TSCR2D       TSCR2D        16|8          8|16|32       16            0x0D4        -             -             -             -         R|W           0x0000        TRUE          -
// 
// %REG_NAME     TCRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OBRED         14            14            0x0           R|W           TRUE          W
// %%BIT         C2CED         13            13            0x0           R|W           TRUE          -
// %%BIT         C1CED         12            12            0x0           R|W           TRUE          -
// %%BIT         CLR2D         11            11            0x0           R|W           TRUE          -
// %%BIT         CKSEL2D       10            8             0x0           R|W           TRUE          -
// %%BIT         CLR1D         7             7             0x0           R|W           TRUE          -
// %%BIT         CKSEL1D       6             4             0x0           R|W           TRUE          -
// %%BIT         DCSELD        2             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TCCRLRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         CLRSEL2D      9             9             0x0           R|W           TRUE          W
// %%BIT         CLRSEL1D      8             8             0x0           R|W           TRUE          -
// %%BIT         CMPSEL2D3     7             7             0x0           R|W           TRUE          -
// %%BIT         CMPSEL2D2     6             6             0x0           R|W           TRUE          -
// %%BIT         CMPSEL2D1     5             5             0x0           R|W           TRUE          -
// %%BIT         CMPSEL2D0     4             4             0x0           R|W           TRUE          -
// %%BIT         CMPSEL1D3     3             3             0x0           R|W           TRUE          -
// %%BIT         CMPSEL1D2     2             2             0x0           R|W           TRUE          -
// %%BIT         CMPSEL1D1     1             1             0x0           R|W           TRUE          -
// %%BIT         CMPSEL1D0     0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TIOR1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OSSD3         15            14            0x0            R|W           TRUE          W
// %%BIT         OSSD2         13            12            0x0            R|W           TRUE          -
// %%BIT         OSSD1         11            10            0x0            R|W           TRUE          -
// %%BIT         OSSD0         9             8             0x0            R|W           TRUE          -
// %%BIT         IOAD3         7             6             0x0            R|W           TRUE          -
// %%BIT         IOAD2         5             4             0x0            R|W           TRUE          -
// %%BIT         IOAD1         3             2             0x0            R|W           TRUE          -
// %%BIT         IOAD0         1             0             0x0            R|W           TRUE          -
// 
// %REG_NAME     TIOR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         IOBD3         14            12            0x0           R|W           TRUE          W
// %%BIT         IOBD2         10            8             0x0           R|W           TRUE          -
// %%BIT         IOBD1         6             4             0x0           R|W           TRUE          -
// %%BIT         IOBD0         2             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TCMPED
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         CMPE2D3       7             7             0x0           R|W           TRUE          W
// %%BIT         CMPE2D2       6             6             0x0           R|W           TRUE          -
// %%BIT         CMPE2D1       5             5             0x0           R|W           TRUE          -
// %%BIT         CMPE2D0       4             4             0x0           R|W           TRUE          -
// %%BIT         CMPE1D3       3             3             0x0           R|W           TRUE          -
// %%BIT         CMPE1D2       2             2             0x0           R|W           TRUE          -
// %%BIT         CMPE1D1       1             1             0x0           R|W           TRUE          -
// %%BIT         CMPE1D0       0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TIORD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         IO2D3         15            14            0x3           R|W           TRUE          W
// %%BIT         IO2D2         13            12            0x3           R|W           TRUE          -
// %%BIT         IO2D1         11            10            0x3           R|W           TRUE          -
// %%BIT         IO2D0         9             8             0x3           R|W           TRUE          -
// %%BIT         IO1D3         7             6             0x3           R|W           TRUE          -
// %%BIT         IO1D2         5             4             0x3           R|W           TRUE          -
// %%BIT         IO1D1         3             2             0x3           R|W           TRUE          -
// %%BIT         IO1D0         1             0             0x3           R|W           TRUE          -
// 
// %REG_NAME     OSELRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OSELBD3       7             7             0x0           R|W           TRUE          W
// %%BIT         OSELBD2       6             6             0x0           R|W           TRUE          -
// %%BIT         OSELBD1       5             5             0x0           R|W           TRUE          -
// %%BIT         OSELBD0       4             4             0x0           R|W           TRUE          -
// %%BIT         OSELAD3       3             3             0x0           R|W           TRUE          -
// %%BIT         OSELAD2       2             2             0x0           R|W           TRUE          -
// %%BIT         OSELAD1       1             1             0x0           R|W           TRUE          -
// %%BIT         OSELAD0       0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     ODRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ODBD3         7             7             0x0           R|W           TRUE          W
// %%BIT         ODBD2         6             6             0x0           R|W           TRUE          -
// %%BIT         ODBD1         5             5             0x0           R|W           TRUE          -
// %%BIT         ODBD0         4             4             0x0           R|W           TRUE          -
// %%BIT         ODAD3         3             3             0x0           R|W           TRUE          -
// %%BIT         ODAD2         2             2             0x0           R|W           TRUE          -
// %%BIT         ODAD1         1             1             0x0           R|W           TRUE          -
// %%BIT         ODAD0         0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     DSTRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         DSTD3         3             3             0x0           R|W           TRUE          -
// %%BIT         DSTD2         2             2             0x0           R|W           TRUE          -
// %%BIT         DSTD1         1             1             0x0           R|W           TRUE          -
// %%BIT         DSTD0         0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     DSR1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         DWFD3         7             7             0x0           R             TRUE          -
// %%BIT         DWFD2         6             6             0x0           R             TRUE          -
// %%BIT         DWFD1         5             5             0x0           R             TRUE          -
// %%BIT         DWFD0         4             4             0x0           R             TRUE          -
// %%BIT         DSFD3         3             3             0x0           R             TRUE          -
// %%BIT         DSFD2         2             2             0x0           R             TRUE          -
// %%BIT         DSFD1         1             1             0x0           R             TRUE          -
// %%BIT         DSFD0         0             0             0x0           R             TRUE          -
// 
// %REG_NAME     DSR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         DWRFD3        7             6             0x0           R             TRUE          -
// %%BIT         DWRFD2        5             4             0x0           R             TRUE          -
// %%BIT         DWRFD1        3             2             0x0           R             TRUE          -
// %%BIT         DWRFD0        1             0             0x0           R             TRUE          -
// 
// %REG_NAME     DSCRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         DWFCD3        7             7             0x0           R|W1:0        TRUE          -
// %%BIT         DWFCD2        6             6             0x0           R|W1:0        TRUE          -
// %%BIT         DWFCD1        5             5             0x0           R|W1:0        TRUE          -
// %%BIT         DWFCD0        4             4             0x0           R|W1:0        TRUE          -
// %%BIT         DWRFCD3       3             3             0x0           R|W1:0        TRUE          -
// %%BIT         DWRFCD2       2             2             0x0           R|W1:0        TRUE          -
// %%BIT         DWRFCD1       1             1             0x0           R|W1:0        TRUE          -
// %%BIT         DWRFCD0       0             0             0x0           R|W1:0        TRUE          W
// 
// %REG_NAME     DCRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         TRGSELD3      15            12            0x0           R|W           TRUE          -
// %%BIT         TRGSELD2      11            8             0x0           R|W           TRUE          -
// %%BIT         TRGSELD1      7             4             0x0           R|W           TRUE          -
// %%BIT         TRGSELD0      3             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TSRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OVF2D         13            13            0x0           R             TRUE          -
// %%BIT         OVF1D         12            12            0x0           R             TRUE          -
// %%BIT         UDFD3         11            11            0x0           R             TRUE          -
// %%BIT         UDFD2         10            10            0x0           R             TRUE          -
// %%BIT         UDFD1         9             9             0x0           R             TRUE          -
// %%BIT         UDFD0         8             8             0x0           R             TRUE          -
// %%BIT         CMFAD3        7             7             0x0           R             TRUE          -
// %%BIT         CMFAD2        6             6             0x0           R             TRUE          -
// %%BIT         CMFAD1        5             5             0x0           R             TRUE          -
// %%BIT         CMFAD0        4             4             0x0           R             TRUE          -
// %%BIT         CMFBD3        3             3             0x0           R             TRUE          -
// %%BIT         CMFBD2        2             2             0x0           R             TRUE          -
// %%BIT         CMFBD1        1             1             0x0           R             TRUE          -
// %%BIT         CMFBD0        0             0             0x0           R             TRUE          -
// 
// %REG_NAME     TSCRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OVFC2D        13            13            0x0           R|W1:0        TRUE          W
// %%BIT         OVFC1D        12            12            0x0           R|W1:0        TRUE          -
// %%BIT         UDFCD3        11            11            0x0           R|W1:0        TRUE          -
// %%BIT         UDFCD2        10            10            0x0           R|W1:0        TRUE          -
// %%BIT         UDFCD1        9             9             0x0           R|W1:0        TRUE          -
// %%BIT         UDFCD0        8             8             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCAD3       7             7             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCAD2       6             6             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCAD1       5             5             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCAD0       4             4             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCBD3       3             3             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCBD2       2             2             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCBD1       1             1             0x0           R|W1:0        TRUE          -
// %%BIT         CMFCBD0       0             0             0x0           R|W1:0        TRUE          -
// 
// %REG_NAME     TOCRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         TONEBD        1             1             0x0           R|W           TRUE          W
// %%BIT         TONEAD        0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TOCCRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         TONEBD3       7             7             0x0           R|W           TRUE          W
// %%BIT         TONEBD2       6             6             0x0           R|W           TRUE          -
// %%BIT         TONEBD1       5             5             0x0           R|W           TRUE          -
// %%BIT         TONEBD0       4             4             0x0           R|W           TRUE          -
// %%BIT         TONEAD3       3             3             0x0           R|W           TRUE          -
// %%BIT         TONEAD2       2             2             0x0           R|W           TRUE          -
// %%BIT         TONEAD1       1             1             0x0           R|W           TRUE          -
// %%BIT         TONEAD0       0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     OSBRD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OSBRD         31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     TICTSELD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         TIDSELD       1             0             0x0           R|W           TRUE          -
// 
// 
// %REG_NAME     MIGCRD 
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         MIGEND3       3             3             0x0           R|W           TRUE          -
// %%BIT         MIGEND2       2             2             0x0           R|W           TRUE          -
// %%BIT         MIGEND1       1             1             0x0           R|W           TRUE          -
// %%BIT         MIGEND0       0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     MIGSELD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         MIGSEL3       3             3             0x0           R|W           TRUE          -
// %%BIT         MIGSEL2       2             2             0x0           R|W           TRUE          -
// %%BIT         MIGSEL1       1             1             0x0           R|W           TRUE          -
// %%BIT         MIGSEL0       0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TCNT1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         TCNT1D        31            0             0x00000000    R|W           TRUE          W
// 
// %REG_NAME     TCNT2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         TCNT2D        31            0             0x00000000    R|W           TRUE          W
// 
// %REG_NAME     CUCR1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         CUCR1D        31            0             0xFFFFFFFF    R|W           TRUE          W
// 
// %REG_NAME     CUCR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         CUCR2D        31            0             0xFFFFFFFF    R|W           TRUE          W
// 
// %REG_NAME     OCR1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OC1D          31            0             0xFFFFFFFF    R|W           TRUE          W
// 
// %REG_NAME     RCR1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         RC1D          4             0             0x0           R|W           TRUE          W
// 
// %REG_NAME     OCR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OC2D          31            0             0xFFFFFFFF    R|W           TRUE          W
// 
// %REG_NAME     RCR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         RC2D          4             0             0x0           R|W           TRUE          W
// 
// %REG_NAME     ICR1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ICR1D         31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     ICR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ICR2D         31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     DCNTD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         CNTD          31            0             0x00000000    R|W           TRUE          -
// 
// %REG_NAME     TIER1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OV2ED         1             1             0x0           R|W           TRUE          W
// %%BIT         OV1ED         0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TIER2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         UNDED3        19            19            0x0           R|W           TRUE          W
// %%BIT         UNDED2        18            18            0x0           R|W           TRUE          -
// %%BIT         UNDED1        17            17            0x0           R|W           TRUE          -
// %%BIT         UNDED0        16            16            0x0           R|W           TRUE          -
// %%BIT         CMPBED3       11            11            0x0           R|W           TRUE          -
// %%BIT         CMPBED2       10            10            0x0           R|W           TRUE          -
// %%BIT         CMPBED1       9             9             0x0           R|W           TRUE          -
// %%BIT         CMPBED0       8             8             0x0           R|W           TRUE          -
// %%BIT         CMPAED3       3             3             0x0           R|W           TRUE          -
// %%BIT         CMPAED2       2             2             0x0           R|W           TRUE          -
// %%BIT         CMPAED1       1             1             0x0           R|W           TRUE          -
// %%BIT         CMPAED0       0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     TIER3D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         FEIED3        11            11            0x0           R|W           TRUE          W
// %%BIT         FEIED2        10            10            0x0           R|W           TRUE          -
// %%BIT         FEIED1        9             9             0x0           R|W           TRUE          -
// %%BIT         FEIED0        8             8             0x0           R|W           TRUE          -
// %%BIT         REIED3        3             3             0x0           R|W           TRUE          -
// %%BIT         REIED2        2             2             0x0           R|W           TRUE          -
// %%BIT         REIED1        1             1             0x0           R|W           TRUE          -
// %%BIT         REIED0        0             0             0x0           R|W           TRUE          -
// 
// %REG_NAME     OFMIND
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OFMIND        31            0             0x00000000    R|W           TRUE          -
// 
// %REG_NAME     ONMIND
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ONMIND        31            0             0x00000000    R|W           TRUE          -
// 
// %REG_NAME     OTOMIND
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OTOMIND       31            0             0x00000000    R|W           TRUE          -
// 
// %REG_NAME     OFMICNTD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OFMICNTD      31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     ONMICNTD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ONMICNTD      31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     OTONMICNTD
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OTONMICNTD    31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     ONCAP1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ONCAP1D       31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     ONCAP2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         ONCAP2D       31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     OFCAP1D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OFCAP1D       31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     OFCAP2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         OFCAP2D       31            0             0x00000000    R             TRUE          -
// 
// %REG_NAME     TSR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         FEFD3         11            11            0x0           R             TRUE          -
// %%BIT         FEFD2         10            10            0x0           R             TRUE          -
// %%BIT         FEFD1         9             9             0x0           R             TRUE          -
// %%BIT         FEFD0         8             8             0x0           R             TRUE          -
// %%BIT         REFD3         3             3             0x0           R             TRUE          -
// %%BIT         REFD2         2             2             0x0           R             TRUE          -
// %%BIT         REFD1         1             1             0x0           R             TRUE          -
// %%BIT         REFD0         0             0             0x0           R             TRUE          -
// 
// %REG_NAME     TSCR2D
// %%TITLE       name          upper         lower         init          access        support       callback
// %%BIT         FEFCD3         11            11            0x0          R|W1:0          TRUE          W
// %%BIT         FEFCD2         10            10            0x0          R|W1:0          TRUE          -
// %%BIT         FEFCD1         9             9             0x0          R|W1:0          TRUE          -
// %%BIT         FEFCD0         8             8             0x0          R|W1:0          TRUE          -
// %%BIT         REFCD3         3             3             0x0          R|W1:0          TRUE          -
// %%BIT         REFCD2         2             2             0x0          R|W1:0          TRUE          -
// %%BIT         REFCD1         1             1             0x0          R|W1:0          TRUE          -
// %%BIT         REFCD0         0             0             0x0          R|W1:0          TRUE          -
// 
////////////////////////////////////////////////////////////////////////////////
/// @file atu5_timerd_sub_regif.h
/// @brief Register IF class of model ATU5_TIMERD_SUB
/// $Id: atu5_timerd_sub_regif.h 1196 2019-10-17 05:33:04Z chuonghoangle $
/// $Date: 2019-10-17 14:33:04 +0900 (2019/10/17 (æœ¨)) $
/// $Revison$
/// $Author: chuonghoangle $
////////////////////////////////////////////////////////////////////////////////
#ifndef __ATU5_TIMERD_SUB_REGIF_H__
#define __ATU5_TIMERD_SUB_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#ifdef REGIF_NOT_USE_SYSTEMC
#include <cassert>
#else
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef USR_CWR_SYSTEMC
#include "scml.h"
#endif

/// Register IF class of ATU5_TIMERD_SUB model
class Catu5_timerd_sub_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index
    enum eRegIndex {
        emNUM_OCR1D      = 4,
        emNUM_OCR2D      = 4,
        emNUM_ICR1D      = 4,
        emNUM_ICR2D      = 4,
        emNUM_DCNTD      = 4,
        emNUM_OFMIND     = 4,
        emNUM_ONMIND     = 4,
        emNUM_OTOMIND    = 4,
        emNUM_OFMICNTD   = 4,
        emNUM_ONMICNTD   = 4,
        emNUM_OTONMICNTD = 4,
        emNUM_ONCAP1D    = 4,
        emNUM_ONCAP2D    = 4,
        emNUM_OFCAP1D    = 4,
        emNUM_OFCAP2D    = 4
    }; ///< Enumeration for register factor index

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel = channel;
            this-> is_wr   = is_wr;
            this-> size    = size;
            this-> pre_data= pre_data;
            this-> data    = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel = _channel;
            this->length  = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block = _block;
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;

public:
    Catu5_timerd_sub_regif(std::string name, uint buswidth);
    ~Catu5_timerd_sub_regif();

protected:
    vpcl::re_register *TCRD      ;
    vpcl::re_register *TCCRLRD   ;
    vpcl::re_register *TIOR1D    ;
    vpcl::re_register *TIOR2D    ;
    vpcl::re_register *TCMPED    ;
    vpcl::re_register *TIORD     ;
    vpcl::re_register *OSELRD    ;
    vpcl::re_register *ODRD      ;
    vpcl::re_register *DSTRD     ;
    vpcl::re_register *DSR1D     ;
    vpcl::re_register *DSR2D     ;
    vpcl::re_register *DSCRD     ;
    vpcl::re_register *DCRD      ;
    vpcl::re_register *TSRD      ;
    vpcl::re_register *TSCRD     ;
    vpcl::re_register *TOCRD     ;
    vpcl::re_register *TOCCRD    ;
    vpcl::re_register *OSBRD     ;
    vpcl::re_register *TICTSELD  ;
    vpcl::re_register *MIGCRD    ;
    vpcl::re_register *MIGSELD   ;
    vpcl::re_register *TCNT1D    ;
    vpcl::re_register *TCNT2D    ;
    vpcl::re_register *CUCR1D    ;
    vpcl::re_register *CUCR2D    ;
    vpcl::re_register *OCR1D     [4];
    vpcl::re_register *RCR1D     ;
    vpcl::re_register *OCR2D     [4];
    vpcl::re_register *RCR2D     ;
    vpcl::re_register *ICR1D     [4];
    vpcl::re_register *ICR2D     [4];
    vpcl::re_register *DCNTD     [4];
    vpcl::re_register *TIER1D    ;
    vpcl::re_register *TIER2D    ;
    vpcl::re_register *TIER3D    ;
    vpcl::re_register *OFMIND    [4];
    vpcl::re_register *ONMIND    [4];
    vpcl::re_register *OTOMIND   [4];
    vpcl::re_register *OFMICNTD  [4];
    vpcl::re_register *ONMICNTD  [4];
    vpcl::re_register *OTONMICNTD[4];
    vpcl::re_register *ONCAP1D   [4];
    vpcl::re_register *ONCAP2D   [4];
    vpcl::re_register *OFCAP1D   [4];
    vpcl::re_register *OFCAP2D   [4];
    vpcl::re_register *TSR2D     ;
    vpcl::re_register *TSCR2D    ;

    #ifdef USR_CWR_SYSTEMC
    scml2::memory<uint> cwmem;
    scml2::reg<uint>      *CW_TCRD_DCRD ;
    scml2::reg<uint>      *CW_TIOR1D_TIOR2D;
    scml2::reg<uint>      *CW_DSTRD_DSCRD_DSR1D_DSR2D;
    scml2::reg<uint>      *CW_TSRD_TSCRD;
    scml2::reg<uint>      *CW_TOCRD_OSELRD_ODRD;
    scml2::reg<uint>      *CW_TICTSELD_MIGCRD_MIGSELD;
    scml2::reg<uint>      *CW_TCCRLRD_  ;
    scml2::reg<uint>      *CW_RCR1D_    ;
    scml2::reg<uint>      *CW_RCR2D_    ;
    scml2::reg<uint>      *CW_TOCCRD_TCMPED_TIORD;
    scml2::reg<uint>      *CW_TIER1D_   ;
    scml2::reg<uint>      *CW_TIER3D_   ;
    scml2::reg<uint>      *CW_TSR2D_    ;
    scml2::reg<uint>      *CW_TSCR2D_   ;
    scml2::bitfield<uint> *CW_TCRD      ;
    scml2::bitfield<uint> *CW_TCCRLRD   ;
    scml2::bitfield<uint> *CW_TIOR1D    ;
    scml2::bitfield<uint> *CW_TIOR2D    ;
    scml2::bitfield<uint> *CW_TCMPED    ;
    scml2::bitfield<uint> *CW_TIORD     ;
    scml2::bitfield<uint> *CW_OSELRD    ;
    scml2::bitfield<uint> *CW_ODRD      ;
    scml2::bitfield<uint> *CW_DSTRD     ;
    scml2::bitfield<uint> *CW_DSR1D     ;
    scml2::bitfield<uint> *CW_DSR2D     ;
    scml2::bitfield<uint> *CW_DSCRD     ;
    scml2::bitfield<uint> *CW_DCRD      ;
    scml2::bitfield<uint> *CW_TSRD      ;
    scml2::bitfield<uint> *CW_TSCRD     ;
    scml2::bitfield<uint> *CW_TOCRD     ;
    scml2::bitfield<uint> *CW_TOCCRD    ;
    scml2::reg<uint>      *CW_OSBRD     ;
    scml2::bitfield<uint> *CW_TICTSELD  ;
    scml2::bitfield<uint> *CW_MIGCRD    ;
    scml2::bitfield<uint> *CW_MIGSELD   ;
    scml2::reg<uint>      *CW_TCNT1D    ;
    scml2::reg<uint>      *CW_TCNT2D    ;
    scml2::reg<uint>      *CW_CUCR1D    ;
    scml2::reg<uint>      *CW_CUCR2D    ;
    scml2::reg<uint>      *CW_OCR1D     [4];
    scml2::bitfield<uint> *CW_RCR1D     ;
    scml2::reg<uint>      *CW_OCR2D     [4];
    scml2::bitfield<uint> *CW_RCR2D     ;
    scml2::reg<uint>      *CW_ICR1D     [4];
    scml2::reg<uint>      *CW_ICR2D     [4];
    scml2::reg<uint>      *CW_DCNTD     [4];
    scml2::bitfield<uint> *CW_TIER1D    ;
    scml2::reg<uint>      *CW_TIER2D    ;
    scml2::bitfield<uint> *CW_TIER3D    ;
    scml2::reg<uint>      *CW_OFMIND    [4];
    scml2::reg<uint>      *CW_ONMIND    [4];
    scml2::reg<uint>      *CW_OTOMIND   [4];
    scml2::reg<uint>      *CW_OFMICNTD  [4];
    scml2::reg<uint>      *CW_ONMICNTD  [4];
    scml2::reg<uint>      *CW_OTONMICNTD[4];
    scml2::reg<uint>      *CW_ONCAP1D   [4];
    scml2::reg<uint>      *CW_ONCAP2D   [4];
    scml2::reg<uint>      *CW_OFCAP1D   [4];
    scml2::reg<uint>      *CW_OFCAP2D   [4];
    scml2::bitfield<uint> *CW_TSR2D     ;
    scml2::bitfield<uint> *CW_TSCR2D    ;
    #endif

    uint TCRD_OBRED   ;
    uint TCRD_C2CED   ;
    uint TCRD_C1CED   ;
    uint TCRD_CLR2D   ;
    uint TCRD_CKSEL2D ;
    uint TCRD_CLR1D   ;
    uint TCRD_CKSEL1D ;
    uint TCRD_DCSELD  ;
    uint TCCRLRD_CLRSEL2D;
    uint TCCRLRD_CLRSEL1D;
    uint TCCRLRD_CMPSEL2D3;
    uint TCCRLRD_CMPSEL2D2;
    uint TCCRLRD_CMPSEL2D1;
    uint TCCRLRD_CMPSEL2D0;
    uint TCCRLRD_CMPSEL1D3;
    uint TCCRLRD_CMPSEL1D2;
    uint TCCRLRD_CMPSEL1D1;
    uint TCCRLRD_CMPSEL1D0;
    uint TIOR1D_OSSD3 ;
    uint TIOR1D_OSSD2 ;
    uint TIOR1D_OSSD1 ;
    uint TIOR1D_OSSD0 ;
    uint TIOR1D_IOAD3 ;
    uint TIOR1D_IOAD2 ;
    uint TIOR1D_IOAD1 ;
    uint TIOR1D_IOAD0 ;
    uint TIOR2D_IOBD3 ;
    uint TIOR2D_IOBD2 ;
    uint TIOR2D_IOBD1 ;
    uint TIOR2D_IOBD0 ;
    uint TCMPED_CMPE2D3;
    uint TCMPED_CMPE2D2;
    uint TCMPED_CMPE2D1;
    uint TCMPED_CMPE2D0;
    uint TCMPED_CMPE1D3;
    uint TCMPED_CMPE1D2;
    uint TCMPED_CMPE1D1;
    uint TCMPED_CMPE1D0;
    uint TIORD_IO2D3  ;
    uint TIORD_IO2D2  ;
    uint TIORD_IO2D1  ;
    uint TIORD_IO2D0  ;
    uint TIORD_IO1D3  ;
    uint TIORD_IO1D2  ;
    uint TIORD_IO1D1  ;
    uint TIORD_IO1D0  ;
    uint OSELRD_OSELBD3;
    uint OSELRD_OSELBD2;
    uint OSELRD_OSELBD1;
    uint OSELRD_OSELBD0;
    uint OSELRD_OSELAD3;
    uint OSELRD_OSELAD2;
    uint OSELRD_OSELAD1;
    uint OSELRD_OSELAD0;
    uint ODRD_ODBD3   ;
    uint ODRD_ODBD2   ;
    uint ODRD_ODBD1   ;
    uint ODRD_ODBD0   ;
    uint ODRD_ODAD3   ;
    uint ODRD_ODAD2   ;
    uint ODRD_ODAD1   ;
    uint ODRD_ODAD0   ;
    uint DSTRD_DSTD3  ;
    uint DSTRD_DSTD2  ;
    uint DSTRD_DSTD1  ;
    uint DSTRD_DSTD0  ;
    uint DSR1D_DWFD3  ;
    uint DSR1D_DWFD2  ;
    uint DSR1D_DWFD1  ;
    uint DSR1D_DWFD0  ;
    uint DSR1D_DSFD3  ;
    uint DSR1D_DSFD2  ;
    uint DSR1D_DSFD1  ;
    uint DSR1D_DSFD0  ;
    uint DSR2D_DWRFD3 ;
    uint DSR2D_DWRFD2 ;
    uint DSR2D_DWRFD1 ;
    uint DSR2D_DWRFD0 ;
    uint DSCRD_DWFCD3 ;
    uint DSCRD_DWFCD2 ;
    uint DSCRD_DWFCD1 ;
    uint DSCRD_DWFCD0 ;
    uint DSCRD_DWRFCD3;
    uint DSCRD_DWRFCD2;
    uint DSCRD_DWRFCD1;
    uint DSCRD_DWRFCD0;
    uint DCRD_TRGSELD3;
    uint DCRD_TRGSELD2;
    uint DCRD_TRGSELD1;
    uint DCRD_TRGSELD0;
    uint TSRD_OVF2D   ;
    uint TSRD_OVF1D   ;
    uint TSRD_UDFD3   ;
    uint TSRD_UDFD2   ;
    uint TSRD_UDFD1   ;
    uint TSRD_UDFD0   ;
    uint TSRD_CMFAD3  ;
    uint TSRD_CMFAD2  ;
    uint TSRD_CMFAD1  ;
    uint TSRD_CMFAD0  ;
    uint TSRD_CMFBD3  ;
    uint TSRD_CMFBD2  ;
    uint TSRD_CMFBD1  ;
    uint TSRD_CMFBD0  ;
    uint TSCRD_OVFC2D ;
    uint TSCRD_OVFC1D ;
    uint TSCRD_UDFCD3 ;
    uint TSCRD_UDFCD2 ;
    uint TSCRD_UDFCD1 ;
    uint TSCRD_UDFCD0 ;
    uint TSCRD_CMFCAD3;
    uint TSCRD_CMFCAD2;
    uint TSCRD_CMFCAD1;
    uint TSCRD_CMFCAD0;
    uint TSCRD_CMFCBD3;
    uint TSCRD_CMFCBD2;
    uint TSCRD_CMFCBD1;
    uint TSCRD_CMFCBD0;
    uint TOCRD_TONEBD ;
    uint TOCRD_TONEAD ;
    uint TOCCRD_TONEBD3;
    uint TOCCRD_TONEBD2;
    uint TOCCRD_TONEBD1;
    uint TOCCRD_TONEBD0;
    uint TOCCRD_TONEAD3;
    uint TOCCRD_TONEAD2;
    uint TOCCRD_TONEAD1;
    uint TOCCRD_TONEAD0;
    uint OSBRD_OSBRD  ;
    uint TICTSELD_TIDSELD;
    uint MIGCRD_MIGEND3;
    uint MIGCRD_MIGEND2;
    uint MIGCRD_MIGEND1;
    uint MIGCRD_MIGEND0;
    uint MIGSELD_MIGSEL3;
    uint MIGSELD_MIGSEL2;
    uint MIGSELD_MIGSEL1;
    uint MIGSELD_MIGSEL0;
    uint TCNT1D_TCNT1D;
    uint TCNT2D_TCNT2D;
    uint CUCR1D_CUCR1D;
    uint CUCR2D_CUCR2D;
    uint OCR1D_OC1D   [4];
    uint RCR1D_RC1D   ;
    uint OCR2D_OC2D   [4];
    uint RCR2D_RC2D   ;
    uint ICR1D_ICR1D  [4];
    uint ICR2D_ICR2D  [4];
    uint DCNTD_CNTD   [4];
    uint TIER1D_OV2ED ;
    uint TIER1D_OV1ED ;
    uint TIER2D_UNDED3;
    uint TIER2D_UNDED2;
    uint TIER2D_UNDED1;
    uint TIER2D_UNDED0;
    uint TIER2D_CMPBED3;
    uint TIER2D_CMPBED2;
    uint TIER2D_CMPBED1;
    uint TIER2D_CMPBED0;
    uint TIER2D_CMPAED3;
    uint TIER2D_CMPAED2;
    uint TIER2D_CMPAED1;
    uint TIER2D_CMPAED0;
    uint TIER3D_FEIED3;
    uint TIER3D_FEIED2;
    uint TIER3D_FEIED1;
    uint TIER3D_FEIED0;
    uint TIER3D_REIED3;
    uint TIER3D_REIED2;
    uint TIER3D_REIED1;
    uint TIER3D_REIED0;
    uint OFMIND_OFMIND[4];
    uint ONMIND_ONMIND[4];
    uint OTOMIND_OTOMIND[4];
    uint OFMICNTD_OFMICNTD[4];
    uint ONMICNTD_ONMICNTD[4];
    uint OTONMICNTD_OTONMICNTD[4];
    uint ONCAP1D_ONCAP1D[4];
    uint ONCAP2D_ONCAP2D[4];
    uint OFCAP1D_OFCAP1D[4];
    uint OFCAP2D_OFCAP2D[4];
    uint TSR2D_FEFD3  ;
    uint TSR2D_FEFD2  ;
    uint TSR2D_FEFD1  ;
    uint TSR2D_FEFD0  ;
    uint TSR2D_REFD3  ;
    uint TSR2D_REFD2  ;
    uint TSR2D_REFD1  ;
    uint TSR2D_REFD0  ;
    uint TSCR2D_FEFCD3;
    uint TSCR2D_FEFCD2;
    uint TSCR2D_FEFCD1;
    uint TSCR2D_FEFCD0;
    uint TSCR2D_REFCD3;
    uint TSCR2D_REFCD2;
    uint TSCR2D_REFCD1;
    uint TSCR2D_REFCD0;

    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_TCRD_OBRED(RegCBstr str) = 0;
    virtual void cb_TCCRLRD_CLRSEL2D(RegCBstr str) = 0;
    virtual void cb_TIOR1D_OSSD3(RegCBstr str) = 0;
    virtual void cb_TIOR2D_IOBD3(RegCBstr str) = 0;
    virtual void cb_TCMPED_CMPE2D3(RegCBstr str) = 0;
    virtual void cb_TIORD_IO2D3(RegCBstr str) = 0;
    virtual void cb_OSELRD_OSELBD3(RegCBstr str) = 0;
    virtual void cb_ODRD_ODBD3(RegCBstr str) = 0;
    virtual void cb_DSCRD_DWRFCD0(RegCBstr str) = 0;
    virtual void cb_TSCRD_OVFC2D(RegCBstr str) = 0;
    virtual void cb_TOCRD_TONEBD(RegCBstr str) = 0;
    virtual void cb_TOCCRD_TONEBD3(RegCBstr str) = 0;
    virtual void cb_TCNT1D_TCNT1D(RegCBstr str) = 0;
    virtual void cb_TCNT2D_TCNT2D(RegCBstr str) = 0;
    virtual void cb_CUCR1D_CUCR1D(RegCBstr str) = 0;
    virtual void cb_CUCR2D_CUCR2D(RegCBstr str) = 0;
    virtual void cb_OCR1D_OC1D(RegCBstr str) = 0;
    virtual void cb_RCR1D_RC1D(RegCBstr str) = 0;
    virtual void cb_OCR2D_OC2D(RegCBstr str) = 0;
    virtual void cb_RCR2D_RC2D(RegCBstr str) = 0;
    virtual void cb_TIER1D_OV2ED(RegCBstr str) = 0;
    virtual void cb_TIER2D_UNDED3(RegCBstr str) = 0;
    virtual void cb_TIER3D_FEIED3(RegCBstr str) = 0;
    virtual void cb_TSCR2D_FEFCD3(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Catu5_timerd_sub_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Catu5_timerd_sub_regif::*) (RegCBstr)> > mRdCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void _re_printf(const std::string msg_level, const char *format, ...);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef USR_CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    void cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset);
    #endif
};
#endif //__ATU5_TIMERD_SUB_REG_DEF_H__
