URL: http://www.cs.princeton.edu/~felten/papers/IEEEmicro.ps
Refering-URL: http://www.cs.princeton.edu/~felten/
Root-URL: http://www.aic.nrl.navy.mil/~aha/people.html
Title: Two Virtual Memory Mapped Network Interface Designs  
Author: Matthias A. Blumrich, Cezary Dubnicki, Edward W. Felten, Kai Li, Malena R. Mesarina 
Address: Princeton University, Princeton NJ 08544  
Affiliation: Department of Computer Science,  
Abstract: In existing multicomputers, software overhead dominates the message-passing latency cost. Our research on the SHRIMP project at Princeton indicates that appropriate network interface support can significantly reduce this software overhead. We have designed two network interfaces for the SHRIMP multicomputer. Both support virtual memory mapped communication allowing user processes to communicate without doing expensive buffer management, and without using system calls to cross the protection boundary separating user processes from the operating system kernel. This paper describes and compares the two network interfaces, and discusses performance tradeoffs between them. 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> P. Pierce, </author> <title> "The NX/2 operating system," </title> <booktitle> in Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, </booktitle> <pages> pp. 384-390, </pages> <month> Jan. </month> <year> 1988. </year>
Reference: 2. <author> R. J. Littlefield, </author> <title> "Characterizing and tuning communications performance for real applications," </title> <booktitle> in Proceedings of the First Intel DELTA Applications Workshop, </booktitle> <pages> pp. 179-190, </pages> <month> Feb. </month> <year> 1992. </year> <note> Proceedings also available as Caltech Technical Report CCSF-14-92. </note>
Reference: 3. <author> Intel Corporation, </author> <title> Paragon XP/S Product Overview, </title> <year> 1991. </year>
Reference: 4. <author> M. Homewood and M. McLaren, </author> <title> "Meiko CS-2 interconnect elan elite design," </title> <booktitle> in Proceedings of Hot Interconnects '93 Symposium, </booktitle> <month> Aug. </month> <year> 1993. </year>
Reference: 5. <author> C. Leiserson, Z. Abuhamdeh, D. Douglas, C. Feynman, M. Ganmukhi, J. Hill, D. Hillis, B. Kuszmaul, M. S. Pierre, D. Wells, M. Wong, S. Yang, and R. Zak, </author> <title> "The network architecture of the connection machine CM-5," </title> <booktitle> in Proceedings of 4th ACM Symposium on Parallel Algorithms and Architectures, </booktitle> <pages> pp. 272-285, </pages> <month> June </month> <year> 1992. </year>
Reference: 6. <author> M. Blumrich, K. Li, R. Alpert, C. Dubnicki, E. W. Felten, and J. Sandberg, </author> <title> "A virtual memory mapped network interface for the SHRIMP multicomputer," </title> <booktitle> in Proceedings of the 21st Annual Symposium on Computer Architecture, </booktitle> <pages> pp. 142-153, </pages> <month> Apr. </month> <year> 1994. </year>
Reference: 7. <author> E. W. Felten, </author> <title> Protocol Compilation: High-Performance Communication for Parallel Programs. </title> <type> PhD thesis, </type> <institution> Dept. of Computer Science and Engineering, University of Washington, </institution> <month> Aug. </month> <year> 1993. </year> <note> Available as technical report 93-09-09. </note>
Reference: 8. <author> R. Traylor and D. Dunning, </author> <title> "Routing chip set for Intel Paragon parallel supercomputer," </title> <booktitle> in Proceedings of Hot Chips '92 Symposium, </booktitle> <month> Aug. </month> <year> 1992. </year> <month> 14 </month>
Reference: 9. <author> J. Palmer, </author> <title> "The NCUBE family of high-performance parallel computer systems," </title> <booktitle> in Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, </booktitle> <pages> pp. 845-851, </pages> <month> Jan. </month> <year> 1988. </year>
Reference: 10. <institution> Intel Corporation, </institution> <note> iPSC/860 Technical Reference Manual, </note> <year> 1991. </year>
Reference: 11. <author> R. Nikhil, G. Papadopoulos, and Arvind, </author> <title> "*T: A multithreaded massively parallel architecture," </title> <booktitle> in Proceedings of 19th International Symposium on Computer Architecture, </booktitle> <pages> pp. 156-167, </pages> <month> May </month> <year> 1992. </year>
Reference: 12. <author> J.-M. Hsu and P. Banerjee, </author> <title> "A message passing coprocessor for distributed memory multicomputers," </title> <booktitle> in Proceedings of Supercomputing '90, </booktitle> <pages> pp. 720-729, </pages> <month> November </month> <year> 1990. </year>
Reference: 13. <author> S. Borkar, R. Cohn, G. Cox, T. Gross, H. Kung, M. Lam, M. Levine, B. Moore, W. Moore, C. Peterson, J. Susman, J. Sutton, J. Urbanski, and J. Webb, </author> <title> "Supporting systolic and memory communication in iWarp," </title> <booktitle> in Proceedings of the 17th Annual Symposium on Computer Architecture, </booktitle> <month> June </month> <year> 1990. </year>
Reference: 14. <author> D. S. Henry and C. F. Joerg, </author> <title> "A tightly-coupled processor-network interface," </title> <booktitle> in Proceedings of 5th International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pp. 111-122, </pages> <month> Oct. </month> <year> 1992. </year>

References-found: 14

