<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v<br>
/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 22:47:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>sipeed_tang_mega_138k_pro</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 289.012MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.973s, Elapsed time = 0h 0m 0.974s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 289.012MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.147s, Elapsed time = 0h 0m 0.147s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.153s, Elapsed time = 0h 0m 0.153s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.072s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 289.012MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.36s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.574s, Elapsed time = 0h 0m 0.575s, Peak memory usage = 289.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 57s, Elapsed time = 0h 0m 57s, Peak memory usage = 317.867MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 317.867MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 317.867MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 15s, Elapsed time = 0h 1m 15s, Peak memory usage = 317.867MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>97</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>6474</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>179</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>6289</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>10306</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1147</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3120</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>6039</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1152</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>155</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>155</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>61</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>61</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>147</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4_MEM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4_MEM</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>37</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCE</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>12449(10367 LUT, 1152 ALU, 155 RAM16) / 138240</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>6474 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>6474 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>36 / 340</td>
<td>11%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk50_ibuf/I </td>
</tr>
<tr>
<td>eth_clocks_rx</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_clocks_rx_ibuf/I </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT0 </td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT1 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.0(MHz)</td>
<td>263.2(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>eth_clocks_rx</td>
<td>100.0(MHz)</td>
<td>250.3(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>93.5(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>1448.7(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n69623_s0/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n69623_s0/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DQS_3/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.841</td>
<td>0.841</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>6.033</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>6.219</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.412</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>6.377</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DQS_3</td>
</tr>
<tr>
<td>5.893</td>
<td>-0.484</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DQS_3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 42.130%; route: 0.413, 30.027%; tC2Q: 0.382, 27.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_gw5ddrphy_dly_sel_storage_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>main_gw5ddrphy_dly_sel_storage_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n69528_s0/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n69528_s0/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DQS_2/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.841</td>
<td>0.841</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>6.033</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>6.219</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.412</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>6.377</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DQS_2</td>
</tr>
<tr>
<td>5.893</td>
<td>-0.484</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DQS_2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 42.130%; route: 0.413, 30.027%; tC2Q: 0.382, 27.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n69433_s0/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n69433_s0/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DQS_1/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.841</td>
<td>0.841</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>6.033</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>6.219</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.412</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.377</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DQS_1</td>
</tr>
<tr>
<td>5.893</td>
<td>-0.484</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DQS_1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 42.130%; route: 0.413, 30.027%; tC2Q: 0.382, 27.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_gw5ddrphy_dly_sel_storage_0_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>main_gw5ddrphy_dly_sel_storage_0_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n69338_s0/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n69338_s0/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DQS/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.841</td>
<td>0.841</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>6.033</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>6.219</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.412</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>6.377</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DQS</td>
</tr>
<tr>
<td>5.893</td>
<td>-0.484</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DQS</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 42.130%; route: 0.413, 30.027%; tC2Q: 0.382, 27.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_gw5ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>main_gw5ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DHCE/CEN</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>5.841</td>
<td>0.841</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>6.033</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>5.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DHCE</td>
</tr>
<tr>
<td>5.816</td>
<td>-0.182</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DHCE</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 35.032%; tC2Q: 0.382, 64.968%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
