#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  2 22:09:42 2020
# Process ID: 26540
# Current directory: C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_9' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/pipeline_9.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_9' (3#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/pipeline_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (4#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'initialise_col_LED_4' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/initialise_col_LED_4.v:7]
	Parameter IDLE_binary_to_hex bound to: 3'b000 
	Parameter BINARYTOHEX1_binary_to_hex bound to: 3'b001 
	Parameter BINARYTOHEX2_binary_to_hex bound to: 3'b010 
	Parameter BINARYTOHEX3_binary_to_hex bound to: 3'b011 
	Parameter BINARYTOHEX4_binary_to_hex bound to: 3'b100 
	Parameter BINARYTOHEX5_binary_to_hex bound to: 3'b101 
	Parameter BINARYTOHEX6_binary_to_hex bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/initialise_col_LED_4.v:83]
INFO: [Synth 8-6155] done synthesizing module 'initialise_col_LED_4' (5#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/initialise_col_LED_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'initialise_player_LED_5' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/initialise_player_LED_5.v:7]
	Parameter BINARYTOHEX_binarytohex bound to: 1'b0 
	Parameter IDLE_binarytohex bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'initialise_player_LED_5' (6#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/initialise_player_LED_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'beta_6' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_18' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/adder_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/adder_18.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_18' (7#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/adder_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_19' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/boolean_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_19' (8#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/boolean_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_20' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_20' (9#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_21' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/compare_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_21' (10#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/compare_21.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/alu_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (11#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'mapROM_11' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/mapROM_11.v:7]
	Parameter MAPS bound to: 480'b000001000101000100000101000101010001000001000001000100010000000100000100010101000000010100010100000100010100000100000101000001000000000001010001000101000001010000000001000000010000010001010100000001010001010000010001000101010001010001000001000001000101010100000101010001000001000100000101000001010001010100000001000101010001010101000100000101000101010100010001010100010001010101000101000101010101010100010001010101000001010101000101000001000100010100000101010100010001010100010101 
INFO: [Synth 8-6155] done synthesizing module 'mapROM_11' (12#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/mapROM_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_12' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/regfile_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/regfile_12.v:80]
INFO: [Synth 8-6155] done synthesizing module 'regfile_12' (13#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/regfile_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (14#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'game_CU_14' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/game_CU_14.v:7]
	Parameter START_game_fsm bound to: 5'b00000 
	Parameter SET_SCORE_game_fsm bound to: 5'b00001 
	Parameter INITIALISE_PLAYER_POSITION_game_fsm bound to: 5'b00010 
	Parameter INITIALISE_MAP_COL_0_game_fsm bound to: 5'b00011 
	Parameter INITIALISE_MAP_COL_1_game_fsm bound to: 5'b00100 
	Parameter INITIALISE_MAP_COL_2_game_fsm bound to: 5'b00101 
	Parameter INITIALISE_MAP_COL_3_game_fsm bound to: 5'b00110 
	Parameter INITIALISE_MAP_COL_4_game_fsm bound to: 5'b00111 
	Parameter INITIALISE_MAP_COL_5_game_fsm bound to: 5'b01000 
	Parameter IDLE_game_fsm bound to: 5'b01001 
	Parameter CHECK_LEFT_BOUNDARY_game_fsm bound to: 5'b01010 
	Parameter BRANCH_LEFT_game_fsm bound to: 5'b01011 
	Parameter SHIFT_PLAYER_LEFT_game_fsm bound to: 5'b01100 
	Parameter CHECK_RIGHT_BOUNDARY_game_fsm bound to: 5'b01101 
	Parameter BRANCH_RIGHT_game_fsm bound to: 5'b01110 
	Parameter SHIFT_PLAYER_RIGHT_game_fsm bound to: 5'b01111 
	Parameter SHIFT_COL_0_game_fsm bound to: 5'b10000 
	Parameter SHIFT_COL_1_game_fsm bound to: 5'b10001 
	Parameter SHIFT_COL_2_game_fsm bound to: 5'b10010 
	Parameter SHIFT_COL_3_game_fsm bound to: 5'b10011 
	Parameter SHIFT_COL_4_game_fsm bound to: 5'b10100 
	Parameter SHIFT_COL_5_game_fsm bound to: 5'b10101 
	Parameter SHIFT_COLS_game_fsm bound to: 5'b10110 
	Parameter GET_PLAYER_POS_game_fsm bound to: 5'b10111 
	Parameter CHECK_PLAYER_POS_game_fsm bound to: 5'b11000 
	Parameter CHECK_REMAINING_MAP_LENGTH_game_fsm bound to: 5'b11001 
	Parameter BRANCH_MAPLENGTH_game_fsm bound to: 5'b11010 
	Parameter INCREASE_SCORE_game_fsm bound to: 5'b11011 
	Parameter CHECK_SCORE_game_fsm bound to: 5'b11100 
	Parameter BRANCH_SCORE_game_fsm bound to: 5'b11101 
	Parameter GAME_OVER_game_fsm bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/game_CU_14.v:74]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_14' (15#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/game_CU_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_6' (16#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (17#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_16' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_16' (18#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_17' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/decoder_17.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_17' (19#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/decoder_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (20#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'ws2812b_writer_8' [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/ws2812b_writer_8.v:11]
	Parameter PIXEL_COUNT bound to: 3'b111 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_writer_8' (21#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/ws2812b_writer_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1013.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/custom.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_0' already exists, overwriting the previous clock with the same name. [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/custom.xdc:2]
Finished Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1013.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm |                            00000 |                            00000
      SET_SCORE_game_fsm |                            00001 |                            00001
INITIALISE_PLAYER_POSITION_game_fsm |                            00010 |                            00010
INITIALISE_MAP_COL_0_game_fsm |                            00011 |                            00011
INITIALISE_MAP_COL_1_game_fsm |                            00100 |                            00100
INITIALISE_MAP_COL_2_game_fsm |                            00101 |                            00101
INITIALISE_MAP_COL_3_game_fsm |                            00110 |                            00110
INITIALISE_MAP_COL_4_game_fsm |                            00111 |                            00111
INITIALISE_MAP_COL_5_game_fsm |                            01000 |                            01000
           IDLE_game_fsm |                            01001 |                            01001
    SHIFT_COL_0_game_fsm |                            01010 |                            10000
    SHIFT_COL_1_game_fsm |                            01011 |                            10001
    SHIFT_COL_2_game_fsm |                            01100 |                            10010
    SHIFT_COL_3_game_fsm |                            01101 |                            10011
    SHIFT_COL_4_game_fsm |                            01110 |                            10100
    SHIFT_COL_5_game_fsm |                            01111 |                            10101
     SHIFT_COLS_game_fsm |                            10000 |                            10110
 GET_PLAYER_POS_game_fsm |                            10001 |                            10111
CHECK_PLAYER_POS_game_fsm |                            10010 |                            11000
CHECK_REMAINING_MAP_LENGTH_game_fsm |                            10011 |                            11001
BRANCH_MAPLENGTH_game_fsm |                            10100 |                            11010
 INCREASE_SCORE_game_fsm |                            10101 |                            11011
    CHECK_SCORE_game_fsm |                            10110 |                            11100
   BRANCH_SCORE_game_fsm |                            10111 |                            11101
      GAME_OVER_game_fsm |                            11000 |                            11110
CHECK_LEFT_BOUNDARY_game_fsm |                            11001 |                            01010
    BRANCH_LEFT_game_fsm |                            11010 |                            01011
SHIFT_PLAYER_LEFT_game_fsm |                            11011 |                            01100
CHECK_RIGHT_BOUNDARY_game_fsm |                            11100 |                            01101
   BRANCH_RIGHT_game_fsm |                            11101 |                            01110
SHIFT_PLAYER_RIGHT_game_fsm |                            11110 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_CU_14'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              168 Bit    Registers := 6     
	              144 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   8 Input  168 Bit        Muxes := 6     
	   2 Input  168 Bit        Muxes := 6     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 7     
	  31 Input    6 Bit        Muxes := 1     
	  31 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 15    
	  31 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 109   
	  16 Input    1 Bit        Muxes := 15    
	  31 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_0'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1013.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1087.145 ; gain = 73.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    63|
|3     |LUT1   |    38|
|4     |LUT2   |    56|
|5     |LUT3   |    27|
|6     |LUT4   |    83|
|7     |LUT5   |   122|
|8     |LUT6   |   209|
|9     |FDRE   |   533|
|10    |FDSE   |    11|
|11    |IBUF   |     7|
|12    |OBUF   |    33|
|13    |OBUFT  |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1097.215 ; gain = 83.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 1097.215 ; gain = 83.414
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1097.215 ; gain = 83.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1097.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1097.215 ; gain = 83.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhiyi/Documents/alchitry/ObstacleGame/work/vivado/GameMap/GameMap.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 22:11:38 2020...
