INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/exp_5/exp_5.srcs/sources_1/new/exp_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/exp_5/exp_5.srcs/sources_1/new/exp_5test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_5test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/exp_5/exp_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
