Classic Timing Analyzer report for Ex2
Sun May 18 00:01:27 2014
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.378 ns    ; X[2] ; H[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 7.378 ns        ; X[2] ; H[0] ;
; N/A   ; None              ; 7.355 ns        ; X[2] ; H[1] ;
; N/A   ; None              ; 7.349 ns        ; X[2] ; H[2] ;
; N/A   ; None              ; 7.167 ns        ; X[1] ; H[1] ;
; N/A   ; None              ; 7.160 ns        ; X[1] ; H[2] ;
; N/A   ; None              ; 7.158 ns        ; X[1] ; H[0] ;
; N/A   ; None              ; 7.124 ns        ; X[2] ; H[3] ;
; N/A   ; None              ; 7.120 ns        ; X[2] ; H[4] ;
; N/A   ; None              ; 7.113 ns        ; X[2] ; H[6] ;
; N/A   ; None              ; 7.083 ns        ; X[2] ; H[5] ;
; N/A   ; None              ; 6.932 ns        ; X[1] ; H[3] ;
; N/A   ; None              ; 6.916 ns        ; X[1] ; H[5] ;
; N/A   ; None              ; 6.901 ns        ; X[1] ; H[4] ;
; N/A   ; None              ; 6.894 ns        ; X[1] ; H[6] ;
; N/A   ; None              ; 6.874 ns        ; X[0] ; H[0] ;
; N/A   ; None              ; 6.851 ns        ; X[0] ; H[1] ;
; N/A   ; None              ; 6.848 ns        ; X[0] ; H[2] ;
; N/A   ; None              ; 6.619 ns        ; X[0] ; H[3] ;
; N/A   ; None              ; 6.618 ns        ; X[0] ; H[4] ;
; N/A   ; None              ; 6.608 ns        ; X[0] ; H[6] ;
; N/A   ; None              ; 6.607 ns        ; X[0] ; H[5] ;
; N/A   ; None              ; 6.130 ns        ; X[3] ; H[0] ;
; N/A   ; None              ; 6.107 ns        ; X[3] ; H[1] ;
; N/A   ; None              ; 6.096 ns        ; X[3] ; H[2] ;
; N/A   ; None              ; 5.876 ns        ; X[3] ; H[3] ;
; N/A   ; None              ; 5.872 ns        ; X[3] ; H[4] ;
; N/A   ; None              ; 5.865 ns        ; X[3] ; H[6] ;
; N/A   ; None              ; 5.859 ns        ; X[3] ; H[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Sun May 18 00:01:27 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ex2 -c Ex2 --timing_analysis_only
Info: Longest tpd from source pin "X[2]" to destination pin "H[0]" is 7.378 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 7; PIN Node = 'X[2]'
    Info: 2: + IC(2.266 ns) + CELL(0.438 ns) = 3.703 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = 'H~567'
    Info: 3: + IC(0.877 ns) + CELL(2.798 ns) = 7.378 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'H[0]'
    Info: Total cell delay = 4.235 ns ( 57.40 % )
    Info: Total interconnect delay = 3.143 ns ( 42.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 177 megabytes of memory during processing
    Info: Processing ended: Sun May 18 00:01:27 2014
    Info: Elapsed time: 00:00:00


