# RV-16 FPGA: 2-input LUT for AND (0001)
# Initialize LUT: RAM[100]=0, RAM[101]=0, RAM[102]=0, RAM[103]=1
0000000000000000 0000000001100100 0000000000000000 0000000000000011 # Pass 0 -> RAM[100]
0000000000000000 0000000001100101 0000000000000000 0000000000000011 # Pass 0 -> RAM[101]
0000000000000000 0000000001100110 0000000000000000 0000000000000011 # Pass 0 -> RAM[102]
0000000000000000 0000000001100111 0000000000000001 0000000000000011 # Pass 1 -> RAM[103]
# Set inputs: r2 = switch_0(5), r3 = switch_1(6)
0000000000000000 0000000000000010 0000000000000101 0000000000000011 # Pass switch_0(5) -> RAM[2] (r2)
0000000000000000 0000000000000011 0000000000000110 0000000000000011 # Pass switch_1(6) -> RAM[3] (r3)
# Compute LUT index: r4 = (r2 << 1) | r3 (simplified with NANDs)
0000000000000001 0000000000000100 0000000000000010 0000000000000011 # NAND r2(2), r3(3) -> RAM[4] (temp)
0000000000000001 0000000000000100 0000000000000010 0000000000000100 # NAND r2(2), RAM[4] -> RAM[4] (index)
# Select LUT output: r1 = RAM[100+r4]
0000000000000010 0000000000000001 0000000001100100 0000000000000100 # LOAD r1, RAM[100+r4]
# Output to tape
0000000000000000 0000000000000000 0000000000000001 0000000000000011 # Pass RAM[1] to tape