
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393668                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379608                       # Number of bytes of host memory used
host_op_rate                                   462972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8802.29                       # Real time elapsed on the host
host_tick_rate                              229704551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3465173034                       # Number of instructions simulated
sim_ops                                    4075216237                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925971661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   101                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3180164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6360322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 292249335                       # Number of branches fetched
system.switch_cpus.committedInsts          1465173033                       # Number of instructions committed
system.switch_cpus.committedOps            1731815525                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4848743337                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4848743337                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    502476204                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    472675617                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    227361090                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            49776732                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1562458128                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1562458128                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2248569075                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1260493927                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           347757888                       # Number of load instructions
system.switch_cpus.num_mem_refs             629701102                       # number of memory refs
system.switch_cpus.num_store_insts          281943214                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      55619606                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             55619606                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     37096949                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     18574393                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1040749071     60.10%     60.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult         61261981      3.54%     63.63% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          103472      0.01%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::MemRead        347757888     20.08%     83.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       281943214     16.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1731815626                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3273735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3273729                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6547470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3273729                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3180057                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2512773                       # Transaction distribution
system.membus.trans_dist::CleanEvict           667391                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3180057                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4780387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4760093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9540480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9540480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    363979008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    364716160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    728695168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               728695168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3180158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3180158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3180158                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14574894298                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14657091373                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29898449527                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3273634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5119117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3941120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             101                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3273634                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9821205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9821205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    752650112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              752650112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5786502                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321634944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9060237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480386                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5786508     63.87%     63.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3273729     36.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9060237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7077676782                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6825737475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    203963008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         203963008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    160016000                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      160016000                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1593461                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1593461                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1250125                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1250125                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    100875606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            100875606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      79140385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            79140385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      79140385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    100875606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           180015991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2500250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3146908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000432086200                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       139761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       139761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6477140                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2362996                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1593461                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1250125                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3186922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2500250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 40014                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           365628                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           174838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           344738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           585205                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           616801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           450994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            6464                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           32724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          207450                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          362066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           210210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           174838                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           271618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           485044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           527017                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           378488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           32724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          206856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          206966                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 50446699202                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               15734540000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           109451224202                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16030.56                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34780.56                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2296540                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2258497                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.98                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.33                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3186922                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2500250                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1574697                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1572211                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                130190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                130879                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                139987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                139985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                139762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                140680                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                140680                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                139762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                139766                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                139767                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                139762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                139761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1092096                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   330.938408                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   262.694486                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   238.094557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         8357      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       407998     37.36%     38.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       261670     23.96%     62.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       156317     14.31%     76.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        92658      8.48%     84.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        70611      6.47%     91.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        34391      3.15%     94.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        21857      2.00%     96.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        38237      3.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1092096                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       139761                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.516224                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.918039                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.175883                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9            309      0.22%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         1566      1.12%      1.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13          258      0.18%      1.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         5004      3.58%      5.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        10167      7.27%     12.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        16538     11.83%     24.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        21610     15.46%     39.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        27905     19.97%     59.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        20489     14.66%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         9933      7.11%     81.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        11039      7.90%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         5277      3.78%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         4263      3.05%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         2367      1.69%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         1502      1.07%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         1534      1.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       139761                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       139761                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.889290                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.880926                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.533602                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8885      6.36%      6.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             687      0.49%      6.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          128353     91.84%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             688      0.49%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1148      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       139761                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             201402112                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2560896                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              160014400                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              203963008                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           160016000                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       99.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       79.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   100.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    79.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.40                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925111675                       # Total gap between requests
system.mem_ctrls0.avgGap                    711047.64                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    201402112                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    160014400                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 99609043.467872053385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 79139593.755032047629                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3186922                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2500250                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 109451224202                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46551445969544                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34343.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  18618716.52                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   80.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1182255480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           628383690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4346146560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2364712200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    298266925560                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    525247358400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      991644882450                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       490.445692                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1362549615548                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 591859816113                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6615309960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3516120630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        18122776560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       10686462300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    689049512580                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    196166665920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1083765948510                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       536.006740                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 503844779369                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1450564652292                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    203097216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         203097216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    161618944                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      161618944                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1586697                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1586697                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1262648                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1262648                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    100447405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            100447405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      79933166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            79933166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      79933166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    100447405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           180380570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2525296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3115063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000327306610                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       140652                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       140652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6447710                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2387540                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1586697                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1262648                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3173394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2525296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 58331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           366034                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           174636                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           320825                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           560945                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           668945                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           424874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           29088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          207650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          362066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           206976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           171402                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           268372                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           514134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           578751                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           342724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           29088                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          206858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          206966                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.98                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 48871288938                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               15575315000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           107278720188                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15688.70                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34438.70                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2254056                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2258767                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.36                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.45                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3173394                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2525296                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1557765                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1557298                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                137420                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                137420                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                140653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                140652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1127511                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   320.157742                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   254.524877                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   231.231034                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11652      1.03%      1.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       437514     38.80%     39.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       269767     23.93%     63.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       150608     13.36%     77.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       103054      9.14%     86.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        71413      6.33%     92.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        29851      2.65%     95.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        16962      1.50%     96.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        36690      3.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1127511                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       140652                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.147193                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.599449                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.776894                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          965      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         1514      1.08%      1.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         9568      6.80%      8.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         7440      5.29%     13.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        20244     14.39%     28.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        18410     13.09%     41.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        19188     13.64%     54.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        20100     14.29%     69.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        20191     14.36%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        14109     10.03%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         5158      3.67%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         3065      2.18%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          699      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       140652                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       140652                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.954035                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.951341                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.299730                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3233      2.30%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          137418     97.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       140652                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             199364032                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3733184                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              161617344                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              203097216                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           161618944                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       98.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       79.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   100.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    79.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.39                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021924899422                       # Total gap between requests
system.mem_ctrls1.avgGap                    709610.42                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    199364032                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    161617344                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 98601054.041668817401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 79932374.510839447379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3173394                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2525296                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 107278720188                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46451637038985                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33805.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18394531.59                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   80.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1195514460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           635431005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4275460560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2312000640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    313046496600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    512800657440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      993874661265                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       491.548491                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1330115381034                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 624294050627                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6854914080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3643473240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        17966089260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       10869913980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    674840851830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    208132323840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1081916666790                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.092126                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 534981881596                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1419427550065                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        93577                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93577                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        93577                       # number of overall hits
system.l2.overall_hits::total                   93577                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3180158                       # number of demand (read+write) misses
system.l2.demand_misses::total                3180158                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3180158                       # number of overall misses
system.l2.overall_misses::total               3180158                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 269072618526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     269072618526                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 269072618526                       # number of overall miss cycles
system.l2.overall_miss_latency::total    269072618526                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3273735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3273735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3273735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3273735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.971416                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971416                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.971416                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971416                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84609.827099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84609.827099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84609.827099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84609.827099                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2512773                       # number of writebacks
system.l2.writebacks::total                   2512773                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3180158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3180158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3180158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3180158                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 241895591154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 241895591154                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 241895591154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 241895591154                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.971416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971416                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.971416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971416                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76064.016679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76064.016679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76064.016679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76064.016679                       # average overall mshr miss latency
system.l2.replacements                        5786502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2606344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2606344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2606344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2606344                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       667391                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        667391                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      9638538                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9638538                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 95431.069307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95431.069307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      8776096                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8776096                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86892.039604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86892.039604                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        93577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3180057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3180057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 269062979988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 269062979988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3273634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3273634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.971415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.971415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84609.483411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84609.483411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3180057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3180057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 241886815058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 241886815058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.971415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.971415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76063.672776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76063.672776                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     5880143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5786566                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.016171                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.943117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    34.056766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.532137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110546022                       # Number of tag accesses
system.l2.tags.data_accesses                110546022                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074028339                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925971661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1465173135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3467272904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099769                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1465173135                       # number of overall hits
system.cpu.icache.overall_hits::total      3467272904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1465173135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3467273692                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1465173135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3467273692                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1465173135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3467272904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1465173135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3467273692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3467273692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4400093.517766                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.869142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      135223674776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     135223674776                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777007284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    598578913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1375586197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777007284                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    598578913                       # number of overall hits
system.cpu.dcache.overall_hits::total      1375586197                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7219219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3273634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10492853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7219219                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3273634                       # number of overall misses
system.cpu.dcache.overall_misses::total      10492853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 276710336316                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 276710336316                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 276710336316                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 276710336316                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784226503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    601852547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1386079050                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784226503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    601852547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1386079050                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84526.961877                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26371.315439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84526.961877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26371.315439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9040506                       # number of writebacks
system.cpu.dcache.writebacks::total           9040506                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3273634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3273634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3273634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3273634                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 273980125560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 273980125560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 273980125560                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 273980125560                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002362                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002362                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83692.961877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83692.961877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83692.961877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83692.961877                       # average overall mshr miss latency
system.cpu.dcache.replacements               10492826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419518502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    331536095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       751054597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3685236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3273533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6958769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 276700487193                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 276700487193                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423203738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    334809628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    758013366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84526.561117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39762.849894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3273533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3273533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 273970360671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 273970360671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83692.561117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83692.561117                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357488782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    267042818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      624531600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9849123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9849123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    267042919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    628065684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97516.069307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.786896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9764889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9764889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96682.069307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96682.069307                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14900193                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33561954                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          101                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7494324                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7494324                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14900294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33562183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74201.227723                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32726.305677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7410090                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7410090                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73367.227723                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73367.227723                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661888                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14900295                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33562183                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14900295                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33562183                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1453203416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10493082                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.491571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.904286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.095256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.515997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       46513002394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      46513002394                       # Number of data accesses

---------- End Simulation Statistics   ----------
