
---------- Begin Simulation Statistics ----------
final_tick                               270775864655000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805776                       # Number of bytes of host memory used
host_op_rate                                    84707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   197.15                       # Real time elapsed on the host
host_tick_rate                               43544445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008585                       # Number of seconds simulated
sim_ticks                                  8584601250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        298203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1225402                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60490                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1253215                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       939584                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1225402                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       285818                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1324628                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35501                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12717                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6140893                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4082947                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60559                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373792                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2179871                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16834861                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.991967                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.355754                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13348547     79.29%     79.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       949837      5.64%     84.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119813      0.71%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       191922      1.14%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       478737      2.84%     89.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253719      1.51%     91.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68938      0.41%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49556      0.29%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373792      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16834861                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.716918                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.716918                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13304114                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19612530                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1010141                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1892697                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60741                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875152                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3015723                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10872                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287531                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   601                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1324628                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1490080                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15547228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12377262                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1671                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121482                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077151                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1533141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       975085                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.720900                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17142846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.210295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.623114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13614374     79.42%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311212      1.82%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           186623      1.09%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216141      1.26%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327384      1.91%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           276761      1.61%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430275      2.51%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           100572      0.59%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1679504      9.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17142846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16017985                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9300859                       # number of floating regfile writes
system.switch_cpus.idleCycles                   26336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67618                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1087375                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.055368                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3332574                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287522                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7313220                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3068055                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5120                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       324278                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18877678                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3045052                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110804                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18119803                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        713140                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60741                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        840998                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20974                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38067                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       416944                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65756                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23644292                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17892188                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589552                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13939548                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.042111                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17917602                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15389728                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7185166                       # number of integer regfile writes
system.switch_cpus.ipc                       0.582439                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.582439                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35689      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7990682     43.83%     44.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           27      0.00%     44.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898682      4.93%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536623      8.43%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41303      0.23%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394849      7.65%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20122      0.11%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498808      8.22%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436004      7.88%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1073410      5.89%     87.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228191      1.25%     88.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012087     11.04%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64042      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18230613                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9747781                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19313344                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9413262                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10134308                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              317498                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017416                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108053     34.03%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52508     16.54%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71526     22.53%     73.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19657      6.19%     79.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4106      1.29%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20782      6.55%     87.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4468      1.41%     88.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36350     11.45%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           48      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8764641                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34641029                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8478926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10921486                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18877678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18230613                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2177918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        32809                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3275470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17142846                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.063453                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.914791                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11552897     67.39%     67.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1407272      8.21%     75.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1058163      6.17%     81.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       888724      5.18%     86.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       756492      4.41%     91.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       534666      3.12%     94.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453808      2.65%     97.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307895      1.80%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182929      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17142846                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.061822                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1490345                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   302                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43125                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        15622                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3068055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       324278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5595475                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17169182                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10540357                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1505135                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1364762                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         362327                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        124775                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46922597                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19327840                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22270378                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2358567                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         674018                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60741                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2818418                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3143281                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16832482                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17000899                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4545422                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34340568                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38067709                       # The number of ROB writes
system.switch_cpus.timesIdled                     325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            525                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15153                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129709                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11156                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11156                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        142185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       451543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       451543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 451543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10783552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10783552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10783552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            153341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  153341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              153341                       # Request fanout histogram
system.membus.reqLayer2.occupancy           390054000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          818879500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8584601250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          281644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12340                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172069                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13846272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13886656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          145353                       # Total snoops (count)
system.tol2bus.snoopTraffic                    969792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           330219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 329694     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    525      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             330219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          216323500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276607500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            682999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           55                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        31470                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31525                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           55                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        31470                       # number of overall hits
system.l2.overall_hits::total                   31525                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          400                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       152936                       # number of demand (read+write) misses
system.l2.demand_misses::total                 153341                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          400                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       152936                       # number of overall misses
system.l2.overall_misses::total                153341                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     34558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12463062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12497621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     34558500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12463062500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12497621000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.879121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.829344                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.829471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.879121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.829344                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.829471                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86396.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81492.012999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81502.148806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86396.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81492.012999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81502.148806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15153                       # number of writebacks
system.l2.writebacks::total                     15153                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       152936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            153336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       152936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           153336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     30558500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10933712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10964271000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     30558500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10933712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10964271000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.879121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.829344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.879121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.829344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.829444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76396.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71492.078386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71504.871654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76396.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71492.078386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71504.871654                       # average overall mshr miss latency
system.l2.replacements                         145353                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31940                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          174                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              174                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          174                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          174                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1184                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11156                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    904100000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     904100000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.904044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81048.857015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81041.591968                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    792550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    792550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.904044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71048.857015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71048.857015                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     34558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.879121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86396.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85966.417910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     30558500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30558500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.879121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.875274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76396.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76396.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        30286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       141781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11558962500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11558962500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.823987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81526.879483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81525.729460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       141781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       141781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10141162500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10141162500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.823987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71526.950014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71526.950014                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7951.366711                       # Cycle average of tags in use
system.l2.tags.total_refs                      353022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    145353                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.428722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.727248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.122239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.529585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    18.920961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7920.066678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.966805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3100937                       # Number of tag accesses
system.l2.tags.data_accesses                  3100937                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9787904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9813824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       969792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          969792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       152936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2982084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1140169906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1143189266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2982084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2996994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112968788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112968788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112968788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2982084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1140169906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1256158054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    152754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000782660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              315553                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15153                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1771505000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  765770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4643142500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11566.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30316.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11585                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.142227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.207874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.811933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14279     39.40%     39.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7933     21.89%     61.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3781     10.43%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2505      6.91%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1465      4.04%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1126      3.11%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1005      2.77%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      1.68%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3541      9.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.890192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.129582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    438.906828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           847     90.30%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           62      6.61%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           12      1.28%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           13      1.39%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.135394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.126620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.558054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              878     93.60%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.49%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      2.99%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      1.60%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9801856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  968640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9813504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               969792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1141.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1143.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8584467000                       # Total gap between requests
system.mem_ctrls.avgGap                      50949.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9776256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       968640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2982083.763063543476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1138813057.857521295547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112834594.384916827083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       152936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14070750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4629071750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 195526330500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35176.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30268.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12903473.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            119994840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             63774975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           513287460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34498980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     677333280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3756816990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        132585600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5298292125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.185583                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    312082750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    286520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7985988250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            138823020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73774800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           580232100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           44505720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     677333280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3775916550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        116739360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5407324830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.886546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    267146500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8030924500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8584591000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1489475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1489482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1489475                       # number of overall hits
system.cpu.icache.overall_hits::total         1489482                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          605                       # number of overall misses
system.cpu.icache.overall_misses::total           607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     43636500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43636500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     43636500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43636500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1490080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1490089                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1490080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1490089                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000407                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72126.446281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71888.797364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72126.446281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71888.797364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     35829500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35829500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     35829500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35829500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000305                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000305                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000305                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000305                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78746.153846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78746.153846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78746.153846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78746.153846                       # average overall mshr miss latency
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1489475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1489482                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     43636500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43636500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1490080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1490089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72126.446281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71888.797364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     35829500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35829500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78746.153846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78746.153846                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008112                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              403818                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2320.793103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2980635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2980635                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2476900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2476903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2476900                       # number of overall hits
system.cpu.dcache.overall_hits::total         2476903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       751985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         751988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       751985                       # number of overall misses
system.cpu.dcache.overall_misses::total        751988                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46528865407                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46528865407                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46528865407                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46528865407                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3228885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3228891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3228885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3228891                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232893                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232894                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61874.725436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61874.478591                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61874.725436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61874.478591                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       788870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22092                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.708401                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31940                       # number of writebacks
system.cpu.dcache.writebacks::total             31940                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       567577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       567577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       567577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       567577                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184408                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13089728907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13089728907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13089728907                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13089728907                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70982.435182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70982.435182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70982.435182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70982.435182                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2230757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2230760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       739604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        739606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45579503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45579503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2970361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2970366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.248995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.248995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61626.902369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61626.735721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       567533                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       567533                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12154305000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12154305000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70635.406315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70635.406315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    949361907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    949361907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76678.936031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76672.743256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    935423907                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    935423907                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75822.639783                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75822.639783                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775864655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032343                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2581983                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.079653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032341                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6642190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6642190                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270801639319000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816116                       # Number of bytes of host memory used
host_op_rate                                   109457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   612.11                       # Real time elapsed on the host
host_tick_rate                               42107741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025775                       # Number of seconds simulated
sim_ticks                                 25774664000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       458438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        917048                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3796367                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197576                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3880161                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2893111                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3796367                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       903256                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4121616                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118302                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47989                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18590014                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12712071                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197596                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4184318                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7374479                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50419036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.997647                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.369095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40022958     79.38%     79.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2729183      5.41%     84.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       439515      0.87%     85.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       638581      1.27%     86.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1300314      2.58%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       697616      1.38%     90.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       233282      0.46%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173269      0.34%     91.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4184318      8.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50419036                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.718311                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.718311                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39372968                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60141485                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3309679                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6085569                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         200987                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2486425                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9262288                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35438                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1179910                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1835                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4121616                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4792546                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46294133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37828130                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          401974                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.079955                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4960253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3011413                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.733824                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     51455628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.240229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.643988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         40621089     78.94%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           872365      1.70%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           600652      1.17%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           677050      1.32%     83.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           975434      1.90%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           962423      1.87%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1329849      2.58%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           315115      0.61%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5101651      9.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     51455628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46286170                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27195912                       # number of floating regfile writes
system.switch_cpus.idleCycles                   93700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220420                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3323175                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.072892                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10609778                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1179857                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21628561                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9450796                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          177                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1316499                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57729110                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9429921                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       362623                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55306876                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         234093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1908578                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         200987                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2281453                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        72837                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       129846                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          677                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          201                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1402855                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       325469                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          677                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70540350                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54503688                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594611                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41944061                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.057311                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54616182                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48702187                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22701970                       # number of integer regfile writes
system.switch_cpus.ipc                       0.581967                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.581967                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143215      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24903297     44.73%     44.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          223      0.00%     44.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           342      0.00%     44.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830043      5.08%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384569      7.88%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127978      0.23%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085593      7.34%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52380      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233943      7.61%     73.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8488      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148652      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3504740      6.30%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       846253      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6047740     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       350870      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55669500                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28760584                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56925457                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27696301                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30027263                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1018107                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018288                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          310706     30.52%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165035     16.21%     46.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227798     22.37%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63972      6.28%     75.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11694      1.15%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          81042      7.96%     84.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23259      2.28%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128689     12.64%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3991      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27783808                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107002419                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26807387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35131188                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57728555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55669500                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7428687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       115142                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10417197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51455628                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.081893                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.938489                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34540146     67.13%     67.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4245327      8.25%     75.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3138353      6.10%     81.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2655522      5.16%     86.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2297673      4.47%     91.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1654431      3.22%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1373173      2.67%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929008      1.81%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       621995      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51455628                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.079927                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4792575                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    55                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       155288                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        67293                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9450796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1316499                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17600658                       # number of misc regfile reads
system.switch_cpus.numCycles                 51549328                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31635546                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4214848                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4334944                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1132426                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        374939                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143147923                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59190345                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68151394                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7382259                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1744028                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         200987                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7901123                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10533649                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48689328                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53950413                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          769                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           87                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13019561                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            103873468                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116387957                       # The number of ROB writes
system.switch_cpus.timesIdled                    1760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1651                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             429491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43451                       # Transaction distribution
system.membus.trans_dist::CleanEvict           414986                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29121                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        429490                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1375660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1375660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1375660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32132032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32132032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32132032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            458611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  458611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              458611                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1184791500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2451220750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25774664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       142873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          887548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34025                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3061                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536432                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1711374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1720384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       380736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42872320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43253056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          459963                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2780864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1033482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001598                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1031830     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1652      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1033482                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          675742500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855687998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4595991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1694                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       113214                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114908                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1694                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       113214                       # number of overall hits
system.l2.overall_hits::total                  114908                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1367                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       457244                       # number of demand (read+write) misses
system.l2.demand_misses::total                 458611                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1367                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       457244                       # number of overall misses
system.l2.overall_misses::total                458611                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    116893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37526084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37642977500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    116893000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37526084500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37642977500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570458                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570458                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.446586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.801538                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799644                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.446586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.801538                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799644                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85510.607169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82070.151823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82080.406924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85510.607169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82070.151823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82080.406924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43451                       # number of writebacks
system.l2.writebacks::total                     43451                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       457244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            458611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       457244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           458611                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    103223000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  32953634500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33056857500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    103223000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  32953634500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33056857500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.446586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.801538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.446586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.801538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75510.607169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72070.129952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72080.385119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75510.607169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72070.129952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72080.385119                       # average overall mshr miss latency
system.l2.replacements                         459963                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        99422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            99422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        99422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        99422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2888                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2888                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2888                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2888                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4905                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2381076500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2381076500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.855846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81764.929089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81764.929089                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2089866500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2089866500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.855846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71764.929089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71764.929089                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    116893000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116893000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.446586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.446586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85510.607169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85510.607169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    103223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.446586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.446586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75510.607169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75510.607169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       108309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            108309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       428123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          428123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35145008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35145008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.798094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.798094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82090.913125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82090.913125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       428123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       428123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  30863768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30863768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.798094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.798094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72090.889768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72090.889768                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1162106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.482310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.274040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    26.798041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8138.927920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6167                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9634875                       # Number of tag accesses
system.l2.tags.data_accesses                  9634875                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25774664000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        87488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29263616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29351104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2780864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2780864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       457244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3394341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1135363627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138757968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3394341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3394341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107891377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107891377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107891377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3394341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1135363627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1246649345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    456659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000793878500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              939663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40797                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1872                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5553571000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2290130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14141558500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12125.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30875.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   355493                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  146623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       113526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.688371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.404041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.141553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45737     40.29%     40.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24915     21.95%     62.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12248     10.79%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8176      7.20%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4800      4.23%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3696      3.26%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2915      2.57%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1738      1.53%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9301      8.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       113526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.735163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.952210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    366.520999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2267     84.09%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          128      4.75%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          151      5.60%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           57      2.11%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           25      0.93%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           15      0.56%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.15%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           40      1.48%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.04%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.515895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2551     94.62%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.15%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80      2.97%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.85%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.33%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29313664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2780288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29351104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2780864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1137.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25774658500                       # Total gap between requests
system.mem_ctrls.avgGap                      51337.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        87488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29226176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2780288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3394341.047472044826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1133911037.598783016205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107869029.834879711270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       457244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     46928750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14094629750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 626662880250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34329.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30825.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14422289.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            379869420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            201897795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1551686220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          102045780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2034458400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11231182530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        439633440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15940773585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.466785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1044274500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    860600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23869789500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            430720500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            228933375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1718619420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          124721460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2034458400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11224674840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        445113600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16207241595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.805155                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1050862250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    860600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23863201750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34359255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6278438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6278445                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6278438                       # number of overall hits
system.cpu.icache.overall_hits::total         6278445                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4187                       # number of overall misses
system.cpu.icache.overall_misses::total          4189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    210287000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210287000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    210287000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210287000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6282625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6282634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6282625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6282634                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50223.787915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50199.809024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50223.787915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50199.809024                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1272                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   127.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3062                       # number of writebacks
system.cpu.icache.writebacks::total              3062                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          671                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          671                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    175211500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175211500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    175211500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    175211500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 49832.622298                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49832.622298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 49832.622298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49832.622298                       # average overall mshr miss latency
system.cpu.icache.replacements                   3062                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6278438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6278445                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    210287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6282625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6282634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50223.787915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50199.809024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    175211500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175211500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 49832.622298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49832.622298                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6281963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1785.663161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12568786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12568786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10306211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10306214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10322298                       # number of overall hits
system.cpu.dcache.overall_hits::total        10322301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3002543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3002546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3002798                       # number of overall misses
system.cpu.dcache.overall_misses::total       3002801                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 188196956410                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 188196956410                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 188196956410                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 188196956410                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13308754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13308760                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13325096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13325102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62679.187745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62679.125119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62673.864979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62673.802363                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3355805                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             99181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.835160                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       131362                       # number of writebacks
system.cpu.dcache.writebacks::total            131362                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2247835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2247835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2247835                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2247835                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754864                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  52727662410                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52727662410                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52734527910                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52734527910                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69864.984087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69864.984087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69859.640823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69859.640823                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753842                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9103175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9103178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2955986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2955988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 184722697000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 184722697000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12059161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12059166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62491.059498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62491.017217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2247637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2247637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       708349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49307445500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49307445500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69608.971707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69608.971707                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3474259410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474259410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037258                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74623.781816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74622.179003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3420216910                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3420216910                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73776.762010                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73776.762010                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16087                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16087                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          255                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          255                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16342                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16342                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      6865500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6865500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009546                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009546                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 44009.615385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 44009.615385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270801639319000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.129804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11077167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.674349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.129801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27405070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27405070                       # Number of data accesses

---------- End Simulation Statistics   ----------
