//Counter with period of 1s on 50MHz clock

module counter_1s(
	input clk,
	input reset,
	output reg flag
	);
	
	reg [24:0] c;
	
	always @(posedge clk) begin
		if(reset)
			c <= 0;
		else
			c <= c + 1;
			if(c == 25'd25_000_000)
				flag <= ~flag;
				c <= 0;
			end
		end
	end	
endmodule