{"Source Block": ["oh/elink/hdl/etx_cfg.v@57:67@HdlIdDef", "   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n   wire \t   ecfg_read;\n"], "Clone Blocks": [["oh/elink/hdl/etx_cfg.v@59:69", "   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n   wire \t   ecfg_read;\n   wire \t   ecfg_write;\n   wire \t   tx_cfg_write;\n"], ["oh/elink/hdl/etx_cfg.v@56:66", "\n   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n"], ["oh/elink/hdl/etx_cfg.v@55:65", "   output          ctrlmode_bypass; // selects ctrlmode\n\n   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n"], ["oh/elink/hdl/etx_cfg.v@54:64", "   output [3:0]    ctrlmode;        // value for emesh ctrlmode tag\n   output          ctrlmode_bypass; // selects ctrlmode\n\n   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n"], ["oh/elink/hdl/etx_cfg.v@53:63", "   //dynamic (control timing by use mode)\n   output [3:0]    ctrlmode;        // value for emesh ctrlmode tag\n   output          ctrlmode_bypass; // selects ctrlmode\n\n   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   mi_dout;\n"]], "Diff Content": {"Delete": [], "Add": [[62, "   reg [31:0] \t   tx_packet_reg;\n"]]}}