{"vcs1":{"timestamp_begin":1746806439.079806569, "rt":6.56, "ut":6.22, "st":0.27}}
{"vcselab":{"timestamp_begin":1746806445.716864625, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746806446.071173367, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746806438.765216721}
{"VCS_COMP_START_TIME": 1746806438.765216721}
{"VCS_COMP_END_TIME": 1746806446.431279102}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380220}}
{"vcselab": {"peak_mem": 174916}}
