{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 19:05:49 2010 " "Info: Processing started: Tue May 11 19:05:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[5\] " "Warning: Node \"ocw3\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[6\] " "Warning: Node \"ocw3\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[1\] " "Warning: Node \"icw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[0\] " "Warning: Node \"icw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[0\] " "Warning: Node \"ocw3\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[1\] " "Warning: Node \"ocw3\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "flag1.01_782 " "Warning: Node \"flag1.01_782\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "flag1.00_792 " "Warning: Node \"flag1.00_792\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[3\] " "Warning: Node \"icw2\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[4\] " "Warning: Node \"icw2\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[5\] " "Warning: Node \"icw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[6\] " "Warning: Node \"icw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[7\] " "Warning: Node \"icw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[0\] " "Warning: Node \"ocw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[1\] " "Warning: Node \"ocw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[2\] " "Warning: Node \"ocw1\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[3\] " "Warning: Node \"ocw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[4\] " "Warning: Node \"ocw1\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[5\] " "Warning: Node \"ocw1\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[6\] " "Warning: Node \"ocw1\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[7\] " "Warning: Node \"ocw1\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[5\] " "Warning: Node \"ocw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw4\[1\] " "Warning: Node \"icw4\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 92 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[5\] " "Warning: Node \"er\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[7\] " "Warning: Node \"er\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[6\] " "Warning: Node \"er\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[4\] " "Warning: Node \"er\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[0\] " "Warning: Node \"er\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[2\] " "Warning: Node \"er\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[1\] " "Warning: Node \"er\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[3\] " "Warning: Node \"er\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[7\] " "Warning: Node \"ocw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[3\] " "Warning: Node \"icw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[0\] " "Warning: Node \"pri\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[1\] " "Warning: Node \"pri\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[2\] " "Warning: Node \"pri\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "flag2\[0\]~13 " "Warning: Node \"flag2\[0\]~13\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rd " "Info: Assuming node \"rd\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "wr " "Info: Assuming node \"wr\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cs " "Info: Assuming node \"cs\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "cs" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "datain\[3\] " "Info: Assuming node \"datain\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "datain\[4\] " "Info: Assuming node \"datain\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inta " "Info: Assuming node \"inta\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ocw2\[7\] " "Info: Detected ripple clock \"ocw2\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[3\] " "Info: Detected ripple clock \"er\[3\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[1\] " "Info: Detected ripple clock \"er\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[2\] " "Info: Detected ripple clock \"er\[2\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[0\] " "Info: Detected ripple clock \"er\[0\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[4\] " "Info: Detected ripple clock \"er\[4\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[6\] " "Info: Detected ripple clock \"er\[6\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[7\] " "Info: Detected ripple clock \"er\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[5\] " "Info: Detected ripple clock \"er\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "icw4\[1\] " "Info: Detected ripple clock \"icw4\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 92 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ocw2\[5\] " "Info: Detected ripple clock \"ocw2\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "flag1.00_792 " "Info: Detected ripple clock \"flag1.00_792\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.00_792" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "flag1.01_782 " "Info: Detected ripple clock \"flag1.01_782\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.01_782" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~516 " "Info: Detected gated clock \"pri\[0\]~516\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~516" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~515 " "Info: Detected gated clock \"pri\[0\]~515\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~515" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~514 " "Info: Detected gated clock \"pri\[0\]~514\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~514" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr1~561 " "Info: Detected gated clock \"WideOr1~561\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~561" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~513 " "Info: Detected gated clock \"pri\[0\]~513\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~513" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~512 " "Info: Detected gated clock \"pri\[0\]~512\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~512" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw4~0 " "Info: Detected gated clock \"icw4~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "er\[7\]~177 " "Info: Detected gated clock \"er\[7\]~177\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[7\]~177" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "o2~18 " "Info: Detected gated clock \"o2~18\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "o2~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw2~0 " "Info: Detected gated clock \"icw2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "flag1.01~80 " "Info: Detected gated clock \"flag1.01~80\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.01~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "flag2\[0\]~13 " "Info: Detected gated clock \"flag2\[0\]~13\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag2\[0\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "o1~0 " "Info: Detected gated clock \"o1~0\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "o1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw1~0 " "Info: Detected gated clock \"icw1~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0010 " "Info: Detected ripple clock \"state.0010\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0001 " "Info: Detected ripple clock \"state.0001\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0100 " "Info: Detected ripple clock \"state.0100\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "write2~0 " "Info: Detected gated clock \"write2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "write2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0101 " "Info: Detected ripple clock \"state.0101\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "write1~32 " "Info: Detected gated clock \"write1~32\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "write1~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ocw3~18 " "Info: Detected gated clock \"ocw3~18\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw3~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rd register icw1\[1\] register state.0101 76.5 MHz 13.072 ns Internal " "Info: Clock \"rd\" has Internal fmax of 76.5 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.941 ns - Smallest " "Info: - Smallest clock skew is -4.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 3.806 ns + Shortest register " "Info: + Shortest clock path from clock \"rd\" to destination register is 3.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 2.426 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { rd write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.026 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.026 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 3.806 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 3.806 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 44.35 % ) " "Info: Total cell delay = 1.688 ns ( 44.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 55.65 % ) " "Info: Total interconnect delay = 2.118 ns ( 55.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { rd write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { rd {} rd~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.424ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.150ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 8.747 ns - Longest register " "Info: - Longest clock path from clock \"rd\" to source register is 8.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 2.424 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.382 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.382 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.412 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.412 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.329 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.329 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.133 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.133 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 8.747 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.747 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 31.24 % ) " "Info: Total cell delay = 2.733 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.014 ns ( 68.76 % ) " "Info: Total interconnect delay = 6.014 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { rd write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { rd {} rd~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.424ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.150ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { rd write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { rd {} rd~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.424ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.150ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "wr register icw1\[1\] register state.0101 76.84 MHz 13.014 ns Internal " "Info: Clock \"wr\" has Internal fmax of 76.84 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.014 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.912 ns - Smallest " "Info: - Smallest clock skew is -4.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 3.869 ns + Shortest register " "Info: + Shortest clock path from clock \"wr\" to destination register is 3.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.275 ns) 2.489 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.372 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { wr write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.089 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.089 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 3.869 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 3.869 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 46.60 % ) " "Info: Total cell delay = 1.803 ns ( 46.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 53.40 % ) " "Info: Total interconnect delay = 2.066 ns ( 53.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { wr write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.869 ns" { wr {} wr~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.372ns 0.451ns 0.243ns } { 0.000ns 0.842ns 0.275ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 8.781 ns - Longest register " "Info: - Longest clock path from clock \"wr\" to source register is 8.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.245 ns) 2.458 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.371 ns) + CELL(0.245 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { wr write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.416 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.416 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.446 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.446 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.363 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.363 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.167 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.167 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 8.781 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.781 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 32.09 % ) " "Info: Total cell delay = 2.818 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.963 ns ( 67.91 % ) " "Info: Total interconnect delay = 5.963 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { wr write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.869 ns" { wr {} wr~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.372ns 0.451ns 0.243ns } { 0.000ns 0.842ns 0.275ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { wr write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.869 ns" { wr {} wr~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.372ns 0.451ns 0.243ns } { 0.000ns 0.842ns 0.275ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register icw1\[1\] register state.0101 75.91 MHz 13.174 ns Internal " "Info: Clock \"a0\" has Internal fmax of 75.91 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.174 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.992 ns - Smallest " "Info: - Smallest clock skew is -4.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 4.043 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.371 ns) 2.663 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.430 ns) + CELL(0.371 ns) = 2.663 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { a0 write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.263 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.263 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 4.043 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 4.043 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 47.46 % ) " "Info: Total cell delay = 1.919 ns ( 47.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 52.54 % ) " "Info: Total interconnect delay = 2.124 ns ( 52.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { a0 write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { a0 {} a0~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.430ns 0.451ns 0.243ns } { 0.000ns 0.862ns 0.371ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 9.035 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 9.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.617 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.617 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.421 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.421 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 9.035 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 9.035 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 33.35 % ) " "Info: Total cell delay = 3.013 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.022 ns ( 66.65 % ) " "Info: Total interconnect delay = 6.022 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { a0 write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { a0 {} a0~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.430ns 0.451ns 0.243ns } { 0.000ns 0.862ns 0.371ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { a0 write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { a0 {} a0~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.430ns 0.451ns 0.243ns } { 0.000ns 0.862ns 0.371ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cs register icw1\[1\] register state.0101 76.01 MHz 13.156 ns Internal " "Info: Clock \"cs\" has Internal fmax of 76.01 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.983 ns - Smallest " "Info: - Smallest clock skew is -4.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 4.012 ns + Shortest register " "Info: + Shortest clock path from clock \"cs\" to destination register is 4.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.398 ns) 2.632 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.382 ns) + CELL(0.398 ns) = 2.632 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { cs write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.232 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.232 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 4.012 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 4.012 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 48.26 % ) " "Info: Total cell delay = 1.936 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.076 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { cs write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { cs {} cs~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.382ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.398ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 8.995 ns - Longest register " "Info: - Longest clock path from clock \"cs\" to source register is 8.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.438 ns) 2.672 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.382 ns) + CELL(0.438 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { cs write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.630 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.630 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.660 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.660 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.577 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.577 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.381 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.381 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 8.995 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 33.59 % ) " "Info: Total cell delay = 3.021 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 66.41 % ) " "Info: Total interconnect delay = 5.974 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.995 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.995 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { cs write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { cs {} cs~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.382ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.398ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.995 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.995 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { cs write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { cs {} cs~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.382ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.398ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.995 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.995 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inta register flag1.00_792 register flag1.01_782 323.1 MHz 3.095 ns Internal " "Info: Clock \"inta\" has Internal fmax of 323.1 MHz between source register \"flag1.00_792\" and destination register \"flag1.01_782\" (period= 3.095 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.072 ns + Longest register register " "Info: + Longest register to register delay is 1.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag1.00_792 1 REG LCCOMB_X18_Y28_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 0.537 ns flag1.01~79 2 COMB LCCOMB_X18_Y28_N24 1 " "Info: 2: + IC(0.266 ns) + CELL(0.271 ns) = 0.537 ns; Loc. = LCCOMB_X18_Y28_N24; Fanout = 1; COMB Node = 'flag1.01~79'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { flag1.00_792 flag1.01~79 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 1.072 ns flag1.01_782 3 REG LCCOMB_X18_Y28_N14 2 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 50.93 % ) " "Info: Total cell delay = 0.546 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.526 ns ( 49.07 % ) " "Info: Total interconnect delay = 0.526 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.705 ns - Smallest " "Info: - Smallest clock skew is -0.705 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta destination 6.121 ns + Shortest register " "Info: + Shortest clock path from clock \"inta\" to destination register is 6.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.271 ns) 2.840 ns flag1.01~80 2 COMB LCCOMB_X18_Y28_N4 1 " "Info: 2: + IC(1.707 ns) + CELL(0.271 ns) = 2.840 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { inta flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 4.637 ns flag1.01~80clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.797 ns) + CELL(0.000 ns) = 4.637 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 6.121 ns flag1.01_782 4 REG LCCOMB_X18_Y28_N14 2 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 6.121 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 20.96 % ) " "Info: Total cell delay = 1.283 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 79.04 % ) " "Info: Total interconnect delay = 4.838 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.121 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 1.707ns 1.797ns 1.334ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta source 6.826 ns - Longest register " "Info: - Longest clock path from clock \"inta\" to source register is 6.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.983 ns) 2.845 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 3.544 ns flag1.01~80 3 COMB LCCOMB_X18_Y28_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.544 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.341 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.341 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 6.826 ns flag1.00_792 5 REG LCCOMB_X18_Y28_N16 2 " "Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 6.826 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.415 ns ( 50.03 % ) " "Info: Total cell delay = 3.415 ns ( 50.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.411 ns ( 49.97 % ) " "Info: Total interconnect delay = 3.411 ns ( 49.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.862ns 1.983ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.121 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 1.707ns 1.797ns 1.334ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.862ns 1.983ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.121 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 1.707ns 1.797ns 1.334ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.862ns 1.983ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register flag1.00_792 register flag1.01_782 418.24 MHz 2.391 ns Internal " "Info: Clock \"reset\" has Internal fmax of 418.24 MHz between source register \"flag1.00_792\" and destination register \"flag1.01_782\" (period= 2.391 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.072 ns + Longest register register " "Info: + Longest register to register delay is 1.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag1.00_792 1 REG LCCOMB_X18_Y28_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 0.537 ns flag1.01~79 2 COMB LCCOMB_X18_Y28_N24 1 " "Info: 2: + IC(0.266 ns) + CELL(0.271 ns) = 0.537 ns; Loc. = LCCOMB_X18_Y28_N24; Fanout = 1; COMB Node = 'flag1.01~79'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { flag1.00_792 flag1.01~79 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 1.072 ns flag1.01_782 3 REG LCCOMB_X18_Y28_N14 2 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 50.93 % ) " "Info: Total cell delay = 0.546 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.526 ns ( 49.07 % ) " "Info: Total interconnect delay = 0.526 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 6.830 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 6.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 3.549 ns flag1.01~80 3 COMB LCCOMB_X18_Y28_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.549 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.346 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 6.830 ns flag1.01_782 5 REG LCCOMB_X18_Y28_N14 2 " "Info: 5: + IC(1.334 ns) + CELL(0.150 ns) = 6.830 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.420 ns ( 50.07 % ) " "Info: Total cell delay = 3.420 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.410 ns ( 49.93 % ) " "Info: Total interconnect delay = 3.410 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.334ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 6.831 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 6.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 3.549 ns flag1.01~80 3 COMB LCCOMB_X18_Y28_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.549 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.346 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 6.831 ns flag1.00_792 5 REG LCCOMB_X18_Y28_N16 2 " "Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 6.831 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.420 ns ( 50.07 % ) " "Info: Total cell delay = 3.420 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.411 ns ( 49.93 % ) " "Info: Total interconnect delay = 3.411 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.334ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.334ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rd 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"rd\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] rd 7.676 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"rd\" (Hold time is 7.676 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.006 ns + Largest " "Info: + Largest clock skew is 9.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 13.767 ns + Longest register " "Info: + Longest clock path from clock \"rd\" to destination register is 13.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 2.424 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.382 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.382 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.412 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.412 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.631 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.631 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.167 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.167 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 6.873 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.873 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.697 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.697 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.107 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.107 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 9.813 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 9.813 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.481 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.481 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.271 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.271 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 13.767 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 13.767 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 31.47 % ) " "Info: Total cell delay = 4.333 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.434 ns ( 68.53 % ) " "Info: Total interconnect delay = 9.434 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { rd write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 4.761 ns - Shortest register " "Info: - Shortest clock path from clock \"rd\" to source register is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 2.426 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { rd write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.618 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.618 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.157 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.157 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.761 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.761 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.863 ns ( 39.13 % ) " "Info: Total cell delay = 1.863 ns ( 39.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.898 ns ( 60.87 % ) " "Info: Total interconnect delay = 2.898 ns ( 60.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { rd write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { rd {} rd~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.424ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.150ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { rd write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { rd write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { rd {} rd~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.424ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.150ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { rd write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { rd write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { rd {} rd~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.424ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.150ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "wr 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"wr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] wr 7.647 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"wr\" (Hold time is 7.647 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.977 ns + Largest " "Info: + Largest clock skew is 8.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 13.801 ns + Longest register " "Info: + Longest clock path from clock \"wr\" to destination register is 13.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.245 ns) 2.458 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.371 ns) + CELL(0.245 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { wr write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.416 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.416 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.446 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.446 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.665 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.665 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.201 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.201 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 6.907 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.907 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.731 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.731 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.141 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.141 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 9.847 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 9.847 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.515 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.515 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.305 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.305 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 13.801 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 13.801 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.418 ns ( 32.01 % ) " "Info: Total cell delay = 4.418 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.383 ns ( 67.99 % ) " "Info: Total interconnect delay = 9.383 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.801 ns" { wr write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.801 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 4.824 ns - Shortest register " "Info: - Shortest clock path from clock \"wr\" to source register is 4.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.275 ns) 2.489 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.372 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { wr write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.681 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.681 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.220 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.220 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.824 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.824 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 41.00 % ) " "Info: Total cell delay = 1.978 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 59.00 % ) " "Info: Total interconnect delay = 2.846 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { wr write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { wr {} wr~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.372ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.842ns 0.275ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.801 ns" { wr write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.801 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { wr write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { wr {} wr~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.372ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.842ns 0.275ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.801 ns" { wr write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.801 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { wr write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { wr {} wr~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.372ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.842ns 0.275ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "a0 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"a0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] a0 7.727 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"a0\" (Hold time is 7.727 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.057 ns + Largest " "Info: + Largest clock skew is 9.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 14.055 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 14.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.919 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.455 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.455 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.161 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.161 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.985 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.395 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.395 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 10.101 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.101 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.769 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.769 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.559 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.559 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 14.055 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 14.055 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.613 ns ( 32.82 % ) " "Info: Total cell delay = 4.613 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.442 ns ( 67.18 % ) " "Info: Total interconnect delay = 9.442 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.055 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.055 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 4.998 ns - Shortest register " "Info: - Shortest clock path from clock \"a0\" to source register is 4.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.371 ns) 2.663 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.430 ns) + CELL(0.371 ns) = 2.663 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { a0 write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.855 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.855 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.394 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.394 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.998 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.998 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 41.90 % ) " "Info: Total cell delay = 2.094 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.904 ns ( 58.10 % ) " "Info: Total interconnect delay = 2.904 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { a0 write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { a0 {} a0~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.430ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.862ns 0.371ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.055 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.055 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { a0 write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { a0 {} a0~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.430ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.862ns 0.371ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.055 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.055 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { a0 write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { a0 {} a0~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.430ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.862ns 0.371ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cs 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"cs\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] cs 7.718 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"cs\" (Hold time is 7.718 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.048 ns + Largest " "Info: + Largest clock skew is 9.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 14.015 ns + Longest register " "Info: + Longest clock path from clock \"cs\" to destination register is 14.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.438 ns) 2.672 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.382 ns) + CELL(0.438 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { cs write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.630 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.630 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.660 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.660 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.879 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.879 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.415 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.415 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.121 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.121 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.945 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.945 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.355 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.355 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 10.061 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.061 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.729 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.729 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.519 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.519 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 14.015 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 14.015 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.621 ns ( 32.97 % ) " "Info: Total cell delay = 4.621 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.394 ns ( 67.03 % ) " "Info: Total interconnect delay = 9.394 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.015 ns" { cs write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.015 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 4.967 ns - Shortest register " "Info: - Shortest clock path from clock \"cs\" to source register is 4.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.398 ns) 2.632 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.382 ns) + CELL(0.398 ns) = 2.632 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { cs write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.824 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.824 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.363 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.363 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.967 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.967 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 42.50 % ) " "Info: Total cell delay = 2.111 ns ( 42.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 57.50 % ) " "Info: Total interconnect delay = 2.856 ns ( 57.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { cs write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { cs {} cs~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.382ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.398ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.015 ns" { cs write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.015 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { cs write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { cs {} cs~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.382ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.398ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.015 ns" { cs write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.015 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { cs write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { cs {} cs~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.382ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.398ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datain\[3\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"datain\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] datain\[3\] 5.663 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"datain\[3\]\" (Hold time is 5.663 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.993 ns + Largest " "Info: + Largest clock skew is 6.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] destination 10.808 ns + Longest register " "Info: + Longest clock path from clock \"datain\[3\]\" to destination register is 10.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_L4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.672 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.208 ns ocw2\[5\] 3 REG LCCOMB_X18_Y28_N6 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.208 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 3.914 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 3.914 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.738 ns er\[3\] 5 REG LCCOMB_X18_Y28_N10 6 " "Info: 5: + IC(0.674 ns) + CELL(0.150 ns) = 4.738 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 6.148 ns pri\[0\]~512 6 COMB LCCOMB_X18_Y28_N12 1 " "Info: 6: + IC(1.260 ns) + CELL(0.150 ns) = 6.148 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.854 ns pri\[0\]~513 7 COMB LCCOMB_X17_Y28_N0 1 " "Info: 7: + IC(0.431 ns) + CELL(0.275 ns) = 6.854 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.522 ns pri\[0\]~517 8 COMB LCCOMB_X17_Y28_N8 1 " "Info: 8: + IC(0.253 ns) + CELL(0.415 ns) = 7.522 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 9.312 ns pri\[0\]~517clkctrl 9 COMB CLKCTRL_G0 3 " "Info: 9: + IC(1.790 ns) + CELL(0.000 ns) = 9.312 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.808 ns pri\[1\] 10 REG LCCOMB_X16_Y28_N20 1 " "Info: 10: + IC(1.346 ns) + CELL(0.150 ns) = 10.808 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 26.23 % ) " "Info: Total cell delay = 2.835 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.973 ns ( 73.77 % ) " "Info: Total interconnect delay = 7.973 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.808 ns" { datain[3] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.808 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.690ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] source 3.815 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[3\]\" to source register is 3.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_L4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.672 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.211 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.211 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 3.815 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 36.88 % ) " "Info: Total cell delay = 1.407 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 63.12 % ) " "Info: Total interconnect delay = 2.408 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.808 ns" { datain[3] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.808 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.690ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.808 ns" { datain[3] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.808 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.690ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datain\[4\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"datain\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] datain\[4\] 5.663 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"datain\[4\]\" (Hold time is 5.663 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.993 ns + Largest " "Info: + Largest clock skew is 6.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] destination 10.891 ns + Longest register " "Info: + Longest clock path from clock \"datain\[4\]\" to destination register is 10.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_K2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K2; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.275 ns) 2.755 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.628 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.291 ns ocw2\[5\] 3 REG LCCOMB_X18_Y28_N6 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.291 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 3.997 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 3.997 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.821 ns er\[3\] 5 REG LCCOMB_X18_Y28_N10 6 " "Info: 5: + IC(0.674 ns) + CELL(0.150 ns) = 4.821 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 6.231 ns pri\[0\]~512 6 COMB LCCOMB_X18_Y28_N12 1 " "Info: 6: + IC(1.260 ns) + CELL(0.150 ns) = 6.231 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.937 ns pri\[0\]~513 7 COMB LCCOMB_X17_Y28_N0 1 " "Info: 7: + IC(0.431 ns) + CELL(0.275 ns) = 6.937 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.605 ns pri\[0\]~517 8 COMB LCCOMB_X17_Y28_N8 1 " "Info: 8: + IC(0.253 ns) + CELL(0.415 ns) = 7.605 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 9.395 ns pri\[0\]~517clkctrl 9 COMB CLKCTRL_G0 3 " "Info: 9: + IC(1.790 ns) + CELL(0.000 ns) = 9.395 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.891 ns pri\[1\] 10 REG LCCOMB_X16_Y28_N20 1 " "Info: 10: + IC(1.346 ns) + CELL(0.150 ns) = 10.891 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.980 ns ( 27.36 % ) " "Info: Total cell delay = 2.980 ns ( 27.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.911 ns ( 72.64 % ) " "Info: Total interconnect delay = 7.911 ns ( 72.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { datain[4] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.628ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] source 3.898 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[4\]\" to source register is 3.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_K2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K2; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.275 ns) 2.755 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.628 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.294 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.294 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 3.898 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.898 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 39.82 % ) " "Info: Total cell delay = 1.552 ns ( 39.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns ( 60.18 % ) " "Info: Total interconnect delay = 2.346 ns ( 60.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { datain[4] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.628ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { datain[4] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.628ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { datain[4] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.628ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { datain[4] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.628ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { datain[4] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.628ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "inta 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"inta\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] inta 4.96 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"inta\" (Hold time is 4.96 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.290 ns + Largest " "Info: + Largest clock skew is 6.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta destination 10.445 ns + Longest register " "Info: + Longest clock path from clock \"inta\" to destination register is 10.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.983 ns) 2.845 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.551 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.375 ns er\[3\] 4 REG LCCOMB_X18_Y28_N10 6 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 4.375 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 5.785 ns pri\[0\]~512 5 COMB LCCOMB_X18_Y28_N12 1 " "Info: 5: + IC(1.260 ns) + CELL(0.150 ns) = 5.785 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.491 ns pri\[0\]~513 6 COMB LCCOMB_X17_Y28_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.275 ns) = 6.491 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.159 ns pri\[0\]~517 7 COMB LCCOMB_X17_Y28_N8 1 " "Info: 7: + IC(0.253 ns) + CELL(0.415 ns) = 7.159 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 8.949 ns pri\[0\]~517clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.790 ns) + CELL(0.000 ns) = 8.949 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.445 ns pri\[1\] 9 REG LCCOMB_X16_Y28_N20 1 " "Info: 9: + IC(1.346 ns) + CELL(0.150 ns) = 10.445 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.404 ns ( 42.16 % ) " "Info: Total cell delay = 4.404 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.041 ns ( 57.84 % ) " "Info: Total interconnect delay = 6.041 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.445 ns" { inta flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.445 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta source 4.155 ns - Shortest register " "Info: - Shortest clock path from clock \"inta\" to source register is 4.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.983 ns) 2.845 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.551 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.155 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 4.155 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.414 ns ( 82.17 % ) " "Info: Total cell delay = 3.414 ns ( 82.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 17.83 % ) " "Info: Total interconnect delay = 0.741 ns ( 17.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { inta flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.445 ns" { inta flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.445 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { inta flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.445 ns" { inta flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.445 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { inta flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] reset 4.96 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"reset\" (Hold time is 4.96 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.290 ns + Largest " "Info: + Largest clock skew is 6.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 10.450 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 10.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.556 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.556 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.380 ns er\[3\] 4 REG LCCOMB_X18_Y28_N10 6 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 4.380 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 5.790 ns pri\[0\]~512 5 COMB LCCOMB_X18_Y28_N12 1 " "Info: 5: + IC(1.260 ns) + CELL(0.150 ns) = 5.790 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.496 ns pri\[0\]~513 6 COMB LCCOMB_X17_Y28_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.275 ns) = 6.496 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.164 ns pri\[0\]~517 7 COMB LCCOMB_X17_Y28_N8 1 " "Info: 7: + IC(0.253 ns) + CELL(0.415 ns) = 7.164 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 8.954 ns pri\[0\]~517clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.790 ns) + CELL(0.000 ns) = 8.954 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.450 ns pri\[1\] 9 REG LCCOMB_X16_Y28_N20 1 " "Info: 9: + IC(1.346 ns) + CELL(0.150 ns) = 10.450 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.409 ns ( 42.19 % ) " "Info: Total cell delay = 4.409 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.041 ns ( 57.81 % ) " "Info: Total interconnect delay = 6.041 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { reset flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 4.160 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.556 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.556 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.160 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 4.160 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.419 ns ( 82.19 % ) " "Info: Total cell delay = 3.419 ns ( 82.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 17.81 % ) " "Info: Total interconnect delay = 0.741 ns ( 17.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { reset flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { reset flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { reset flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { reset flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { reset flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "er\[6\] code\[0\] datain\[3\] 4.669 ns register " "Info: tsu for register \"er\[6\]\" (data pin = \"code\[0\]\", clock pin = \"datain\[3\]\") is 4.669 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.658 ns + Longest pin register " "Info: + Longest pin to register delay is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns code\[0\] 1 PIN PIN_G1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G1; Fanout = 9; PIN Node = 'code\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.286 ns) + CELL(0.398 ns) 6.546 ns Decoder1~90 2 COMB LCCOMB_X17_Y28_N22 1 " "Info: 2: + IC(5.286 ns) + CELL(0.398 ns) = 6.546 ns; Loc. = LCCOMB_X17_Y28_N22; Fanout = 1; COMB Node = 'Decoder1~90'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { code[0] Decoder1~90 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.438 ns) 7.658 ns er\[6\] 3 REG LCCOMB_X17_Y28_N2 7 " "Info: 3: + IC(0.674 ns) + CELL(0.438 ns) = 7.658 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { Decoder1~90 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.698 ns ( 22.17 % ) " "Info: Total cell delay = 1.698 ns ( 22.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.960 ns ( 77.83 % ) " "Info: Total interconnect delay = 5.960 ns ( 77.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { code[0] Decoder1~90 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { code[0] {} code[0]~combout {} Decoder1~90 {} er[6] {} } { 0.000ns 0.000ns 5.286ns 0.674ns } { 0.000ns 0.862ns 0.398ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.826 ns + " "Info: + Micro setup delay of destination is 0.826 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] destination 3.815 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[3\]\" to destination register is 3.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_L4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.672 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.211 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.211 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 3.815 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 36.88 % ) " "Info: Total cell delay = 1.407 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 63.12 % ) " "Info: Total interconnect delay = 2.408 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { code[0] Decoder1~90 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { code[0] {} code[0]~combout {} Decoder1~90 {} er[6] {} } { 0.000ns 0.000ns 5.286ns 0.674ns } { 0.000ns 0.862ns 0.398ns 0.438ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a0 sp\[0\] pri\[0\] 18.301 ns register " "Info: tco from clock \"a0\" to destination pin \"sp\[0\]\" through register \"pri\[0\]\" is 18.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 14.054 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to source register is 14.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.919 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.455 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.455 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.161 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.161 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.985 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.395 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.395 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 10.101 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.101 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.769 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.769 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.559 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.559 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 14.054 ns pri\[0\] 13 REG LCCOMB_X16_Y28_N24 1 " "Info: 13: + IC(1.345 ns) + CELL(0.150 ns) = 14.054 ns; Loc. = LCCOMB_X16_Y28_N24; Fanout = 1; REG Node = 'pri\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { pri[0]~517clkctrl pri[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.613 ns ( 32.82 % ) " "Info: Total cell delay = 4.613 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.441 ns ( 67.18 % ) " "Info: Total interconnect delay = 9.441 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.054 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.054 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[0] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.345ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.247 ns + Longest register pin " "Info: + Longest register to pin delay is 4.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pri\[0\] 1 REG LCCOMB_X16_Y28_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y28_N24; Fanout = 1; REG Node = 'pri\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pri[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(2.662 ns) 4.247 ns sp\[0\] 2 PIN PIN_F1 0 " "Info: 2: + IC(1.585 ns) + CELL(2.662 ns) = 4.247 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'sp\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { pri[0] sp[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 62.68 % ) " "Info: Total cell delay = 2.662 ns ( 62.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns ( 37.32 % ) " "Info: Total interconnect delay = 1.585 ns ( 37.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { pri[0] sp[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { pri[0] {} sp[0] {} } { 0.000ns 1.585ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.054 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.054 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[0] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.345ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { pri[0] sp[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { pri[0] {} sp[0] {} } { 0.000ns 1.585ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a0 rd_imr 13.275 ns Longest " "Info: Longest tpd from source pin \"a0\" to destination pin \"rd_imr\" is 13.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.816 ns) + CELL(0.275 ns) 7.953 ns read2~25 2 COMB LCCOMB_X18_Y26_N20 1 " "Info: 2: + IC(6.816 ns) + CELL(0.275 ns) = 7.953 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'read2~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.091 ns" { a0 read2~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(2.808 ns) 13.275 ns rd_imr 3 PIN PIN_AF7 0 " "Info: 3: + IC(2.514 ns) + CELL(2.808 ns) = 13.275 ns; Loc. = PIN_AF7; Fanout = 0; PIN Node = 'rd_imr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.322 ns" { read2~25 rd_imr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 29.72 % ) " "Info: Total cell delay = 3.945 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.330 ns ( 70.28 % ) " "Info: Total interconnect delay = 9.330 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.275 ns" { a0 read2~25 rd_imr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.275 ns" { a0 {} a0~combout {} read2~25 {} rd_imr {} } { 0.000ns 0.000ns 6.816ns 2.514ns } { 0.000ns 0.862ns 0.275ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "icw2\[5\] datain\[5\] a0 3.409 ns register " "Info: th for register \"icw2\[5\]\" (data pin = \"datain\[5\]\", clock pin = \"a0\") is 3.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 9.765 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0010 4 REG LCFF_X17_Y26_N19 3 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N19; Fanout = 3; REG Node = 'state.0010'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0010 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.420 ns) 5.641 ns icw2~0 5 COMB LCCOMB_X18_Y26_N28 1 " "Info: 5: + IC(0.521 ns) + CELL(0.420 ns) = 5.641 ns; Loc. = LCCOMB_X18_Y26_N28; Fanout = 1; COMB Node = 'icw2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { state.0010 icw2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.000 ns) 8.237 ns icw2~0clkctrl 6 COMB CLKCTRL_G7 5 " "Info: 6: + IC(2.596 ns) + CELL(0.000 ns) = 8.237 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'icw2~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { icw2~0 icw2~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 9.765 ns icw2\[5\] 7 REG LCCOMB_X10_Y28_N18 1 " "Info: 7: + IC(1.378 ns) + CELL(0.150 ns) = 9.765 ns; Loc. = LCCOMB_X10_Y28_N18; Fanout = 1; REG Node = 'icw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 29.80 % ) " "Info: Total cell delay = 2.910 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.855 ns ( 70.20 % ) " "Info: Total interconnect delay = 6.855 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { a0 write2~0 clk state.0010 icw2~0 icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0010 {} icw2~0 {} icw2~0clkctrl {} icw2[5] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.521ns 2.596ns 1.378ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.356 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns datain\[5\] 1 PIN PIN_B7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_B7; Fanout = 4; PIN Node = 'datain\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.221 ns) + CELL(0.275 ns) 6.356 ns icw2\[5\] 2 REG LCCOMB_X10_Y28_N18 1 " "Info: 2: + IC(5.221 ns) + CELL(0.275 ns) = 6.356 ns; Loc. = LCCOMB_X10_Y28_N18; Fanout = 1; REG Node = 'icw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 17.86 % ) " "Info: Total cell delay = 1.135 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.221 ns ( 82.14 % ) " "Info: Total interconnect delay = 5.221 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.356 ns" { datain[5] {} datain[5]~combout {} icw2[5] {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.860ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { a0 write2~0 clk state.0010 icw2~0 icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0010 {} icw2~0 {} icw2~0clkctrl {} icw2[5] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.521ns 2.596ns 1.378ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.356 ns" { datain[5] {} datain[5]~combout {} icw2[5] {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.860ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 19:05:51 2010 " "Info: Processing ended: Tue May 11 19:05:51 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
