5000,0
15000,0
25000,0
35000,0
45000,1
55000,2
65000,3
75000,4
85000,5
95000,6
105000,7
115000,8
125000,9
135000,10
145000,11
155000,12
165000,13
175000,14
185000,15
195000,16
- tb_counter.sv:23: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08
- Verilator: $finish at 200ns; walltime 0.001 s; speed 108.507 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 249 MB
