
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: xph3app604
#     Report Created on:  Mon Jan  8 10:50:40 2018
#     Working Directory: /tp/xph3app/xph3app604/Projet_3A/RTL/spyglass/REPORTS
#     SpyGlass Version : 5.6.0
#     Policy Name      : SpyGlass(5.6.0)
#                        erc(5.6.0)
#                        latch(5.6.0)
#                        lint(5.6.0)
#                        morelint(5.6.0)
#                        openmore(5.6.0)
#                        simulation(5.6.0)
#                        starc(5.6.0)
#                        starc2005(5.6.0)
#                        timing(5.6.0)
#
#     Total Number of Generated Messages        :         52
#     Number of Waived Messages                 :          1
#     Number of Reported Messages (New)         :          0
#     Number of Reported Messages (PreExisting) :         51
#     Number of Reported Messages (Fixed)       :          2
#     Number of Overlimit Messages              :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### PreExisting Messages -> BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File                                                                     Line    Wt    Message
======================================================================================
[0]      ElabSummary    ElabSummary    Info        ./spyglass-1/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### PreExisting Messages -> Non-BuiltIn -> Goal=lint/lint_rtl ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule          Alias                 Severity    File                     Line    Wt    Message
======================================================================================
[3]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[0][9:0]' in module 'A'
[4]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[1][9:0]' in module 'A'
[5]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[2][9:0]' in module 'A'
[6]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[3][9:0]' in module 'A'
[7]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[4][9:0]' in module 'A'
[8]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[5][9:0]' in module 'A'
[9]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[6][9:0]' in module 'A'
[A]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[7][9:0]' in module 'A'
[B]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[8][9:0]' in module 'A'
[C]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[9][9:0]' in module 'A'
[D]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[10][9:0]' in module 'A'
[E]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[11][9:0]' in module 'A'
[F]      InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[12][9:0]' in module 'A'
[10]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[13][9:0]' in module 'A'
[11]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[14][9:0]' in module 'A'
[12]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[15][9:0]' in module 'A'
[13]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[16][9:0]' in module 'A'
[14]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[17][9:0]' in module 'A'
[15]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[18][9:0]' in module 'A'
[16]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[19][9:0]' in module 'A'
[17]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[20][9:0]' in module 'A'
[18]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[21][9:0]' in module 'A'
[19]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[22][9:0]' in module 'A'
[1A]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[23][9:0]' in module 'A'
[1B]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[24][9:0]' in module 'A'
[1C]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[25][9:0]' in module 'A'
[1D]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[26][9:0]' in module 'A'
[1E]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[27][9:0]' in module 'A'
[1F]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[28][9:0]' in module 'A'
[20]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[29][9:0]' in module 'A'
[21]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[30][9:0]' in module 'A'
[22]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     81      5     Latch inferred for signal 'Prob[31][9:0]' in module 'A'
[23]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     100     5     Latch inferred for signal 'data_out[9:0]' in module 'A'
[24]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/Memory.vhd     102     5     Latch inferred for signal 'index_temp[4:0]' in module 'A'
[31]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/core.vhd       106     5     Latch inferred for signal 'sig_full_in_M' in module 'A'
[32]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/core.vhd       108     5     Latch inferred for signal 'sig_full_in_G' in module 'A'
[34]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/core.vhd       114     5     Latch inferred for signal 'data_out[9:0]' in module 'A'
[33]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/core.vhd       116     5     Latch inferred for signal 'sig_prob[9:0]' in module 'A'
[2F]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    74      5     Latch inferred for signal 'prog_link_out[10:0]' in module 'A'
[2A]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    83      5     Latch inferred for signal 'prog_link_reg[0][3:0]' in module 'A'
[2B]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    83      5     Latch inferred for signal 'prog_link_reg[1][3:0]' in module 'A'
[2C]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    83      5     Latch inferred for signal 'prog_link_reg[2][3:0]' in module 'A'
[2D]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    83      5     Latch inferred for signal 'prog_link_reg[3][3:0]' in module 'A'
[2E]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    83      5     Latch inferred for signal 'prog_link_reg[4][3:0]' in module 'A'
[29]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    101     5     Latch inferred for signal 'addr_out[0]' in module 'A'
[28]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    102     5     Latch inferred for signal 'addr_out[1]' in module 'A'
[27]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    103     5     Latch inferred for signal 'addr_out[2]' in module 'A'
[26]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    104     5     Latch inferred for signal 'addr_out[3]' in module 'A'
[25]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    105     5     Latch inferred for signal 'addr_out[4]' in module 'A'
[30]     InferLatch    (OpenMORE 5.5.2.1)    Error       ../../vhd/gateway.vhd    107     5     Latch inferred for signal 'index_temp[2:0]' in module 'A'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

############################# Fixed Violations ########################################
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Rule       Alias      Severity       File                     Line    Wt      Message
======================================================================================
WRN_612    WRN_612    LangWarning    ../../vhd/gateway.vhd    0       1000    Source file "/tp/xph3app/xph3app604/Projet_3A/RTL/vhd/gateway.vhd" is newer than it's pre-compiled (library) dump, please recompile this file; otherwise it may lead to incorrect elaboration errors
WRN_612    WRN_612    LangWarning    ../../vhd/Memory.vhd     0       1000    Source file "/tp/xph3app/xph3app604/Projet_3A/RTL/vhd/Memory.vhd" is newer than it's pre-compiled (library) dump, please recompile this file; otherwise it may lead to incorrect elaboration errors
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
