# Reading D:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:26:54 on Dec 23,2025
# vlog -reportprogress 300 -vlog01compat -work postlayout C:/Users/FHCY/Desktop/J3224008944_SLC/designer/impl1/lly_VM_ba.v 
# -- Compiling module lly_VM
# 
# Top level modules:
# 	lly_VM
# End time: 21:26:54 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:26:54 on Dec 23,2025
# vlog -reportprogress 300 "+incdir+C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus" -vlog01compat -work postlayout C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus/test_FSM.v 
# -- Compiling module test_lly_fsm_0101
# -- Compiling module test_lly_VM
# 
# Top level modules:
# 	test_lly_fsm_0101
# 	test_lly_VM
# End time: 21:26:54 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /u0=C:/Users/FHCY/Desktop/J3224008944_SLC/designer/impl1/lly_VM_ba.sdf postlayout.test_lly_VM 
# Start time: 21:26:54 on Dec 23,2025
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.test_lly_VM
# Loading postlayout.lly_VM
# Loading proasic3.DFN1P1
# Loading proasic3.IOPAD_IN
# Loading proasic3.MX2
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.IOPAD_TRI
# Loading proasic3.NOR3A
# Loading proasic3.IOIN_IB
# Loading proasic3.MX2C
# Loading proasic3.DFN1C1
# Loading proasic3.CLKIO
# Loading proasic3.NOR2A
# Loading proasic3.OR2A
# Loading proasic3.NOR2B
# Loading proasic3.MX2A
# Loading proasic3.GND
# Loading proasic3.VCC
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# Loading instances from C:/Users/FHCY/Desktop/J3224008944_SLC/designer/impl1/lly_VM_ba.sdf
# Loading proasic3.Dffpr
# Loading proasic3.UDP_MUX2
# Loading proasic3.UFPRB
# Loading timing data from C:/Users/FHCY/Desktop/J3224008944_SLC/designer/impl1/lly_VM_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test_lly_VM File: C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus/test_FSM.v
# ** Error: src/proasic3.v(10126): $setup( negedge D:529729 ps, posedge CLK &&& Enable01:529946 ps, 539 ps );
#    Time: 529946 ps  Iteration: 1  Instance: /test_lly_VM/u0/\current_s[1] 
# End time: 21:28:12 on Dec 23,2025, Elapsed time: 0:01:18
# Errors: 1, Warnings: 0
