##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SDCard_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (SDCard_Clock_1:R vs. SDCard_Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: ADC_SAR_1_theACLK          | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_SAR_1_theACLK(routed)  | N/A                   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 47.57 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 48.00 MHz  | 
Clock: SDCard_Clock_1             | Frequency: 56.42 MHz  | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       CyBUS_CLK       20833.3          -188        N/A              N/A         N/A              N/A         N/A              N/A         
SDCard_Clock_1  SDCard_Clock_1  20833.3          3109        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase  
---------------------  ------------  ----------------  
\SDCard:miso0(0)_PAD\  15984         SDCard_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase  
---------------------  ------------  ----------------  
\SDCard:mosi0(0)_PAD\  32964         SDCard_Clock_1:R  
\SDCard:sclk0(0)_PAD\  22648         SDCard_Clock_1:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.57 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3651   8361   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16791   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16791   -188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SDCard_Clock_1
********************************************
Clock: SDCard_Clock_1
Frequency: 56.42 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 3109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14215
-------------------------------------   ----- 
End-of-path arrival time (ps)           14215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell13     3206   8566   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell13     3350  11916   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell11     2299  14215   3109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell11         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3651   8361   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16791   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16791   -188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (SDCard_Clock_1:R vs. SDCard_Clock_1:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 3109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14215
-------------------------------------   ----- 
End-of-path arrival time (ps)           14215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell13     3206   8566   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell13     3350  11916   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell11     2299  14215   3109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell11         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3651   8361   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16791   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16791   -188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 3109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14215
-------------------------------------   ----- 
End-of-path arrival time (ps)           14215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell13     3206   8566   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell13     3350  11916   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell11     2299  14215   3109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3651   8361   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13491   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13491   3112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 3434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13890
-------------------------------------   ----- 
End-of-path arrival time (ps)           13890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell12     2891   8251   3434  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell12     3350  11601   3434  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell11     2289  13890   3434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 6412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3651   8361   6412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3649   8359   6415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 7358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12975
-------------------------------------   ----- 
End-of-path arrival time (ps)           12975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell20     2604   7314   7358  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell20     3350  10664   7358  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2311  12975   7358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 7412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10571
-------------------------------------   ----- 
End-of-path arrival time (ps)           10571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1   count7cell      1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:load_rx_data\/main_3  macrocell8      2991   4931   7412  RISE       1
\SDCard:SPI0:BSPIM:load_rx_data\/q       macrocell8      3350   8281   7412  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2291  10571   7412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 7475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2588   7298   7475  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SDCard:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SDCard:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 8279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12054
-------------------------------------   ----- 
End-of-path arrival time (ps)           12054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580   8279  RISE       1
\SDCard:SPI0:BSPIM:rx_status_6\/main_5          macrocell14     2789   6369   8279  RISE       1
\SDCard:SPI0:BSPIM:rx_status_6\/q               macrocell14     3350   9719   8279  RISE       1
\SDCard:SPI0:BSPIM:RxStsReg\/status_6           statusicell1    2335  12054   8279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:RxStsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 8298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q            macrocell15     1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5275   6525   8298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q            macrocell16     1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4555   5805   9018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q            macrocell17     1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4491   5741   9082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SDCard:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 9125p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1   count7cell     1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:load_rx_data\/main_3  macrocell8     2991   4931   7412  RISE       1
\SDCard:SPI0:BSPIM:load_rx_data\/q       macrocell8     3350   8281   7412  RISE       1
\SDCard:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2928  11208   9125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 9393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580   9393  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_8              macrocell16     4350   7930   9393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 9646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell9      2318   7678   9646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell9          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 9646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360   3109  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell10     2318   7678   9646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SDCard:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 9825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q           macrocell17    1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:tx_status_0\/main_0  macrocell18    3582   4832   9825  RISE       1
\SDCard:SPI0:BSPIM:tx_status_0\/q       macrocell18    3350   8182   9825  RISE       1
\SDCard:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2327  10508   9825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210   4425  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   3593   4803   9970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_82/main_1
Capture Clock  : Net_82/clock_0
Path slack     : 10009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970   -188  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710   -188  RISE       1
Net_82/main_1                               macrocell1      2604   7314  10009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_82/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10237p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q         macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_2  macrocell7    5837   7087  10237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580   9393  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_8              macrocell15     3229   6809  10514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580   9393  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_8              macrocell17     3229   6809  10514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 11022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210   4425  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   2542   3752  11022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 11025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3748
-------------------------------------   ---- 
End-of-path arrival time (ps)           3748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210   4425  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2538   3748  11025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:cnt_enable\/q
Path End       : \SDCard:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SDCard:SPI0:BSPIM:BitCounter\/clock
Path slack     : 11030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               16773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:cnt_enable\/q       macrocell5    1250   1250  11030  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/enable  count7cell    4493   5743  11030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 11186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q           macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell10   4887   6137  11186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_6     macrocell6    3894   5834  11489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_6      macrocell15   3894   5834  11489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_6      macrocell17   3894   5834  11489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_6      macrocell16   3884   5824  11500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 11503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q           macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell10   4571   5821  11503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   5861  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_5     macrocell6    3874   5814  11509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   5861  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_5      macrocell15   3874   5814  11509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   5861  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_5      macrocell17   3874   5814  11509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:Net_1\/main_1
Capture Clock  : \SDCard:Net_1\/clock_0
Path slack     : 11516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q  macrocell16   1250   1250   6719  RISE       1
\SDCard:Net_1\/main_1          macrocell3    4557   5807  11516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_1\/clock_0                                     macrocell3          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q          macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/main_1  macrocell5    4557   5807  11516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11541p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5876  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_3      macrocell16   3843   5783  11541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   5939  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_4     macrocell6    3826   5766  11557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   5939  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_4      macrocell15   3826   5766  11557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   5939  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_4      macrocell17   3826   5766  11557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 11567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q           macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell10   4506   5756  11567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   5939  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_4      macrocell16   3809   5749  11574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:Net_1\/main_0
Capture Clock  : \SDCard:Net_1\/clock_0
Path slack     : 11579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q  macrocell17   1250   1250   6843  RISE       1
\SDCard:Net_1\/main_0          macrocell3    4494   5744  11579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_1\/clock_0                                     macrocell3          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q          macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/main_0  macrocell5    4494   5744  11579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q         macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_1  macrocell7    4384   5634  11689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11700p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6080  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_7     macrocell6    3684   5624  11700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11700p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6080  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_7      macrocell15   3684   5624  11700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11700p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6080  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_7      macrocell17   3684   5624  11700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11726p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q         macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_0  macrocell7    4347   5597  11726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6080  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_7      macrocell16   3526   5466  11858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:Net_1\/main_2
Capture Clock  : \SDCard:Net_1\/clock_0
Path slack     : 11891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q  macrocell15   1250   1250   7153  RISE       1
\SDCard:Net_1\/main_2          macrocell3    4182   5432  11891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_1\/clock_0                                     macrocell3          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q          macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/main_2  macrocell5    4182   5432  11891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   5861  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_5      macrocell16   3387   5327  11996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5876  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_3     macrocell6    3384   5324  12000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5876  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_3      macrocell15   3384   5324  12000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5876  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_3      macrocell17   3384   5324  12000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q        macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_1  macrocell6    3710   4960  12364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q       macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_1  macrocell15   3710   4960  12364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q       macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_1  macrocell17   3710   4960  12364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:Net_22\/main_1
Capture Clock  : \SDCard:Net_22\/clock_0
Path slack     : 12368p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q  macrocell16   1250   1250   6719  RISE       1
\SDCard:Net_22\/main_1         macrocell4    3705   4955  12368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_22\/clock_0                                    macrocell4          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6023  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_6    macrocell7    2991   4931  12393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q       macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_0  macrocell16   3582   4832  12492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:Net_22\/main_0
Capture Clock  : \SDCard:Net_22\/clock_0
Path slack     : 12492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q  macrocell17   1250   1250   6843  RISE       1
\SDCard:Net_22\/main_0         macrocell4    3581   4831  12492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_22\/clock_0                                    macrocell4          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_82/main_0
Capture Clock  : Net_82/clock_0
Path slack     : 12545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210   4425  RISE       1
Net_82/main_0                                          macrocell1     3569   4779  12545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_82/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:cnt_enable\/q
Path End       : \SDCard:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 12553p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:cnt_enable\/q       macrocell5    1250   1250  11030  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/main_3  macrocell5    3520   4770  12553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:Net_22\/q
Path End       : \SDCard:Net_22\/main_3
Capture Clock  : \SDCard:Net_22\/clock_0
Path slack     : 12598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_22\/clock_0                                    macrocell4          0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SDCard:Net_22\/q       macrocell4    1250   1250  12598  RISE       1
\SDCard:Net_22\/main_3  macrocell4    3476   4726  12598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_22\/clock_0                                    macrocell4          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_1\/q
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_1\/q       macrocell16   1250   1250   6719  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_1  macrocell16   3456   4706  12617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q        macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_0  macrocell6    3426   4676  12647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q       macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_0  macrocell15   3426   4676  12647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_2\/q
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_2\/q       macrocell17   1250   1250   6843  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_0  macrocell17   3426   4676  12647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12716p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   5861  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_5    macrocell7    2667   4607  12716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5876  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_3    macrocell7    2655   4595  12729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6080  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_7    macrocell7    2645   4585  12738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   5939  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_4    macrocell7    2639   4579  12745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q        macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_2  macrocell6    3273   4523  12801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q       macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_2  macrocell15   3273   4523  12801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q       macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_2  macrocell17   3273   4523  12801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:Net_22\/main_2
Capture Clock  : \SDCard:Net_22\/clock_0
Path slack     : 12802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q  macrocell15   1250   1250   7153  RISE       1
\SDCard:Net_22\/main_2         macrocell4    3271   4521  12802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_22\/clock_0                                    macrocell4          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:state_0\/q
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:state_0\/q       macrocell15   1250   1250   7153  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_2  macrocell16   3268   4518  12805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:ld_ident\/q
Path End       : \SDCard:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SDCard:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:ld_ident\/q       macrocell6    1250   1250   7163  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/main_8  macrocell6    3266   4516  12807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:ld_ident\/q
Path End       : \SDCard:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SDCard:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:ld_ident\/q      macrocell6    1250   1250   7163  RISE       1
\SDCard:SPI0:BSPIM:state_0\/main_9  macrocell15   3266   4516  12807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:ld_ident\/q
Path End       : \SDCard:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SDCard:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:ld_ident\/q      macrocell6    1250   1250   7163  RISE       1
\SDCard:SPI0:BSPIM:state_2\/main_9  macrocell17   3266   4516  12807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:ld_ident\/q
Path End       : \SDCard:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SDCard:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:ld_ident\/clock_0                       macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:ld_ident\/q      macrocell6    1250   1250   7163  RISE       1
\SDCard:SPI0:BSPIM:state_1\/main_9  macrocell16   3227   4477  12847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:state_1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:Net_1\/q
Path End       : \SDCard:Net_1\/main_3
Capture Clock  : \SDCard:Net_1\/clock_0
Path slack     : 13490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_1\/clock_0                                     macrocell3          0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SDCard:Net_1\/q       macrocell3    1250   1250  13490  RISE       1
\SDCard:Net_1\/main_3  macrocell3    2584   3834  13490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:Net_1\/clock_0                                     macrocell3          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:load_cond\/q
Path End       : \SDCard:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SDCard:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 13759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:load_cond\/q       macrocell7    1250   1250  13759  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/main_8  macrocell7    2314   3564  13759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:load_cond\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SDCard:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:mosi_hs_reg\/q       macrocell10   1250   1250  13768  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell10   2306   3556  13768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SDCard:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SDCard_Clock_1:R#1 vs. SDCard_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell9    1250   1250  13774  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell10   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell10         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

