// Seed: 1209782811
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    input wand id_11,
    input tri id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15,
    input wand id_16,
    input tri0 id_17,
    input supply1 id_18,
    output logic id_19,
    input wor id_20,
    output logic id_21,
    input tri0 id_22,
    output wand id_23,
    output uwire id_24,
    input logic id_25,
    input uwire id_26,
    input wor id_27,
    input tri id_28,
    output wor id_29,
    output supply0 id_30
);
  tri id_32;
  always begin
    id_21 <= !id_2 * id_25;
    id_32 = 1;
    if (id_16 && id_8) begin
      $display(1, 1);
    end
  end
  id_33(
      1 == id_17, id_32
  );
  wire id_34;
  integer id_35 = 1'b0;
  module_0(
      id_29, id_27, id_2, id_10, id_24
  ); id_36(
      id_19, id_25, id_21, id_12 == 1 - id_17
  );
endmodule
