INFO: [VRFC 10-2263] Analyzing Verilog file "W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sim_1/new/Test_SIM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_SIM_CPU
