.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Fugt */
.set Fugt__0__DM__MASK, 0x07
.set Fugt__0__DM__SHIFT, 0
.set Fugt__0__DR, CYREG_PRT2_DR
.set Fugt__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Fugt__0__HSIOM_MASK, 0x0000000F
.set Fugt__0__HSIOM_SHIFT, 0
.set Fugt__0__INTCFG, CYREG_PRT2_INTCFG
.set Fugt__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Fugt__0__MASK, 0x01
.set Fugt__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Fugt__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Fugt__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Fugt__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Fugt__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Fugt__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Fugt__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Fugt__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Fugt__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Fugt__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Fugt__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Fugt__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Fugt__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Fugt__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Fugt__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Fugt__0__PC, CYREG_PRT2_PC
.set Fugt__0__PC2, CYREG_PRT2_PC2
.set Fugt__0__PORT, 2
.set Fugt__0__PS, CYREG_PRT2_PS
.set Fugt__0__SHIFT, 0
.set Fugt__DR, CYREG_PRT2_DR
.set Fugt__INTCFG, CYREG_PRT2_INTCFG
.set Fugt__INTSTAT, CYREG_PRT2_INTSTAT
.set Fugt__MASK, 0x01
.set Fugt__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Fugt__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Fugt__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Fugt__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Fugt__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Fugt__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Fugt__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Fugt__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Fugt__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Fugt__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Fugt__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Fugt__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Fugt__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Fugt__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Fugt__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Fugt__PC, CYREG_PRT2_PC
.set Fugt__PC2, CYREG_PRT2_PC2
.set Fugt__PORT, 2
.set Fugt__PS, CYREG_PRT2_PS
.set Fugt__SHIFT, 0

/* Rx_1 */
.set Rx_1__0__DM__MASK, 0x7000
.set Rx_1__0__DM__SHIFT, 12
.set Rx_1__0__DR, CYREG_PRT0_DR
.set Rx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Rx_1__0__HSIOM_MASK, 0x000F0000
.set Rx_1__0__HSIOM_SHIFT, 16
.set Rx_1__0__INTCFG, CYREG_PRT0_INTCFG
.set Rx_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Rx_1__0__MASK, 0x10
.set Rx_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rx_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rx_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rx_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rx_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rx_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rx_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rx_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rx_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rx_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rx_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rx_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rx_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rx_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rx_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rx_1__0__PC, CYREG_PRT0_PC
.set Rx_1__0__PC2, CYREG_PRT0_PC2
.set Rx_1__0__PORT, 0
.set Rx_1__0__PS, CYREG_PRT0_PS
.set Rx_1__0__SHIFT, 4
.set Rx_1__DR, CYREG_PRT0_DR
.set Rx_1__INTCFG, CYREG_PRT0_INTCFG
.set Rx_1__INTSTAT, CYREG_PRT0_INTSTAT
.set Rx_1__MASK, 0x10
.set Rx_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rx_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rx_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rx_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rx_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rx_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rx_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rx_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rx_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rx_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rx_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rx_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rx_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rx_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rx_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rx_1__PC, CYREG_PRT0_PC
.set Rx_1__PC2, CYREG_PRT0_PC2
.set Rx_1__PORT, 0
.set Rx_1__PS, CYREG_PRT0_PS
.set Rx_1__SHIFT, 4

/* Tx_1 */
.set Tx_1__0__DM__MASK, 0x38000
.set Tx_1__0__DM__SHIFT, 15
.set Tx_1__0__DR, CYREG_PRT0_DR
.set Tx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Tx_1__0__HSIOM_MASK, 0x00F00000
.set Tx_1__0__HSIOM_SHIFT, 20
.set Tx_1__0__INTCFG, CYREG_PRT0_INTCFG
.set Tx_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Tx_1__0__OUT_SEL_SHIFT, 10
.set Tx_1__0__OUT_SEL_VAL, 0
.set Tx_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_1__0__PC, CYREG_PRT0_PC
.set Tx_1__0__PC2, CYREG_PRT0_PC2
.set Tx_1__0__PORT, 0
.set Tx_1__0__PS, CYREG_PRT0_PS
.set Tx_1__0__SHIFT, 5
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INTCFG, CYREG_PRT0_INTCFG
.set Tx_1__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_1__MASK, 0x20
.set Tx_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_1__PC, CYREG_PRT0_PC
.set Tx_1__PC2, CYREG_PRT0_PC2
.set Tx_1__PORT, 0
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 5

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set UART_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set UART_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set UART_BUART_sRX_RxBitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set UART_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL_00
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set UART_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set UART_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set UART_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_00
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_00
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A0_03
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A1_03
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D0_03
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D1_03
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F0_03
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F1_03
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK_03
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST_03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_02
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_02
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_02
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_02
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_02
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_02
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_02
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_02

/* UART_IntClock */
.set UART_IntClock__DIVIDER_MASK, 0x0000FFFF
.set UART_IntClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_IntClock__ENABLE_MASK, 0x80000000
.set UART_IntClock__MASK, 0x80000000
.set UART_IntClock__REGISTER, CYREG_CLK_DIVIDER_B00

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_MASK, 0xC0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_TXInternalInterrupt__INTC_PRIOR_MASK, 0xC00000
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pumpe */
.set Pumpe__0__DM__MASK, 0x38
.set Pumpe__0__DM__SHIFT, 3
.set Pumpe__0__DR, CYREG_PRT0_DR
.set Pumpe__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pumpe__0__HSIOM_MASK, 0x000000F0
.set Pumpe__0__HSIOM_SHIFT, 4
.set Pumpe__0__INTCFG, CYREG_PRT0_INTCFG
.set Pumpe__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pumpe__0__MASK, 0x02
.set Pumpe__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pumpe__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pumpe__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pumpe__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pumpe__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pumpe__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pumpe__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pumpe__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pumpe__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pumpe__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pumpe__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pumpe__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pumpe__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pumpe__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pumpe__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pumpe__0__PC, CYREG_PRT0_PC
.set Pumpe__0__PC2, CYREG_PRT0_PC2
.set Pumpe__0__PORT, 0
.set Pumpe__0__PS, CYREG_PRT0_PS
.set Pumpe__0__SHIFT, 1
.set Pumpe__DR, CYREG_PRT0_DR
.set Pumpe__INTCFG, CYREG_PRT0_INTCFG
.set Pumpe__INTSTAT, CYREG_PRT0_INTSTAT
.set Pumpe__MASK, 0x02
.set Pumpe__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pumpe__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pumpe__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pumpe__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pumpe__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pumpe__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pumpe__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pumpe__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pumpe__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pumpe__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pumpe__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pumpe__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pumpe__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pumpe__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pumpe__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pumpe__PC, CYREG_PRT0_PC
.set Pumpe__PC2, CYREG_PRT0_PC2
.set Pumpe__PORT, 0
.set Pumpe__PS, CYREG_PRT0_PS
.set Pumpe__SHIFT, 1

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* isr_EOC */
.set isr_EOC__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_EOC__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_EOC__INTC_MASK, 0x08
.set isr_EOC__INTC_NUMBER, 3
.set isr_EOC__INTC_PRIOR_MASK, 0xC0000000
.set isr_EOC__INTC_PRIOR_NUM, 1
.set isr_EOC__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_EOC__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_EOC__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Lysfoler */
.set Lysfoler__0__DM__MASK, 0x38000
.set Lysfoler__0__DM__SHIFT, 15
.set Lysfoler__0__DR, CYREG_PRT2_DR
.set Lysfoler__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Lysfoler__0__HSIOM_MASK, 0x00F00000
.set Lysfoler__0__HSIOM_SHIFT, 20
.set Lysfoler__0__INTCFG, CYREG_PRT2_INTCFG
.set Lysfoler__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Lysfoler__0__MASK, 0x20
.set Lysfoler__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Lysfoler__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Lysfoler__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Lysfoler__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Lysfoler__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Lysfoler__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Lysfoler__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Lysfoler__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Lysfoler__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Lysfoler__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Lysfoler__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Lysfoler__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Lysfoler__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Lysfoler__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Lysfoler__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Lysfoler__0__PC, CYREG_PRT2_PC
.set Lysfoler__0__PC2, CYREG_PRT2_PC2
.set Lysfoler__0__PORT, 2
.set Lysfoler__0__PS, CYREG_PRT2_PS
.set Lysfoler__0__SHIFT, 5
.set Lysfoler__DR, CYREG_PRT2_DR
.set Lysfoler__INTCFG, CYREG_PRT2_INTCFG
.set Lysfoler__INTSTAT, CYREG_PRT2_INTSTAT
.set Lysfoler__MASK, 0x20
.set Lysfoler__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Lysfoler__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Lysfoler__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Lysfoler__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Lysfoler__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Lysfoler__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Lysfoler__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Lysfoler__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Lysfoler__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Lysfoler__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Lysfoler__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Lysfoler__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Lysfoler__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Lysfoler__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Lysfoler__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Lysfoler__PC, CYREG_PRT2_PC
.set Lysfoler__PC2, CYREG_PRT2_PC2
.set Lysfoler__PORT, 2
.set Lysfoler__PS, CYREG_PRT2_PS
.set Lysfoler__SHIFT, 5

/* isr_UART */
.set isr_UART__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_UART__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_UART__INTC_MASK, 0x02
.set isr_UART__INTC_NUMBER, 1
.set isr_UART__INTC_PRIOR_MASK, 0xC000
.set isr_UART__INTC_PRIOR_NUM, 0
.set isr_UART__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_UART__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_UART__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* temperatur */
.set temperatur__0__DM__MASK, 0x7000
.set temperatur__0__DM__SHIFT, 12
.set temperatur__0__DR, CYREG_PRT2_DR
.set temperatur__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set temperatur__0__HSIOM_MASK, 0x000F0000
.set temperatur__0__HSIOM_SHIFT, 16
.set temperatur__0__INTCFG, CYREG_PRT2_INTCFG
.set temperatur__0__INTSTAT, CYREG_PRT2_INTSTAT
.set temperatur__0__MASK, 0x10
.set temperatur__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set temperatur__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set temperatur__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set temperatur__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set temperatur__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set temperatur__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set temperatur__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set temperatur__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set temperatur__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set temperatur__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set temperatur__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set temperatur__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set temperatur__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set temperatur__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set temperatur__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set temperatur__0__PC, CYREG_PRT2_PC
.set temperatur__0__PC2, CYREG_PRT2_PC2
.set temperatur__0__PORT, 2
.set temperatur__0__PS, CYREG_PRT2_PS
.set temperatur__0__SHIFT, 4
.set temperatur__DR, CYREG_PRT2_DR
.set temperatur__INTCFG, CYREG_PRT2_INTCFG
.set temperatur__INTSTAT, CYREG_PRT2_INTSTAT
.set temperatur__MASK, 0x10
.set temperatur__PA__CFG0, CYREG_UDB_PA2_CFG0
.set temperatur__PA__CFG1, CYREG_UDB_PA2_CFG1
.set temperatur__PA__CFG10, CYREG_UDB_PA2_CFG10
.set temperatur__PA__CFG11, CYREG_UDB_PA2_CFG11
.set temperatur__PA__CFG12, CYREG_UDB_PA2_CFG12
.set temperatur__PA__CFG13, CYREG_UDB_PA2_CFG13
.set temperatur__PA__CFG14, CYREG_UDB_PA2_CFG14
.set temperatur__PA__CFG2, CYREG_UDB_PA2_CFG2
.set temperatur__PA__CFG3, CYREG_UDB_PA2_CFG3
.set temperatur__PA__CFG4, CYREG_UDB_PA2_CFG4
.set temperatur__PA__CFG5, CYREG_UDB_PA2_CFG5
.set temperatur__PA__CFG6, CYREG_UDB_PA2_CFG6
.set temperatur__PA__CFG7, CYREG_UDB_PA2_CFG7
.set temperatur__PA__CFG8, CYREG_UDB_PA2_CFG8
.set temperatur__PA__CFG9, CYREG_UDB_PA2_CFG9
.set temperatur__PC, CYREG_PRT2_PC
.set temperatur__PC2, CYREG_PRT2_PC2
.set temperatur__PORT, 2
.set temperatur__PS, CYREG_PRT2_PS
.set temperatur__SHIFT, 4

/* ADC_SAR_Seq_1_Bypass */
.set ADC_SAR_Seq_1_Bypass__0__DM__MASK, 0xE00000
.set ADC_SAR_Seq_1_Bypass__0__DM__SHIFT, 21
.set ADC_SAR_Seq_1_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_1_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT, 28
.set ADC_SAR_Seq_1_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_1_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_1_Bypass__0__MASK, 0x80
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_1_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_1_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_1_Bypass__0__PORT, 1
.set ADC_SAR_Seq_1_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_1_Bypass__0__SHIFT, 7
.set ADC_SAR_Seq_1_Bypass__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_1_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_1_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_1_Bypass__MASK, 0x80
.set ADC_SAR_Seq_1_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_1_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_1_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_1_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_1_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_1_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_1_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_1_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_1_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_1_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_1_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_1_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_1_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_1_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_1_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_1_Bypass__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_1_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_1_Bypass__PORT, 1
.set ADC_SAR_Seq_1_Bypass__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_1_Bypass__SHIFT, 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN, 7
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN, 4
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN, 6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN, 5
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_1_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_SAR_Seq_1_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Niveau_vandtank */
.set Niveau_vandtank__0__DM__MASK, 0x1C0000
.set Niveau_vandtank__0__DM__SHIFT, 18
.set Niveau_vandtank__0__DR, CYREG_PRT2_DR
.set Niveau_vandtank__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Niveau_vandtank__0__HSIOM_MASK, 0x0F000000
.set Niveau_vandtank__0__HSIOM_SHIFT, 24
.set Niveau_vandtank__0__INTCFG, CYREG_PRT2_INTCFG
.set Niveau_vandtank__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Niveau_vandtank__0__MASK, 0x40
.set Niveau_vandtank__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Niveau_vandtank__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Niveau_vandtank__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Niveau_vandtank__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Niveau_vandtank__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Niveau_vandtank__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Niveau_vandtank__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Niveau_vandtank__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Niveau_vandtank__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Niveau_vandtank__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Niveau_vandtank__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Niveau_vandtank__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Niveau_vandtank__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Niveau_vandtank__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Niveau_vandtank__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Niveau_vandtank__0__PC, CYREG_PRT2_PC
.set Niveau_vandtank__0__PC2, CYREG_PRT2_PC2
.set Niveau_vandtank__0__PORT, 2
.set Niveau_vandtank__0__PS, CYREG_PRT2_PS
.set Niveau_vandtank__0__SHIFT, 6
.set Niveau_vandtank__DR, CYREG_PRT2_DR
.set Niveau_vandtank__INTCFG, CYREG_PRT2_INTCFG
.set Niveau_vandtank__INTSTAT, CYREG_PRT2_INTSTAT
.set Niveau_vandtank__MASK, 0x40
.set Niveau_vandtank__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Niveau_vandtank__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Niveau_vandtank__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Niveau_vandtank__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Niveau_vandtank__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Niveau_vandtank__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Niveau_vandtank__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Niveau_vandtank__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Niveau_vandtank__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Niveau_vandtank__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Niveau_vandtank__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Niveau_vandtank__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Niveau_vandtank__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Niveau_vandtank__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Niveau_vandtank__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Niveau_vandtank__PC, CYREG_PRT2_PC
.set Niveau_vandtank__PC2, CYREG_PRT2_PC2
.set Niveau_vandtank__PORT, 2
.set Niveau_vandtank__PS, CYREG_PRT2_PS
.set Niveau_vandtank__SHIFT, 6

/* stromstyring_plus */
.set stromstyring_plus__0__DM__MASK, 0xE00000
.set stromstyring_plus__0__DM__SHIFT, 21
.set stromstyring_plus__0__DR, CYREG_PRT2_DR
.set stromstyring_plus__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set stromstyring_plus__0__HSIOM_MASK, 0xF0000000
.set stromstyring_plus__0__HSIOM_SHIFT, 28
.set stromstyring_plus__0__INTCFG, CYREG_PRT2_INTCFG
.set stromstyring_plus__0__INTSTAT, CYREG_PRT2_INTSTAT
.set stromstyring_plus__0__MASK, 0x80
.set stromstyring_plus__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set stromstyring_plus__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set stromstyring_plus__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set stromstyring_plus__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set stromstyring_plus__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set stromstyring_plus__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set stromstyring_plus__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set stromstyring_plus__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set stromstyring_plus__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set stromstyring_plus__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set stromstyring_plus__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set stromstyring_plus__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set stromstyring_plus__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set stromstyring_plus__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set stromstyring_plus__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set stromstyring_plus__0__PC, CYREG_PRT2_PC
.set stromstyring_plus__0__PC2, CYREG_PRT2_PC2
.set stromstyring_plus__0__PORT, 2
.set stromstyring_plus__0__PS, CYREG_PRT2_PS
.set stromstyring_plus__0__SHIFT, 7
.set stromstyring_plus__DR, CYREG_PRT2_DR
.set stromstyring_plus__INTCFG, CYREG_PRT2_INTCFG
.set stromstyring_plus__INTSTAT, CYREG_PRT2_INTSTAT
.set stromstyring_plus__MASK, 0x80
.set stromstyring_plus__PA__CFG0, CYREG_UDB_PA2_CFG0
.set stromstyring_plus__PA__CFG1, CYREG_UDB_PA2_CFG1
.set stromstyring_plus__PA__CFG10, CYREG_UDB_PA2_CFG10
.set stromstyring_plus__PA__CFG11, CYREG_UDB_PA2_CFG11
.set stromstyring_plus__PA__CFG12, CYREG_UDB_PA2_CFG12
.set stromstyring_plus__PA__CFG13, CYREG_UDB_PA2_CFG13
.set stromstyring_plus__PA__CFG14, CYREG_UDB_PA2_CFG14
.set stromstyring_plus__PA__CFG2, CYREG_UDB_PA2_CFG2
.set stromstyring_plus__PA__CFG3, CYREG_UDB_PA2_CFG3
.set stromstyring_plus__PA__CFG4, CYREG_UDB_PA2_CFG4
.set stromstyring_plus__PA__CFG5, CYREG_UDB_PA2_CFG5
.set stromstyring_plus__PA__CFG6, CYREG_UDB_PA2_CFG6
.set stromstyring_plus__PA__CFG7, CYREG_UDB_PA2_CFG7
.set stromstyring_plus__PA__CFG8, CYREG_UDB_PA2_CFG8
.set stromstyring_plus__PA__CFG9, CYREG_UDB_PA2_CFG9
.set stromstyring_plus__PC, CYREG_PRT2_PC
.set stromstyring_plus__PC2, CYREG_PRT2_PC2
.set stromstyring_plus__PORT, 2
.set stromstyring_plus__PS, CYREG_PRT2_PS
.set stromstyring_plus__SHIFT, 7

/* Rotor_motor1_plus_BLK */
.set Rotor_motor1_plus_BLK__0__DM__MASK, 0x38
.set Rotor_motor1_plus_BLK__0__DM__SHIFT, 3
.set Rotor_motor1_plus_BLK__0__DR, CYREG_PRT3_DR
.set Rotor_motor1_plus_BLK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rotor_motor1_plus_BLK__0__HSIOM_MASK, 0x000000F0
.set Rotor_motor1_plus_BLK__0__HSIOM_SHIFT, 4
.set Rotor_motor1_plus_BLK__0__INTCFG, CYREG_PRT3_INTCFG
.set Rotor_motor1_plus_BLK__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Rotor_motor1_plus_BLK__0__MASK, 0x02
.set Rotor_motor1_plus_BLK__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rotor_motor1_plus_BLK__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rotor_motor1_plus_BLK__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rotor_motor1_plus_BLK__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rotor_motor1_plus_BLK__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rotor_motor1_plus_BLK__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rotor_motor1_plus_BLK__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rotor_motor1_plus_BLK__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rotor_motor1_plus_BLK__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rotor_motor1_plus_BLK__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rotor_motor1_plus_BLK__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rotor_motor1_plus_BLK__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rotor_motor1_plus_BLK__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rotor_motor1_plus_BLK__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rotor_motor1_plus_BLK__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rotor_motor1_plus_BLK__0__PC, CYREG_PRT3_PC
.set Rotor_motor1_plus_BLK__0__PC2, CYREG_PRT3_PC2
.set Rotor_motor1_plus_BLK__0__PORT, 3
.set Rotor_motor1_plus_BLK__0__PS, CYREG_PRT3_PS
.set Rotor_motor1_plus_BLK__0__SHIFT, 1
.set Rotor_motor1_plus_BLK__DR, CYREG_PRT3_DR
.set Rotor_motor1_plus_BLK__INTCFG, CYREG_PRT3_INTCFG
.set Rotor_motor1_plus_BLK__INTSTAT, CYREG_PRT3_INTSTAT
.set Rotor_motor1_plus_BLK__MASK, 0x02
.set Rotor_motor1_plus_BLK__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rotor_motor1_plus_BLK__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rotor_motor1_plus_BLK__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rotor_motor1_plus_BLK__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rotor_motor1_plus_BLK__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rotor_motor1_plus_BLK__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rotor_motor1_plus_BLK__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rotor_motor1_plus_BLK__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rotor_motor1_plus_BLK__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rotor_motor1_plus_BLK__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rotor_motor1_plus_BLK__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rotor_motor1_plus_BLK__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rotor_motor1_plus_BLK__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rotor_motor1_plus_BLK__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rotor_motor1_plus_BLK__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rotor_motor1_plus_BLK__PC, CYREG_PRT3_PC
.set Rotor_motor1_plus_BLK__PC2, CYREG_PRT3_PC2
.set Rotor_motor1_plus_BLK__PORT, 3
.set Rotor_motor1_plus_BLK__PS, CYREG_PRT3_PS
.set Rotor_motor1_plus_BLK__SHIFT, 1

/* Rotor_motor2_plus_RED */
.set Rotor_motor2_plus_RED__0__DM__MASK, 0x7000
.set Rotor_motor2_plus_RED__0__DM__SHIFT, 12
.set Rotor_motor2_plus_RED__0__DR, CYREG_PRT3_DR
.set Rotor_motor2_plus_RED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rotor_motor2_plus_RED__0__HSIOM_MASK, 0x000F0000
.set Rotor_motor2_plus_RED__0__HSIOM_SHIFT, 16
.set Rotor_motor2_plus_RED__0__INTCFG, CYREG_PRT3_INTCFG
.set Rotor_motor2_plus_RED__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Rotor_motor2_plus_RED__0__MASK, 0x10
.set Rotor_motor2_plus_RED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rotor_motor2_plus_RED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rotor_motor2_plus_RED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rotor_motor2_plus_RED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rotor_motor2_plus_RED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rotor_motor2_plus_RED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rotor_motor2_plus_RED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rotor_motor2_plus_RED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rotor_motor2_plus_RED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rotor_motor2_plus_RED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rotor_motor2_plus_RED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rotor_motor2_plus_RED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rotor_motor2_plus_RED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rotor_motor2_plus_RED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rotor_motor2_plus_RED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rotor_motor2_plus_RED__0__PC, CYREG_PRT3_PC
.set Rotor_motor2_plus_RED__0__PC2, CYREG_PRT3_PC2
.set Rotor_motor2_plus_RED__0__PORT, 3
.set Rotor_motor2_plus_RED__0__PS, CYREG_PRT3_PS
.set Rotor_motor2_plus_RED__0__SHIFT, 4
.set Rotor_motor2_plus_RED__DR, CYREG_PRT3_DR
.set Rotor_motor2_plus_RED__INTCFG, CYREG_PRT3_INTCFG
.set Rotor_motor2_plus_RED__INTSTAT, CYREG_PRT3_INTSTAT
.set Rotor_motor2_plus_RED__MASK, 0x10
.set Rotor_motor2_plus_RED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rotor_motor2_plus_RED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rotor_motor2_plus_RED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rotor_motor2_plus_RED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rotor_motor2_plus_RED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rotor_motor2_plus_RED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rotor_motor2_plus_RED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rotor_motor2_plus_RED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rotor_motor2_plus_RED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rotor_motor2_plus_RED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rotor_motor2_plus_RED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rotor_motor2_plus_RED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rotor_motor2_plus_RED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rotor_motor2_plus_RED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rotor_motor2_plus_RED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rotor_motor2_plus_RED__PC, CYREG_PRT3_PC
.set Rotor_motor2_plus_RED__PC2, CYREG_PRT3_PC2
.set Rotor_motor2_plus_RED__PORT, 3
.set Rotor_motor2_plus_RED__PS, CYREG_PRT3_PS
.set Rotor_motor2_plus_RED__SHIFT, 4

/* Rotor_motor1_minus_GRN */
.set Rotor_motor1_minus_GRN__0__DM__MASK, 0x07
.set Rotor_motor1_minus_GRN__0__DM__SHIFT, 0
.set Rotor_motor1_minus_GRN__0__DR, CYREG_PRT3_DR
.set Rotor_motor1_minus_GRN__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rotor_motor1_minus_GRN__0__HSIOM_MASK, 0x0000000F
.set Rotor_motor1_minus_GRN__0__HSIOM_SHIFT, 0
.set Rotor_motor1_minus_GRN__0__INTCFG, CYREG_PRT3_INTCFG
.set Rotor_motor1_minus_GRN__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Rotor_motor1_minus_GRN__0__MASK, 0x01
.set Rotor_motor1_minus_GRN__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rotor_motor1_minus_GRN__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rotor_motor1_minus_GRN__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rotor_motor1_minus_GRN__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rotor_motor1_minus_GRN__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rotor_motor1_minus_GRN__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rotor_motor1_minus_GRN__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rotor_motor1_minus_GRN__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rotor_motor1_minus_GRN__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rotor_motor1_minus_GRN__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rotor_motor1_minus_GRN__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rotor_motor1_minus_GRN__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rotor_motor1_minus_GRN__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rotor_motor1_minus_GRN__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rotor_motor1_minus_GRN__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rotor_motor1_minus_GRN__0__PC, CYREG_PRT3_PC
.set Rotor_motor1_minus_GRN__0__PC2, CYREG_PRT3_PC2
.set Rotor_motor1_minus_GRN__0__PORT, 3
.set Rotor_motor1_minus_GRN__0__PS, CYREG_PRT3_PS
.set Rotor_motor1_minus_GRN__0__SHIFT, 0
.set Rotor_motor1_minus_GRN__DR, CYREG_PRT3_DR
.set Rotor_motor1_minus_GRN__INTCFG, CYREG_PRT3_INTCFG
.set Rotor_motor1_minus_GRN__INTSTAT, CYREG_PRT3_INTSTAT
.set Rotor_motor1_minus_GRN__MASK, 0x01
.set Rotor_motor1_minus_GRN__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rotor_motor1_minus_GRN__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rotor_motor1_minus_GRN__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rotor_motor1_minus_GRN__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rotor_motor1_minus_GRN__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rotor_motor1_minus_GRN__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rotor_motor1_minus_GRN__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rotor_motor1_minus_GRN__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rotor_motor1_minus_GRN__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rotor_motor1_minus_GRN__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rotor_motor1_minus_GRN__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rotor_motor1_minus_GRN__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rotor_motor1_minus_GRN__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rotor_motor1_minus_GRN__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rotor_motor1_minus_GRN__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rotor_motor1_minus_GRN__PC, CYREG_PRT3_PC
.set Rotor_motor1_minus_GRN__PC2, CYREG_PRT3_PC2
.set Rotor_motor1_minus_GRN__PORT, 3
.set Rotor_motor1_minus_GRN__PS, CYREG_PRT3_PS
.set Rotor_motor1_minus_GRN__SHIFT, 0

/* Rotor_motor2_minus_BLU */
.set Rotor_motor2_minus_BLU__0__DM__MASK, 0x1C0000
.set Rotor_motor2_minus_BLU__0__DM__SHIFT, 18
.set Rotor_motor2_minus_BLU__0__DR, CYREG_PRT0_DR
.set Rotor_motor2_minus_BLU__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Rotor_motor2_minus_BLU__0__HSIOM_MASK, 0x0F000000
.set Rotor_motor2_minus_BLU__0__HSIOM_SHIFT, 24
.set Rotor_motor2_minus_BLU__0__INTCFG, CYREG_PRT0_INTCFG
.set Rotor_motor2_minus_BLU__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Rotor_motor2_minus_BLU__0__MASK, 0x40
.set Rotor_motor2_minus_BLU__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rotor_motor2_minus_BLU__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rotor_motor2_minus_BLU__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rotor_motor2_minus_BLU__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rotor_motor2_minus_BLU__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rotor_motor2_minus_BLU__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rotor_motor2_minus_BLU__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rotor_motor2_minus_BLU__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rotor_motor2_minus_BLU__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rotor_motor2_minus_BLU__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rotor_motor2_minus_BLU__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rotor_motor2_minus_BLU__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rotor_motor2_minus_BLU__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rotor_motor2_minus_BLU__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rotor_motor2_minus_BLU__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rotor_motor2_minus_BLU__0__PC, CYREG_PRT0_PC
.set Rotor_motor2_minus_BLU__0__PC2, CYREG_PRT0_PC2
.set Rotor_motor2_minus_BLU__0__PORT, 0
.set Rotor_motor2_minus_BLU__0__PS, CYREG_PRT0_PS
.set Rotor_motor2_minus_BLU__0__SHIFT, 6
.set Rotor_motor2_minus_BLU__DR, CYREG_PRT0_DR
.set Rotor_motor2_minus_BLU__INTCFG, CYREG_PRT0_INTCFG
.set Rotor_motor2_minus_BLU__INTSTAT, CYREG_PRT0_INTSTAT
.set Rotor_motor2_minus_BLU__MASK, 0x40
.set Rotor_motor2_minus_BLU__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Rotor_motor2_minus_BLU__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Rotor_motor2_minus_BLU__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Rotor_motor2_minus_BLU__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Rotor_motor2_minus_BLU__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Rotor_motor2_minus_BLU__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Rotor_motor2_minus_BLU__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Rotor_motor2_minus_BLU__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Rotor_motor2_minus_BLU__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Rotor_motor2_minus_BLU__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Rotor_motor2_minus_BLU__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Rotor_motor2_minus_BLU__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Rotor_motor2_minus_BLU__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Rotor_motor2_minus_BLU__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Rotor_motor2_minus_BLU__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Rotor_motor2_minus_BLU__PC, CYREG_PRT0_PC
.set Rotor_motor2_minus_BLU__PC2, CYREG_PRT0_PC2
.set Rotor_motor2_minus_BLU__PORT, 0
.set Rotor_motor2_minus_BLU__PS, CYREG_PRT0_PS
.set Rotor_motor2_minus_BLU__SHIFT, 6

/* Clock_out_capasitiv_sensors */
.set Clock_out_capasitiv_sensors__0__DM__MASK, 0x07
.set Clock_out_capasitiv_sensors__0__DM__SHIFT, 0
.set Clock_out_capasitiv_sensors__0__DR, CYREG_PRT0_DR
.set Clock_out_capasitiv_sensors__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Clock_out_capasitiv_sensors__0__HSIOM_MASK, 0x0000000F
.set Clock_out_capasitiv_sensors__0__HSIOM_SHIFT, 0
.set Clock_out_capasitiv_sensors__0__INTCFG, CYREG_PRT0_INTCFG
.set Clock_out_capasitiv_sensors__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Clock_out_capasitiv_sensors__0__MASK, 0x01
.set Clock_out_capasitiv_sensors__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Clock_out_capasitiv_sensors__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Clock_out_capasitiv_sensors__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Clock_out_capasitiv_sensors__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Clock_out_capasitiv_sensors__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Clock_out_capasitiv_sensors__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Clock_out_capasitiv_sensors__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Clock_out_capasitiv_sensors__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Clock_out_capasitiv_sensors__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Clock_out_capasitiv_sensors__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Clock_out_capasitiv_sensors__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Clock_out_capasitiv_sensors__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Clock_out_capasitiv_sensors__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Clock_out_capasitiv_sensors__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Clock_out_capasitiv_sensors__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Clock_out_capasitiv_sensors__0__PC, CYREG_PRT0_PC
.set Clock_out_capasitiv_sensors__0__PC2, CYREG_PRT0_PC2
.set Clock_out_capasitiv_sensors__0__PORT, 0
.set Clock_out_capasitiv_sensors__0__PS, CYREG_PRT0_PS
.set Clock_out_capasitiv_sensors__0__SHIFT, 0
.set Clock_out_capasitiv_sensors__DR, CYREG_PRT0_DR
.set Clock_out_capasitiv_sensors__INTCFG, CYREG_PRT0_INTCFG
.set Clock_out_capasitiv_sensors__INTSTAT, CYREG_PRT0_INTSTAT
.set Clock_out_capasitiv_sensors__MASK, 0x01
.set Clock_out_capasitiv_sensors__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Clock_out_capasitiv_sensors__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Clock_out_capasitiv_sensors__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Clock_out_capasitiv_sensors__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Clock_out_capasitiv_sensors__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Clock_out_capasitiv_sensors__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Clock_out_capasitiv_sensors__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Clock_out_capasitiv_sensors__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Clock_out_capasitiv_sensors__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Clock_out_capasitiv_sensors__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Clock_out_capasitiv_sensors__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Clock_out_capasitiv_sensors__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Clock_out_capasitiv_sensors__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Clock_out_capasitiv_sensors__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Clock_out_capasitiv_sensors__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Clock_out_capasitiv_sensors__PC, CYREG_PRT0_PC
.set Clock_out_capasitiv_sensors__PC2, CYREG_PRT0_PC2
.set Clock_out_capasitiv_sensors__PORT, 0
.set Clock_out_capasitiv_sensors__PS, CYREG_PRT0_PS
.set Clock_out_capasitiv_sensors__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
