The AIRCR characteristics are:<BR>Purpose: Sets or returns interrupt control and reset configuration.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault. This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit read/write register located at 0xE000ED0C.<BR>&nbsp; Secure software can access the Non-secure view of this register via AIRCR_NS located at 0xE002ED0C. The location 0xE002ED0C is RES0 to software executing in Non-secure state and the debugger.<BR>&nbsp; This register is banked between Security states on a bit by bit basis.