
"smart_sources:2. notes/DRAM.md": {"path":"2. notes/DRAM.md","last_embed":{"hash":null},"embeddings":{},"last_read":{"hash":"67v5wb","at":1760976445509},"class_name":"SmartSource","last_import":{"mtime":1697660115000,"size":943,"at":1760976445510,"hash":"67v5wb"},"blocks":{"#---frontmatter---":[1,9],"#DRAM":[10,22],"#DRAM#{1}":[11,11],"#DRAM#Introduzione":[12,14],"#DRAM#Introduzione#{1}":[13,14],"#DRAM#Utilizzi":[15,18],"#DRAM#Utilizzi#{1}":[16,16],"#DRAM#Utilizzi#{2}":[17,18],"#DRAM#Vantaggi e svantaggi":[19,21],"#DRAM#Vantaggi e svantaggi#{1}":[20,21],"#DRAM#Referenze":[22,22]},"outlinks":[{"title":"Lecture 18102023151217","target":"Lecture 18102023151217","line":8},{"title":"registro a 1 bit","target":"1-bit register","line":13},{"title":"condensatore","target":"Condensatore","line":13},{"title":"memorie","target":"Memorie","line":13},{"title":"transistor","target":"Transistor","line":13},{"title":"RAM","target":"RAM","line":17},{"title":"SRAM","target":"SRAM","line":20}],"metadata":{"tags":["#category/note","#status/finished","#topic/architettura-degli-elaboratori"],"date":"18-10-2023 22:10:42","links":["[[Lecture 18102023151217]]"]},"task_lines":[]},