# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 2.6.32-504.8.1.el6.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vsim work.register_file
# vsim work.register_file 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.register_file(mixed)#1
# Loading work.n_bit_register(structure)#1
force -freeze sim:/register_file/in_addr 00000 0
force -freeze sim:/register_file/data_in 11111111111111111111111111111111 0
force -freeze sim:/register_file/clock 1 0, 0 {50 ns} -r 100
force -freeze sim:/register_file/reset 0 0
force -freeze sim:/register_file/read_addr_sel_1 00000 0
force -freeze sim:/register_file/read_addr_sel_2 11111 0
run 1000
force -freeze sim:/register_file/read_addr_sel_1 00001 0
force -freeze sim:/register_file/read_addr_sel_1 00001 0
force -freeze sim:/register_file/read_addr_sel_1 00000 0
run 1000
add wave \
{sim:/register_file/n } \
{sim:/register_file/in_addr } \
{sim:/register_file/data_in } \
{sim:/register_file/clock } \
{sim:/register_file/reset } \
{sim:/register_file/read_addr_sel_1 } \
{sim:/register_file/read_addr_sel_2 } \
{sim:/register_file/read_out_1 } \
{sim:/register_file/read_out_2 } \
{sim:/register_file/write_enable } \
{sim:/register_file/read_addr_1 } \
{sim:/register_file/read_addr_2 } \
{sim:/register_file/register_out } 
force -freeze sim:/register_file/read_addr_sel_1 00001 0
run 1000
force -freeze sim:/register_file/read_addr_sel_1 00000 0
run 1000
quit -sim
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(72): near "'": syntax error
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(77): Illegal sequential statement.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(83): near "'": syntax error
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(73): near "end": expecting ';'
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(77): Illegal sequential statement.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(84): near "end": expecting ';'
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Warning: [14] /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(72): (vcom-1272) Length of expected is 32; length of actual is 31.
# ** Warning: [14] /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(83): (vcom-1272) Length of expected is 32; length of actual is 31.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(68): near "variable": syntax error
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(72): (vcom-1136) Unknown identifier "flag".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(72): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(72): (vcom-1136) Unknown identifier "flag".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(76): (vcom-1136) Unknown identifier "flag".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(76): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(79): near "end": expecting ';'
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(81): Illegal sequential statement.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(83): near "variable": syntax error
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(89): (vcom-1136) Unknown identifier "flag".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(89): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(92): near "end": expecting ';'
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(79): near "end": expecting ';'
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(81): Illegal sequential statement.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(92): near "end": expecting ';'
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
vsim work.register_file
# vsim work.register_file 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.register_file(mixed)#1
# Loading work.n_bit_register(structure)#1
force -freeze sim:/register_file/in_addr 00000 0
force -freeze sim:/register_file/data_in 11111111111111111111111111111111 0
force -freeze sim:/register_file/clock 1 0, 0 {50 ns} -r 100
force -freeze sim:/register_file/reset 0 0
force -freeze sim:/register_file/read_addr_sel_1 0000 0
# Value length (4) does not equal array index length (5).
# 
# ** Error: (vsim-4011) Invalid force value: 0000 0.
# 
force -freeze sim:/register_file/read_addr_sel_2 11111 0
force -freeze sim:/register_file/read_addr_sel_1 00000 0
run 1000
run 1000
quit -sim
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(66): Cannot read output "read_out_1".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(80): Cannot read output "read_out_2".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(93): VHDL Compiler exiting
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(11): (vcom-1136) Unknown identifier "read_addr_sel_1".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(11): Bad resolution function (std_logic) for type (error).
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(11): near ":": expecting ';' or ')'
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(54): Actual (infix expression) for formal "i_we" is not a globally static expression.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(94): VHDL Compiler exiting
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(54): Actual (infix expression) for formal "i_we" is not a globally static expression.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(94): VHDL Compiler exiting
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(51): Illegal target for signal assignment.
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(51): (vcom-1136) Unknown identifier "internal_enable".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(55): (vcom-1136) Unknown identifier "internal_enable".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(95): VHDL Compiler exiting
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(51): near "<=": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(55): (vcom-1136) Unknown identifier "internal_enable".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(95): VHDL Compiler exiting
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(51): near "<=": expecting ';'
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(55): (vcom-1136) Unknown identifier "internal_enable".
# ** Error: /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(95): VHDL Compiler exiting
# /remote/Modelsim/6.5c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture mixed of register_file
# ** Warning: [10] /home/tstapler/CPRE381/lab3/Lab-03/registerfile.vhd(52): (vcom-1128) Missing reserved word BEGIN in generate statement.
vsim -voptargs=+acc work.register_file
# vsim -voptargs=+acc work.register_file 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.register_file(mixed)#1
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.decoder5to32(mixed)#1
# Loading work.n_bit_register(structure)#1
# Loading work.dff(mixed)#1
add wave \
{sim:/register_file/n } \
{sim:/register_file/in_addr } \
{sim:/register_file/data_in } \
{sim:/register_file/clock } \
{sim:/register_file/reset } \
{sim:/register_file/write_enable } \
{sim:/register_file/read_addr_sel_1 } \
{sim:/register_file/read_addr_sel_2 } \
{sim:/register_file/read_out_1 } \
{sim:/register_file/read_out_2 } \
{sim:/register_file/in_select } \
{sim:/register_file/reg_out } \
{sim:/register_file/write_addr } \
{sim:/register_file/read_addr_1 } \
{sim:/register_file/read_addr_2 } \
{sim:/register_file/register_out } 
force -freeze sim:/register_file/in_addr 11111 0
force -freeze sim:/register_file/data_in 11111111111111111111111111111111 0
force -freeze sim:/register_file/clock 1 0, 0 {50 ns} -r 100
force -freeze sim:/register_file/reset 0 0
force -freeze sim:/register_file/read_addr_sel_1 00000 0
force -freeze sim:/register_file/read_addr_sel_2 11111 0
force -freeze sim:/register_file/write_enable 0 0
run 1000
run 1000
force -freeze sim:/register_file/write_enable 1 0
force -freeze sim:/register_file/write_enable 1 0
run 1000
force -freeze sim:/register_file/read_addr_sel_2 11101 0
run 1000
force -freeze sim:/register_file/read_addr_sel_2 11111 0
force -freeze sim:/register_file/read_addr_sel_2 11111 0
run 1000
force -freeze sim:/register_file/read_addr_sel_1 00001 0
run 1000
force -freeze sim:/register_file/read_addr_sel_1 00000 0
run 1000
force -freeze sim:/register_file/write_enable 0 0
quit -sim
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(6): near "8_t": (vcom-112) Number in abstract literal must terminate with a digit.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(6): near "8": expecting "IDENTIFIER"
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(6): near "extender8_to_16_": Identifier may not end with an underline.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(6): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(10): near ")": expecting "IDENTIFIER"
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture dataflow of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(19): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(20): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(21): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(23): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(27): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture dataflow of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(19): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(20): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(21): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(23): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(27): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavioral of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(19): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(20): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(21): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(23): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(27): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture structural of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): near "=>": expecting "<=" or ":="
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): near "extend": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_16
# -- Compiling architecture behavior of extender8_to_16
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): near "in": expecting ':'
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(24): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(28): near "process": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavioral of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): Cannot drive signal 'outbits' of mode IN.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(18): near "end": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavioral of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(18): Labels do not match: 'behavioral' and 'behavior'.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): (vcom-1272) Length of expected is 32; length of actual is 40.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(18): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): (vcom-1272) Length of expected is 32; length of actual is 40.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(18): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
# ** Warning: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(15): (vcom-1275) Arguments of overloaded "and" operator are not the same length (32 vs. 8).
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(18): near "then": syntax error
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): near "end": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): near "end": expecting ';'
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture mixed of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): Labels do not match: 'mixed' and 'behavior'.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(16): Illegal concurrent statement.
# ** Error: /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd(22): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
vsim work.extender8_to_32
# vsim work.extender8_to_32 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender8_to_32(behavior)#1
vsim work.extender8_to_32
# vsim work.extender8_to_32 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender8_to_32(behavior)#1
force -freeze sim:/extender8_to_32/bits 11111111 0
force -freeze sim:/extender8_to_32/zero_extend 0 0
run 1000
force -freeze sim:/extender8_to_32/zero_extend 1 0
run 1000
quit -sim
vcom -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
vcom -work work /home/tstapler/CPRE381/lab4/Lab-04/8to16extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
vsim -voptargs=+acc work.extender8_to_32
# vsim -voptargs=+acc work.extender8_to_32 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender8_to_32(behavior)#1
force -freeze sim:/extender8_to_32/bits 11111111 0
force -freeze sim:/extender8_to_32/zero_extend 0 0
run 100
