`timescale 1ns/1ps

module LF_REGISTER
#(
    parameter WIDTH = 16
)
(
    input  logic             clk,
    input  logic             rst_n,
    input  logic             en,
    input  logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q
);

always_ff @(posedge clk or negedge rst_n)
begin
    if(!rst_n)
        q <= '0;
    else if(en)
        q <= d;
end

endmodule