// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/20/2018 12:03:22"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module randomSegmento (
	clk,
	boton,
	segmento1,
	segmento2,
	Segmento3,
	Segmento4,
	ledsRojos,
	ledsVerdes,
	ganador);
input 	clk;
input 	boton;
inout 	[6:0] segmento1;
inout 	[6:0] segmento2;
inout 	[6:0] Segmento3;
inout 	[6:0] Segmento4;
output 	[9:0] ledsRojos;
output 	[7:0] ledsVerdes;
output 	ganador;

// Design Ports Information
// segmento1[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento1[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento1[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento1[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento1[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento1[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento1[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// segmento2[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento3[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Segmento4[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsRojos[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsVerdes[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ganador	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// boton	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mod0|auto_generated|divider|divider|op_9~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~12_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~20_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~22_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~24_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~26_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~36_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~4_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~6_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~12_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~22_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~14_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~24_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~26_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~36_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[366]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[364]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[363]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[362]~10_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[366]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[363]~9_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[362]~10_combout ;
wire \Mux8~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[381]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[367]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[364]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[363]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[362]~9_combout ;
wire \aleatorioSeg~6_combout ;
wire \boton~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \count[0]~3_combout ;
wire \count[2]~1_combout ;
wire \count[3]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~1 ;
wire \Mod0|auto_generated|divider|divider|op_9~3 ;
wire \Mod0|auto_generated|divider|divider|op_9~5 ;
wire \Mod0|auto_generated|divider|divider|op_9~7 ;
wire \Mod0|auto_generated|divider|divider|op_9~9 ;
wire \Mod0|auto_generated|divider|divider|op_9~11 ;
wire \Mod0|auto_generated|divider|divider|op_9~13 ;
wire \Mod0|auto_generated|divider|divider|op_9~15 ;
wire \Mod0|auto_generated|divider|divider|op_9~17 ;
wire \Mod0|auto_generated|divider|divider|op_9~19 ;
wire \Mod0|auto_generated|divider|divider|op_9~21 ;
wire \Mod0|auto_generated|divider|divider|op_9~23 ;
wire \Mod0|auto_generated|divider|divider|op_9~25 ;
wire \Mod0|auto_generated|divider|divider|op_9~27 ;
wire \Mod0|auto_generated|divider|divider|op_9~29 ;
wire \Mod0|auto_generated|divider|divider|op_9~31 ;
wire \Mod0|auto_generated|divider|divider|op_9~33 ;
wire \Mod0|auto_generated|divider|divider|op_9~35 ;
wire \Mod0|auto_generated|divider|divider|op_9~37 ;
wire \Mod0|auto_generated|divider|divider|op_9~38_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~1_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~34_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~32_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~30_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~28_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~18_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[367]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[365]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[363]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[362]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~3 ;
wire \Mod0|auto_generated|divider|divider|op_10~5 ;
wire \Mod0|auto_generated|divider|divider|op_10~7_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~9_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~11_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~13_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~15_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~17_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~19_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~21_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~23_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~25_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~27_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~29_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~31_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~33_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~35_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~37_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~39_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[381]~13_combout ;
wire \count[1]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[382]~12_combout ;
wire \Mux2~0_combout ;
wire \Mux1~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Mux0~1_combout ;
wire \Mux0~0_combout ;
wire \Mux0~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~1 ;
wire \Mod1|auto_generated|divider|divider|op_9~3 ;
wire \Mod1|auto_generated|divider|divider|op_9~5 ;
wire \Mod1|auto_generated|divider|divider|op_9~7 ;
wire \Mod1|auto_generated|divider|divider|op_9~9 ;
wire \Mod1|auto_generated|divider|divider|op_9~11 ;
wire \Mod1|auto_generated|divider|divider|op_9~13 ;
wire \Mod1|auto_generated|divider|divider|op_9~15 ;
wire \Mod1|auto_generated|divider|divider|op_9~17 ;
wire \Mod1|auto_generated|divider|divider|op_9~19 ;
wire \Mod1|auto_generated|divider|divider|op_9~21 ;
wire \Mod1|auto_generated|divider|divider|op_9~23 ;
wire \Mod1|auto_generated|divider|divider|op_9~25 ;
wire \Mod1|auto_generated|divider|divider|op_9~27 ;
wire \Mod1|auto_generated|divider|divider|op_9~29 ;
wire \Mod1|auto_generated|divider|divider|op_9~31 ;
wire \Mod1|auto_generated|divider|divider|op_9~33 ;
wire \Mod1|auto_generated|divider|divider|op_9~35 ;
wire \Mod1|auto_generated|divider|divider|op_9~37 ;
wire \Mod1|auto_generated|divider|divider|op_9~38_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~34_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~32_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~30_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~28_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~22_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~20_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~18_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~16_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[366]~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[365]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[363]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[362]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[360]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~1_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~3 ;
wire \Mod1|auto_generated|divider|divider|op_10~5 ;
wire \Mod1|auto_generated|divider|divider|op_10~7_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~9_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~11_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~13_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~15_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~17_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~19_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~21_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~23_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~25_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~27_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~29_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~31_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~33_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~35_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~37_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~39_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~40_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[360]~1_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire \Mux3~0_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~1 ;
wire \Mod2|auto_generated|divider|divider|op_9~3 ;
wire \Mod2|auto_generated|divider|divider|op_9~5 ;
wire \Mod2|auto_generated|divider|divider|op_9~7 ;
wire \Mod2|auto_generated|divider|divider|op_9~9 ;
wire \Mod2|auto_generated|divider|divider|op_9~11 ;
wire \Mod2|auto_generated|divider|divider|op_9~13 ;
wire \Mod2|auto_generated|divider|divider|op_9~15 ;
wire \Mod2|auto_generated|divider|divider|op_9~17 ;
wire \Mod2|auto_generated|divider|divider|op_9~19 ;
wire \Mod2|auto_generated|divider|divider|op_9~21 ;
wire \Mod2|auto_generated|divider|divider|op_9~23 ;
wire \Mod2|auto_generated|divider|divider|op_9~25 ;
wire \Mod2|auto_generated|divider|divider|op_9~27 ;
wire \Mod2|auto_generated|divider|divider|op_9~29 ;
wire \Mod2|auto_generated|divider|divider|op_9~31 ;
wire \Mod2|auto_generated|divider|divider|op_9~33 ;
wire \Mod2|auto_generated|divider|divider|op_9~35 ;
wire \Mod2|auto_generated|divider|divider|op_9~37 ;
wire \Mod2|auto_generated|divider|divider|op_9~38_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ;
wire \Mod2|auto_generated|divider|divider|op_10~1_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~3 ;
wire \Mod2|auto_generated|divider|divider|op_10~4_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~36_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~34_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~32_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~30_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~28_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~26_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~24_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~20_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~18_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~16_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~14_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[367]~4_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~10_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[365]~6_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~8_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[364]~7_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[363]~8_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[362]~11_combout ;
wire \Mod2|auto_generated|divider|divider|op_10~5 ;
wire \Mod2|auto_generated|divider|divider|op_10~7_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~9_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~11_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~13_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~15_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~17_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~19_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~21_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~23_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~25_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~27_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~29_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~31_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~33_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~35_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~37_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~39_cout ;
wire \Mod2|auto_generated|divider|divider|op_10~40_combout ;
wire \Mod2|auto_generated|divider|divider|op_10~2_combout ;
wire \Mux8~1_combout ;
wire \Mux8~2_combout ;
wire \Mux7~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mod2|auto_generated|divider|divider|op_9~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \aleatorioSeg~7_combout ;
wire \aleatorioSeg~8_combout ;
wire \aleatorioSeg~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[382]~13_combout ;
wire \aleatorioSeg~3_combout ;
wire \aleatorioSeg~4_combout ;
wire \aleatorioSeg~5_combout ;
wire \aleatorioSeg~9_combout ;
wire [19:0] count_i1;
wire [3:0] count;


// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~6_combout  = (count_i1[4] & (!\Mod0|auto_generated|divider|divider|op_9~5 )) # (!count_i1[4] & ((\Mod0|auto_generated|divider|divider|op_9~5 ) # (GND)))
// \Mod0|auto_generated|divider|divider|op_9~7  = CARRY((!\Mod0|auto_generated|divider|divider|op_9~5 ) # (!count_i1[4]))

	.dataa(vcc),
	.datab(count_i1[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~5 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h3C3F;
defparam \Mod0|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~8_combout  = \Mod0|auto_generated|divider|divider|op_9~7  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~9  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~7 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~8 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~12_combout  = \Mod0|auto_generated|divider|divider|op_9~11  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~13  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~11 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~12 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~16_combout  = \Mod0|auto_generated|divider|divider|op_9~15  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~17  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~15 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~16_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~17 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~16 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~20_combout  = \Mod0|auto_generated|divider|divider|op_9~19  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~21  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~19 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~20_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~21 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~20 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~22_combout  = !\Mod0|auto_generated|divider|divider|op_9~21 
// \Mod0|auto_generated|divider|divider|op_9~23  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~21 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~22_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~22 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~24_combout  = \Mod0|auto_generated|divider|divider|op_9~23  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~25  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~23 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~24_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~25 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~24 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~26_combout  = !\Mod0|auto_generated|divider|divider|op_9~25 
// \Mod0|auto_generated|divider|divider|op_9~27  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~25 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~26_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~26 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~36_combout  = \Mod0|auto_generated|divider|divider|op_9~35  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~37  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~35 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~36_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~37 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~36 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~4_combout  = (\Mod0|auto_generated|divider|divider|op_10~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_10~3  & ((\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_10~5  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ) # (!\Mod0|auto_generated|divider|divider|op_10~3 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~6_combout  = (count_i1[4] & (!\Mod2|auto_generated|divider|divider|op_9~5 )) # (!count_i1[4] & ((\Mod2|auto_generated|divider|divider|op_9~5 ) # (GND)))
// \Mod2|auto_generated|divider|divider|op_9~7  = CARRY((!\Mod2|auto_generated|divider|divider|op_9~5 ) # (!count_i1[4]))

	.dataa(vcc),
	.datab(count_i1[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~5 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~6_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~7 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h3C3F;
defparam \Mod2|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~12 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~12_combout  = \Mod2|auto_generated|divider|divider|op_9~11  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~13  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~11 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~12_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~13 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~12 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~22_combout  = !\Mod2|auto_generated|divider|divider|op_9~21 
// \Mod2|auto_generated|divider|divider|op_9~23  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~21 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~22_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~23 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~22 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~4_combout  = (count_i1[3] & ((GND) # (!\Mod1|auto_generated|divider|divider|op_9~3 ))) # (!count_i1[3] & (\Mod1|auto_generated|divider|divider|op_9~3  $ (GND)))
// \Mod1|auto_generated|divider|divider|op_9~5  = CARRY((count_i1[3]) # (!\Mod1|auto_generated|divider|divider|op_9~3 ))

	.dataa(count_i1[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~3 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h5AAF;
defparam \Mod1|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~6_combout  = (count_i1[4] & (!\Mod1|auto_generated|divider|divider|op_9~5 )) # (!count_i1[4] & ((\Mod1|auto_generated|divider|divider|op_9~5 ) # (GND)))
// \Mod1|auto_generated|divider|divider|op_9~7  = CARRY((!\Mod1|auto_generated|divider|divider|op_9~5 ) # (!count_i1[4]))

	.dataa(count_i1[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~5 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h5A5F;
defparam \Mod1|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~8_combout  = \Mod1|auto_generated|divider|divider|op_9~7  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~9  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~7 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~8 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~14_combout  = !\Mod1|auto_generated|divider|divider|op_9~13 
// \Mod1|auto_generated|divider|divider|op_9~15  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~13 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~14_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~14 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~24 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~24_combout  = \Mod1|auto_generated|divider|divider|op_9~23  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~25  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~23 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~24_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~25 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~24 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~26_combout  = !\Mod1|auto_generated|divider|divider|op_9~25 
// \Mod1|auto_generated|divider|divider|op_9~27  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~25 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~26_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~27 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~26 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~36_combout  = \Mod1|auto_generated|divider|divider|op_9~35  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~37  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~35 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~36_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~37 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~36 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[366]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[366]~5_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~12_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_9~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[366]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[366]~5 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[366]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[364]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[364]~7_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_9~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[364]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[364]~7 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[364]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[363]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[363]~9_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[363]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[363]~9 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[363]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[362]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[362]~10_combout  = (count_i1[3] & \Mod0|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(count_i1[3]),
	.datad(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[362]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[362]~10 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[362]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[366]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[366]~5_combout  = (!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~12_combout )

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_9~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[366]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[366]~5 .lut_mask = 16'h3030;
defparam \Mod2|auto_generated|divider|divider|StageOut[366]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[363]~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[363]~9_combout  = (!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod2|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[363]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[363]~9 .lut_mask = 16'h0F00;
defparam \Mod2|auto_generated|divider|divider|StageOut[363]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[362]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[362]~10_combout  = (\Mod2|auto_generated|divider|divider|op_9~38_combout  & count_i1[3])

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(count_i1[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[362]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[362]~10 .lut_mask = 16'hC0C0;
defparam \Mod2|auto_generated|divider|divider|StageOut[362]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout  & (((count_i1[3])))) # (!\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout  & (!count_i1[3] & ((\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datac(count_i1[3]),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hC3C2;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[381]~12 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[381]~12_combout  = (\Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout 
// )))) # (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & (\Mod2|auto_generated|divider|divider|op_10~2_combout ))

	.dataa(\Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[381]~12 .lut_mask = 16'hEEE2;
defparam \Mod2|auto_generated|divider|divider|StageOut[381]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[367]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[367]~2_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_9~14_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[367]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[367]~2 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[367]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[364]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[364]~5_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[364]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[364]~5 .lut_mask = 16'h5050;
defparam \Mod1|auto_generated|divider|divider|StageOut[364]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[363]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[363]~7_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~6_combout )

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[363]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[363]~7 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[363]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[362]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[362]~9_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~4_combout )

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[362]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[362]~9 .lut_mask = 16'h5050;
defparam \Mod1|auto_generated|divider|divider|StageOut[362]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \aleatorioSeg~6 (
// Equation(s):
// \aleatorioSeg~6_combout  = (\Mux8~2_combout  & (!\Mux7~2_combout  & (!\Mux1~2_combout  & \Mux2~0_combout ))) # (!\Mux8~2_combout  & (\Mux7~2_combout  & (\Mux1~2_combout  & !\Mux2~0_combout )))

	.dataa(\Mux8~2_combout ),
	.datab(\Mux7~2_combout ),
	.datac(\Mux1~2_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~6_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~6 .lut_mask = 16'h0240;
defparam \aleatorioSeg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \boton~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\boton~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(boton));
// synopsys translate_off
defparam \boton~I .input_async_reset = "none";
defparam \boton~I .input_power_up = "low";
defparam \boton~I .input_register_mode = "none";
defparam \boton~I .input_sync_reset = "none";
defparam \boton~I .oe_async_reset = "none";
defparam \boton~I .oe_power_up = "low";
defparam \boton~I .oe_register_mode = "none";
defparam \boton~I .oe_sync_reset = "none";
defparam \boton~I .operation_mode = "input";
defparam \boton~I .output_async_reset = "none";
defparam \boton~I .output_power_up = "low";
defparam \boton~I .output_register_mode = "none";
defparam \boton~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \count[0]~3 (
// Equation(s):
// \count[0]~3_combout  = !count[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(count[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~3 .lut_mask = 16'h0F0F;
defparam \count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N1
cycloneii_lcell_ff \count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[0]));

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \count[2]~1 (
// Equation(s):
// \count[2]~1_combout  = count[2] $ (((count[1] & count[0])))

	.dataa(count[1]),
	.datab(vcc),
	.datac(count[2]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \count[2]~1 .lut_mask = 16'h5AF0;
defparam \count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N5
cycloneii_lcell_ff \count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[2]));

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \count[3]~0 (
// Equation(s):
// \count[3]~0_combout  = count[3] $ (((count[1] & (count[2] & count[0]))))

	.dataa(count[1]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \count[3]~0 .lut_mask = 16'h78F0;
defparam \count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N3
cycloneii_lcell_ff \count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count[3]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[3]));

// Location: LCFF_X35_Y18_N19
cycloneii_lcell_ff \count_i1[4] (
	.clk(\boton~combout ),
	.datain(gnd),
	.sdata(count[3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_i1[4]));

// Location: LCFF_X35_Y18_N17
cycloneii_lcell_ff \count_i1[3] (
	.clk(\boton~combout ),
	.datain(gnd),
	.sdata(count[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_i1[3]));

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~0_combout  = count_i1[1] $ (VCC)
// \Mod0|auto_generated|divider|divider|op_9~1  = CARRY(count_i1[1])

	.dataa(count_i1[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h55AA;
defparam \Mod0|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~2_combout  = (count_i1[2] & (\Mod0|auto_generated|divider|divider|op_9~1  & VCC)) # (!count_i1[2] & (!\Mod0|auto_generated|divider|divider|op_9~1 ))
// \Mod0|auto_generated|divider|divider|op_9~3  = CARRY((!count_i1[2] & !\Mod0|auto_generated|divider|divider|op_9~1 ))

	.dataa(count_i1[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~1 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~4_combout  = (count_i1[3] & ((GND) # (!\Mod0|auto_generated|divider|divider|op_9~3 ))) # (!count_i1[3] & (\Mod0|auto_generated|divider|divider|op_9~3  $ (GND)))
// \Mod0|auto_generated|divider|divider|op_9~5  = CARRY((count_i1[3]) # (!\Mod0|auto_generated|divider|divider|op_9~3 ))

	.dataa(vcc),
	.datab(count_i1[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h3CCF;
defparam \Mod0|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~10_combout  = !\Mod0|auto_generated|divider|divider|op_9~9 
// \Mod0|auto_generated|divider|divider|op_9~11  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~9 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~14_combout  = !\Mod0|auto_generated|divider|divider|op_9~13 
// \Mod0|auto_generated|divider|divider|op_9~15  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~13 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~14 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~18_combout  = !\Mod0|auto_generated|divider|divider|op_9~17 
// \Mod0|auto_generated|divider|divider|op_9~19  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~17 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~18_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~18 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~28_combout  = \Mod0|auto_generated|divider|divider|op_9~27  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~29  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~27 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~28_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~28 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~30_combout  = !\Mod0|auto_generated|divider|divider|op_9~29 
// \Mod0|auto_generated|divider|divider|op_9~31  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~29 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~29 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~30_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~30 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~32_combout  = \Mod0|auto_generated|divider|divider|op_9~31  $ (GND)
// \Mod0|auto_generated|divider|divider|op_9~33  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~31 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~32_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~32 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~34_combout  = !\Mod0|auto_generated|divider|divider|op_9~33 
// \Mod0|auto_generated|divider|divider|op_9~35  = CARRY(!\Mod0|auto_generated|divider|divider|op_9~33 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~33 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~34_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~35 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~34 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~38_combout  = !\Mod0|auto_generated|divider|divider|op_9~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_9~37 ),
	.combout(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~38 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[360]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[360]~1_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~0_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_9~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[360]~1 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[360]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N9
cycloneii_lcell_ff \count_i1[1] (
	.clk(\boton~combout ),
	.datain(gnd),
	.sdata(count[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_i1[1]));

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~1_cout  = CARRY(!count_i1[1])

	.dataa(vcc),
	.datab(count_i1[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0033;
defparam \Mod0|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~2_combout  = (\Mod0|auto_generated|divider|divider|op_10~1_cout  & (((\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_10~1_cout  & (!\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout )))
// \Mod0|auto_generated|divider|divider|op_10~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout  & !\Mod0|auto_generated|divider|divider|op_10~1_cout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~1_cout ),
	.combout(\Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[367]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[367]~4_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_9~14_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[367]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[367]~4 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[367]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[365]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[365]~6_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_9~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[365]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[365]~6 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[365]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[363]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[363]~8_combout  = (count_i1[4] & \Mod0|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(count_i1[4]),
	.datad(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[363]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[363]~8 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[363]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[362]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[362]~11_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~4_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[362]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[362]~11 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[362]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[361]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[361]~3_combout  = (!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~2_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_9~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[361]~3 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[361]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~7_cout  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[362]~10_combout  & !\Mod0|auto_generated|divider|divider|StageOut[362]~11_combout )) # (!\Mod0|auto_generated|divider|divider|op_10~5 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[362]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[362]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~7 .lut_mask = 16'h001F;
defparam \Mod0|auto_generated|divider|divider|op_10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~9_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[363]~9_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[363]~8_combout ) # (!\Mod0|auto_generated|divider|divider|op_10~7_cout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[363]~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[363]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~7_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~9 .lut_mask = 16'h00EF;
defparam \Mod0|auto_generated|divider|divider|op_10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~11_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[364]~7_combout  & !\Mod0|auto_generated|divider|divider|op_10~9_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[364]~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~9_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~11_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~11 .lut_mask = 16'h0005;
defparam \Mod0|auto_generated|divider|divider|op_10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~13_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[365]~6_combout ) # (!\Mod0|auto_generated|divider|divider|op_10~11_cout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[365]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~11_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~13_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~13 .lut_mask = 16'h00CF;
defparam \Mod0|auto_generated|divider|divider|op_10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~15_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[366]~5_combout  & !\Mod0|auto_generated|divider|divider|op_10~13_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[366]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~13_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~15_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~15 .lut_mask = 16'h0005;
defparam \Mod0|auto_generated|divider|divider|op_10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~17_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[367]~4_combout ) # (!\Mod0|auto_generated|divider|divider|op_10~15_cout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[367]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~15_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~17_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~17 .lut_mask = 16'h00CF;
defparam \Mod0|auto_generated|divider|divider|op_10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~19_cout  = CARRY((!\Mod0|auto_generated|divider|divider|op_10~17_cout  & ((\Mod0|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod0|auto_generated|divider|divider|op_9~16_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~16_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~17_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~19_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~19 .lut_mask = 16'h000D;
defparam \Mod0|auto_generated|divider|divider|op_10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~21_cout  = CARRY(((!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~18_combout )) # (!\Mod0|auto_generated|divider|divider|op_10~19_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~19_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~21_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~21 .lut_mask = 16'h004F;
defparam \Mod0|auto_generated|divider|divider|op_10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~23_cout  = CARRY((!\Mod0|auto_generated|divider|divider|op_10~21_cout  & ((\Mod0|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod0|auto_generated|divider|divider|op_9~20_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~21_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~23_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~23 .lut_mask = 16'h000D;
defparam \Mod0|auto_generated|divider|divider|op_10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~25_cout  = CARRY(((\Mod0|auto_generated|divider|divider|op_9~22_combout  & !\Mod0|auto_generated|divider|divider|op_9~38_combout )) # (!\Mod0|auto_generated|divider|divider|op_10~23_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~22_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~23_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~25_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~25 .lut_mask = 16'h002F;
defparam \Mod0|auto_generated|divider|divider|op_10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~27_cout  = CARRY((!\Mod0|auto_generated|divider|divider|op_10~25_cout  & ((\Mod0|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod0|auto_generated|divider|divider|op_9~24_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~25_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~27_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~27 .lut_mask = 16'h000D;
defparam \Mod0|auto_generated|divider|divider|op_10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~29_cout  = CARRY(((\Mod0|auto_generated|divider|divider|op_9~26_combout  & !\Mod0|auto_generated|divider|divider|op_9~38_combout )) # (!\Mod0|auto_generated|divider|divider|op_10~27_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~26_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~27_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~29_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~29 .lut_mask = 16'h002F;
defparam \Mod0|auto_generated|divider|divider|op_10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~31 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~31_cout  = CARRY((!\Mod0|auto_generated|divider|divider|op_10~29_cout  & ((\Mod0|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod0|auto_generated|divider|divider|op_9~28_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~29_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~31_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~31 .lut_mask = 16'h000B;
defparam \Mod0|auto_generated|divider|divider|op_10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~33_cout  = CARRY(((!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~30_combout )) # (!\Mod0|auto_generated|divider|divider|op_10~31_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~31_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~33_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~33 .lut_mask = 16'h004F;
defparam \Mod0|auto_generated|divider|divider|op_10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~35_cout  = CARRY((!\Mod0|auto_generated|divider|divider|op_10~33_cout  & ((\Mod0|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod0|auto_generated|divider|divider|op_9~32_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~33_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~35_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~35 .lut_mask = 16'h000B;
defparam \Mod0|auto_generated|divider|divider|op_10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~37_cout  = CARRY(((!\Mod0|auto_generated|divider|divider|op_9~38_combout  & \Mod0|auto_generated|divider|divider|op_9~34_combout )) # (!\Mod0|auto_generated|divider|divider|op_10~35_cout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~35_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~37_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~37 .lut_mask = 16'h004F;
defparam \Mod0|auto_generated|divider|divider|op_10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~39_cout  = CARRY((!\Mod0|auto_generated|divider|divider|op_10~37_cout  & ((\Mod0|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod0|auto_generated|divider|divider|op_9~36_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_9~36_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~37_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~39_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~39 .lut_mask = 16'h000D;
defparam \Mod0|auto_generated|divider|divider|op_10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_10~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~40_combout  = \Mod0|auto_generated|divider|divider|op_10~39_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_10~39_cout ),
	.combout(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~40 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[381]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[381]~13_combout  = (\Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout 
// )))) # (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\Mod0|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[381]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[381]~13 .lut_mask = 16'hFCAC;
defparam \Mod0|auto_generated|divider|divider|StageOut[381]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \count[1]~2 (
// Equation(s):
// \count[1]~2_combout  = count[1] $ (count[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(count[1]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \count[1]~2 .lut_mask = 16'h0FF0;
defparam \count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N11
cycloneii_lcell_ff \count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[1]));

// Location: LCFF_X35_Y18_N15
cycloneii_lcell_ff \count_i1[2] (
	.clk(\boton~combout ),
	.datain(gnd),
	.sdata(count[1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_i1[2]));

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[361]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[361]~2_combout  = (count_i1[2] & \Mod0|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(count_i1[2]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[361]~2 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[361]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[382]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[382]~12_combout  = (\Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout 
// )))) # (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & (\Mod0|auto_generated|divider|divider|op_10~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[382]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[382]~12 .lut_mask = 16'hEEE2;
defparam \Mod0|auto_generated|divider|divider|StageOut[382]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ((\Mod0|auto_generated|divider|divider|StageOut[382]~12_combout  & (\Mod0|auto_generated|divider|divider|op_10~40_combout  $ (count_i1[1])))) # (!\Mod0|auto_generated|divider|divider|StageOut[381]~13_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[381]~13_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[382]~12_combout ),
	.datad(count_i1[1]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h75D5;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\Mod0|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hFCB8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[360]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[360]~0_combout  = (count_i1[1] & \Mod0|auto_generated|divider|divider|op_9~38_combout )

	.dataa(count_i1[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[360]~0 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[360]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & (\Mod0|auto_generated|divider|divider|op_10~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hEEE2;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Mux1~0_combout  & ((\Mod0|auto_generated|divider|divider|op_10~40_combout  & (\Mux1~1_combout  $ (!count_i1[1]))) # (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & ((!count_i1[1]) # (!\Mux1~1_combout ))))) # 
// (!\Mux1~0_combout  & ((\Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\Mux1~1_combout ) # (count_i1[1]))) # (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & (\Mux1~1_combout  $ (!count_i1[1])))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mux1~1_combout ),
	.datad(count_i1[1]),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hD66B;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mod0|auto_generated|divider|divider|op_10~2_combout ) # (\Mod0|auto_generated|divider|divider|op_10~4_combout  $ (count_i1[1]))

	.dataa(\Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datad(count_i1[1]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hF5FA;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ) # (count_i1[1] $ (((!\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout  & !\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ))))

	.dataa(count_i1[1]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFFA9;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneii_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ) # ((\Mux0~0_combout )))) # (!\Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\Mux0~1_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hFCAC;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~0_combout  = count_i1[1] $ (VCC)
// \Mod1|auto_generated|divider|divider|op_9~1  = CARRY(count_i1[1])

	.dataa(vcc),
	.datab(count_i1[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h33CC;
defparam \Mod1|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~2_combout  = (count_i1[2] & (\Mod1|auto_generated|divider|divider|op_9~1  & VCC)) # (!count_i1[2] & (!\Mod1|auto_generated|divider|divider|op_9~1 ))
// \Mod1|auto_generated|divider|divider|op_9~3  = CARRY((!count_i1[2] & !\Mod1|auto_generated|divider|divider|op_9~1 ))

	.dataa(vcc),
	.datab(count_i1[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~1 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hC303;
defparam \Mod1|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~10_combout  = !\Mod1|auto_generated|divider|divider|op_9~9 
// \Mod1|auto_generated|divider|divider|op_9~11  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~9 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~10_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~12_combout  = \Mod1|auto_generated|divider|divider|op_9~11  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~13  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~11 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~12_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~13 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~12 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~16_combout  = \Mod1|auto_generated|divider|divider|op_9~15  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~17  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~15 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~16_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~17 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~16 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~18_combout  = !\Mod1|auto_generated|divider|divider|op_9~17 
// \Mod1|auto_generated|divider|divider|op_9~19  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~17 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~18_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~18 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~20_combout  = \Mod1|auto_generated|divider|divider|op_9~19  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~21  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~19 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~20_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~21 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~20 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~22_combout  = !\Mod1|auto_generated|divider|divider|op_9~21 
// \Mod1|auto_generated|divider|divider|op_9~23  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~21 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~22_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~23 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~28 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~28_combout  = \Mod1|auto_generated|divider|divider|op_9~27  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~29  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~27 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~28_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~29 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~28 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~30_combout  = !\Mod1|auto_generated|divider|divider|op_9~29 
// \Mod1|auto_generated|divider|divider|op_9~31  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~29 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~29 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~30_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~31 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~30 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~32 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~32_combout  = \Mod1|auto_generated|divider|divider|op_9~31  $ (GND)
// \Mod1|auto_generated|divider|divider|op_9~33  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~31 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~32_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~33 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~32 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~34_combout  = !\Mod1|auto_generated|divider|divider|op_9~33 
// \Mod1|auto_generated|divider|divider|op_9~35  = CARRY(!\Mod1|auto_generated|divider|divider|op_9~33 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~33 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~34_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~35 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~34 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~38_combout  = !\Mod1|auto_generated|divider|divider|op_9~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_9~37 ),
	.combout(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~38 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[366]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[366]~3_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~12_combout )

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[366]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[366]~3 .lut_mask = 16'h5050;
defparam \Mod1|auto_generated|divider|divider|StageOut[366]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[365]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[365]~4_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~10_combout )

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|op_9~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[365]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[365]~4 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[365]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[363]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[363]~6_combout  = (\Mod1|auto_generated|divider|divider|op_9~38_combout  & count_i1[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(count_i1[4]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[363]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[363]~6 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[363]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[362]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[362]~8_combout  = (count_i1[3] & \Mod1|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(count_i1[3]),
	.datad(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[362]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[362]~8 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[362]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[361]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[361]~10_combout  = (count_i1[2] & \Mod1|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(count_i1[2]),
	.datad(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[361]~10 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[361]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[360]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[360]~0_combout  = (\Mod1|auto_generated|divider|divider|op_9~38_combout  & count_i1[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(count_i1[1]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[360]~0 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[360]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~1_cout  = CARRY(!count_i1[2])

	.dataa(vcc),
	.datab(count_i1[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0033;
defparam \Mod1|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~2_combout  = (\Mod1|auto_generated|divider|divider|op_10~1_cout  & (((\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|op_10~1_cout  & (!\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout )))
// \Mod1|auto_generated|divider|divider|op_10~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout  & !\Mod1|auto_generated|divider|divider|op_10~1_cout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~1_cout ),
	.combout(\Mod1|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~4_combout  = (\Mod1|auto_generated|divider|divider|op_10~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ))))) # 
// (!\Mod1|auto_generated|divider|divider|op_10~3  & ((\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ) # (GND))))
// \Mod1|auto_generated|divider|divider|op_10~5  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ) # (!\Mod1|auto_generated|divider|divider|op_10~3 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~3 ),
	.combout(\Mod1|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h1EEF;
defparam \Mod1|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~7_cout  = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[362]~9_combout  & !\Mod1|auto_generated|divider|divider|StageOut[362]~8_combout )) # (!\Mod1|auto_generated|divider|divider|op_10~5 ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[362]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[362]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~7 .lut_mask = 16'h001F;
defparam \Mod1|auto_generated|divider|divider|op_10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~9_cout  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[363]~7_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[363]~6_combout ) # (!\Mod1|auto_generated|divider|divider|op_10~7_cout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[363]~7_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[363]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~7_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~9_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~9 .lut_mask = 16'h00EF;
defparam \Mod1|auto_generated|divider|divider|op_10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~11_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[364]~5_combout  & !\Mod1|auto_generated|divider|divider|op_10~9_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[364]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~9_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~11_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~11 .lut_mask = 16'h0005;
defparam \Mod1|auto_generated|divider|divider|op_10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~13_cout  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[365]~4_combout ) # (!\Mod1|auto_generated|divider|divider|op_10~11_cout ))

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[365]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~11_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~13_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~13 .lut_mask = 16'h00CF;
defparam \Mod1|auto_generated|divider|divider|op_10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~15_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[366]~3_combout  & !\Mod1|auto_generated|divider|divider|op_10~13_cout ))

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[366]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~13_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~15_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~15 .lut_mask = 16'h0003;
defparam \Mod1|auto_generated|divider|divider|op_10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~17_cout  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[367]~2_combout ) # (!\Mod1|auto_generated|divider|divider|op_10~15_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[367]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~15_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~17_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~17 .lut_mask = 16'h00AF;
defparam \Mod1|auto_generated|divider|divider|op_10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~19_cout  = CARRY((!\Mod1|auto_generated|divider|divider|op_10~17_cout  & ((\Mod1|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod1|auto_generated|divider|divider|op_9~16_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~17_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~19_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~19 .lut_mask = 16'h000B;
defparam \Mod1|auto_generated|divider|divider|op_10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~21_cout  = CARRY(((!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~18_combout )) # (!\Mod1|auto_generated|divider|divider|op_10~19_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~19_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~21_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~21 .lut_mask = 16'h004F;
defparam \Mod1|auto_generated|divider|divider|op_10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~23 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~23_cout  = CARRY((!\Mod1|auto_generated|divider|divider|op_10~21_cout  & ((\Mod1|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod1|auto_generated|divider|divider|op_9~20_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~21_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~23_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~23 .lut_mask = 16'h000B;
defparam \Mod1|auto_generated|divider|divider|op_10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~25_cout  = CARRY(((!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~22_combout )) # (!\Mod1|auto_generated|divider|divider|op_10~23_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~23_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~25_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~25 .lut_mask = 16'h004F;
defparam \Mod1|auto_generated|divider|divider|op_10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~27_cout  = CARRY((!\Mod1|auto_generated|divider|divider|op_10~25_cout  & ((\Mod1|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod1|auto_generated|divider|divider|op_9~24_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~24_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~25_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~27_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~27 .lut_mask = 16'h000D;
defparam \Mod1|auto_generated|divider|divider|op_10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~29_cout  = CARRY(((\Mod1|auto_generated|divider|divider|op_9~26_combout  & !\Mod1|auto_generated|divider|divider|op_9~38_combout )) # (!\Mod1|auto_generated|divider|divider|op_10~27_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~26_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~27_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~29_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~29 .lut_mask = 16'h002F;
defparam \Mod1|auto_generated|divider|divider|op_10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~31 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~31_cout  = CARRY((!\Mod1|auto_generated|divider|divider|op_10~29_cout  & ((\Mod1|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod1|auto_generated|divider|divider|op_9~28_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~29_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~31_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~31 .lut_mask = 16'h000B;
defparam \Mod1|auto_generated|divider|divider|op_10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~33_cout  = CARRY(((!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~30_combout )) # (!\Mod1|auto_generated|divider|divider|op_10~31_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~31_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~33_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~33 .lut_mask = 16'h004F;
defparam \Mod1|auto_generated|divider|divider|op_10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~35 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~35_cout  = CARRY((!\Mod1|auto_generated|divider|divider|op_10~33_cout  & ((\Mod1|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod1|auto_generated|divider|divider|op_9~32_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~33_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~35_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~35 .lut_mask = 16'h000B;
defparam \Mod1|auto_generated|divider|divider|op_10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~37_cout  = CARRY(((!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~34_combout )) # (!\Mod1|auto_generated|divider|divider|op_10~35_cout ))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~35_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~37_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~37 .lut_mask = 16'h004F;
defparam \Mod1|auto_generated|divider|divider|op_10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~39_cout  = CARRY((!\Mod1|auto_generated|divider|divider|op_10~37_cout  & ((\Mod1|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod1|auto_generated|divider|divider|op_9~36_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_9~36_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~37_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~39_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~39 .lut_mask = 16'h000D;
defparam \Mod1|auto_generated|divider|divider|op_10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_10~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~40_combout  = \Mod1|auto_generated|divider|divider|op_10~39_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_10~39_cout ),
	.combout(\Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~40 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|op_10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[361]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[361]~11_combout  = (\Mod1|auto_generated|divider|divider|op_9~2_combout  & !\Mod1|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[361]~11 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[361]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[382]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  = (\Mod1|auto_generated|divider|divider|op_10~40_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout 
// )))) # (!\Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\Mod1|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[361]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|op_10~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[361]~11_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[382]~13 .lut_mask = 16'hFAD8;
defparam \Mod1|auto_generated|divider|divider|StageOut[382]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[360]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[360]~1_combout  = (!\Mod1|auto_generated|divider|divider|op_9~38_combout  & \Mod1|auto_generated|divider|divider|op_9~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_9~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[360]~1 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[360]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[381]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[381]~12_combout  = (\Mod1|auto_generated|divider|divider|op_10~40_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout 
// )))) # (!\Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\Mod1|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[381]~12 .lut_mask = 16'hFAD8;
defparam \Mod1|auto_generated|divider|divider|StageOut[381]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ((!\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & (\Mod1|auto_generated|divider|divider|op_10~40_combout  $ (count_i1[2])))) # (!\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout )

	.dataa(\Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.datad(count_i1[2]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h1F2F;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & 
// ((\Mod1|auto_generated|divider|divider|op_10~40_combout  $ (!count_i1[2])) # (!\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.datad(count_i1[2]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hE3D3;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hFFF0;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~0_combout  = count_i1[1] $ (VCC)
// \Mod2|auto_generated|divider|divider|op_9~1  = CARRY(count_i1[1])

	.dataa(vcc),
	.datab(count_i1[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h33CC;
defparam \Mod2|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~2_combout  = (count_i1[2] & (\Mod2|auto_generated|divider|divider|op_9~1  & VCC)) # (!count_i1[2] & (!\Mod2|auto_generated|divider|divider|op_9~1 ))
// \Mod2|auto_generated|divider|divider|op_9~3  = CARRY((!count_i1[2] & !\Mod2|auto_generated|divider|divider|op_9~1 ))

	.dataa(vcc),
	.datab(count_i1[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~1 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hC303;
defparam \Mod2|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~4_combout  = (count_i1[3] & ((GND) # (!\Mod2|auto_generated|divider|divider|op_9~3 ))) # (!count_i1[3] & (\Mod2|auto_generated|divider|divider|op_9~3  $ (GND)))
// \Mod2|auto_generated|divider|divider|op_9~5  = CARRY((count_i1[3]) # (!\Mod2|auto_generated|divider|divider|op_9~3 ))

	.dataa(vcc),
	.datab(count_i1[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~3 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h3CCF;
defparam \Mod2|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~8_combout  = \Mod2|auto_generated|divider|divider|op_9~7  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~9  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~7 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~8_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~9 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~8 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~10_combout  = !\Mod2|auto_generated|divider|divider|op_9~9 
// \Mod2|auto_generated|divider|divider|op_9~11  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~9 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~10_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~11 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~10 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~14_combout  = !\Mod2|auto_generated|divider|divider|op_9~13 
// \Mod2|auto_generated|divider|divider|op_9~15  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~13 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~14_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~15 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~14 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~16 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~16_combout  = \Mod2|auto_generated|divider|divider|op_9~15  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~17  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~15 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~16_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~17 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~16 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~18_combout  = !\Mod2|auto_generated|divider|divider|op_9~17 
// \Mod2|auto_generated|divider|divider|op_9~19  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~17 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~18_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~19 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~18 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~20 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~20_combout  = \Mod2|auto_generated|divider|divider|op_9~19  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~21  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~19 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~20_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~21 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~20 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~24 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~24_combout  = \Mod2|auto_generated|divider|divider|op_9~23  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~25  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~23 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~24_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~25 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~24 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~26_combout  = !\Mod2|auto_generated|divider|divider|op_9~25 
// \Mod2|auto_generated|divider|divider|op_9~27  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~25 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~26_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~27 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~26 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~28 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~28_combout  = \Mod2|auto_generated|divider|divider|op_9~27  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~29  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~27 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~28_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~29 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~28 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~30_combout  = !\Mod2|auto_generated|divider|divider|op_9~29 
// \Mod2|auto_generated|divider|divider|op_9~31  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~29 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~29 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~30_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~31 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~30 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~32 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~32_combout  = \Mod2|auto_generated|divider|divider|op_9~31  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~33  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~31 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~32_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~33 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~32 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~34_combout  = !\Mod2|auto_generated|divider|divider|op_9~33 
// \Mod2|auto_generated|divider|divider|op_9~35  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~33 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~33 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~34_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~35 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~34 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~36 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~36_combout  = \Mod2|auto_generated|divider|divider|op_9~35  $ (GND)
// \Mod2|auto_generated|divider|divider|op_9~37  = CARRY(!\Mod2|auto_generated|divider|divider|op_9~35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~35 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~36_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_9~37 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~36 .lut_mask = 16'hF00F;
defparam \Mod2|auto_generated|divider|divider|op_9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_9~38_combout  = !\Mod2|auto_generated|divider|divider|op_9~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_9~37 ),
	.combout(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_9~38 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|op_9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[361]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[361]~2_combout  = (count_i1[2] & \Mod2|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(count_i1[2]),
	.datad(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[361]~2 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[361]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[360]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[360]~1_combout  = (\Mod2|auto_generated|divider|divider|op_9~0_combout  & !\Mod2|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|op_9~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[360]~1 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[360]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~1_cout  = CARRY(!count_i1[3])

	.dataa(vcc),
	.datab(count_i1[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0033;
defparam \Mod2|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~2_combout  = (\Mod2|auto_generated|divider|divider|op_10~1_cout  & (((\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout )))) # 
// (!\Mod2|auto_generated|divider|divider|op_10~1_cout  & (!\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout )))
// \Mod2|auto_generated|divider|divider|op_10~3  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout  & !\Mod2|auto_generated|divider|divider|op_10~1_cout )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~1_cout ),
	.combout(\Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~2 .lut_mask = 16'hE101;
defparam \Mod2|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~4_combout  = (\Mod2|auto_generated|divider|divider|op_10~3  & ((((\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ))))) # 
// (!\Mod2|auto_generated|divider|divider|op_10~3  & ((\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ) # (GND))))
// \Mod2|auto_generated|divider|divider|op_10~5  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ) # (!\Mod2|auto_generated|divider|divider|op_10~3 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~3 ),
	.combout(\Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h1EEF;
defparam \Mod2|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[367]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[367]~4_combout  = (!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\Mod2|auto_generated|divider|divider|op_9~14_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[367]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[367]~4 .lut_mask = 16'h0F00;
defparam \Mod2|auto_generated|divider|divider|StageOut[367]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[365]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[365]~6_combout  = (!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~10_combout )

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|op_9~10_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[365]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[365]~6 .lut_mask = 16'h5500;
defparam \Mod2|auto_generated|divider|divider|StageOut[365]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[364]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[364]~7_combout  = (\Mod2|auto_generated|divider|divider|op_9~8_combout  & !\Mod2|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|op_9~8_combout ),
	.datad(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[364]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[364]~7 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[364]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[363]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[363]~8_combout  = (count_i1[4] & \Mod2|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(count_i1[4]),
	.datac(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[363]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[363]~8 .lut_mask = 16'hC0C0;
defparam \Mod2|auto_generated|divider|divider|StageOut[363]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[362]~11 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[362]~11_combout  = (!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~4_combout )

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[362]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[362]~11 .lut_mask = 16'h3030;
defparam \Mod2|auto_generated|divider|divider|StageOut[362]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~7_cout  = CARRY(((!\Mod2|auto_generated|divider|divider|StageOut[362]~10_combout  & !\Mod2|auto_generated|divider|divider|StageOut[362]~11_combout )) # (!\Mod2|auto_generated|divider|divider|op_10~5 ))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[362]~10_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[362]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~5 ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~7_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~7 .lut_mask = 16'h001F;
defparam \Mod2|auto_generated|divider|divider|op_10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~9_cout  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[363]~9_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[363]~8_combout ) # (!\Mod2|auto_generated|divider|divider|op_10~7_cout )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[363]~9_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[363]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~7_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~9_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~9 .lut_mask = 16'h00EF;
defparam \Mod2|auto_generated|divider|divider|op_10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~11 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~11_cout  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[364]~7_combout  & !\Mod2|auto_generated|divider|divider|op_10~9_cout ))

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[364]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~9_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~11_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~11 .lut_mask = 16'h0003;
defparam \Mod2|auto_generated|divider|divider|op_10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~13_cout  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[365]~6_combout ) # (!\Mod2|auto_generated|divider|divider|op_10~11_cout ))

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[365]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~11_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~13_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~13 .lut_mask = 16'h00CF;
defparam \Mod2|auto_generated|divider|divider|op_10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~15 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~15_cout  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[366]~5_combout  & !\Mod2|auto_generated|divider|divider|op_10~13_cout ))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[366]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~13_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~15_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~15 .lut_mask = 16'h0005;
defparam \Mod2|auto_generated|divider|divider|op_10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~17_cout  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[367]~4_combout ) # (!\Mod2|auto_generated|divider|divider|op_10~15_cout ))

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[367]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~15_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~17_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~17 .lut_mask = 16'h00CF;
defparam \Mod2|auto_generated|divider|divider|op_10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~19 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~19_cout  = CARRY((!\Mod2|auto_generated|divider|divider|op_10~17_cout  & ((\Mod2|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod2|auto_generated|divider|divider|op_9~16_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~17_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~19_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~19 .lut_mask = 16'h000B;
defparam \Mod2|auto_generated|divider|divider|op_10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~21_cout  = CARRY(((!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~18_combout )) # (!\Mod2|auto_generated|divider|divider|op_10~19_cout ))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~19_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~21_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~21 .lut_mask = 16'h004F;
defparam \Mod2|auto_generated|divider|divider|op_10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~23 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~23_cout  = CARRY((!\Mod2|auto_generated|divider|divider|op_10~21_cout  & ((\Mod2|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod2|auto_generated|divider|divider|op_9~20_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~21_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~23_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~23 .lut_mask = 16'h000B;
defparam \Mod2|auto_generated|divider|divider|op_10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~25_cout  = CARRY(((\Mod2|auto_generated|divider|divider|op_9~22_combout  & !\Mod2|auto_generated|divider|divider|op_9~38_combout )) # (!\Mod2|auto_generated|divider|divider|op_10~23_cout ))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~22_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~23_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~25_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~25 .lut_mask = 16'h002F;
defparam \Mod2|auto_generated|divider|divider|op_10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~27 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~27_cout  = CARRY((!\Mod2|auto_generated|divider|divider|op_10~25_cout  & ((\Mod2|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod2|auto_generated|divider|divider|op_9~24_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~25_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~27_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~27 .lut_mask = 16'h000B;
defparam \Mod2|auto_generated|divider|divider|op_10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~29_cout  = CARRY(((!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~26_combout )) # (!\Mod2|auto_generated|divider|divider|op_10~27_cout ))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~27_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~29_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~29 .lut_mask = 16'h004F;
defparam \Mod2|auto_generated|divider|divider|op_10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~31 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~31_cout  = CARRY((!\Mod2|auto_generated|divider|divider|op_10~29_cout  & ((\Mod2|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod2|auto_generated|divider|divider|op_9~28_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~29_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~31_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~31 .lut_mask = 16'h000B;
defparam \Mod2|auto_generated|divider|divider|op_10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~33_cout  = CARRY(((!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~30_combout )) # (!\Mod2|auto_generated|divider|divider|op_10~31_cout ))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~31_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~33_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~33 .lut_mask = 16'h004F;
defparam \Mod2|auto_generated|divider|divider|op_10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~35 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~35_cout  = CARRY((!\Mod2|auto_generated|divider|divider|op_10~33_cout  & ((\Mod2|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod2|auto_generated|divider|divider|op_9~32_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~33_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~35_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~35 .lut_mask = 16'h000B;
defparam \Mod2|auto_generated|divider|divider|op_10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~37_cout  = CARRY(((!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~34_combout )) # (!\Mod2|auto_generated|divider|divider|op_10~35_cout ))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~35_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~37_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~37 .lut_mask = 16'h004F;
defparam \Mod2|auto_generated|divider|divider|op_10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~39 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~39_cout  = CARRY((!\Mod2|auto_generated|divider|divider|op_10~37_cout  & ((\Mod2|auto_generated|divider|divider|op_9~38_combout ) # (!\Mod2|auto_generated|divider|divider|op_9~36_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_9~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~37_cout ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|op_10~39_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~39 .lut_mask = 16'h000B;
defparam \Mod2|auto_generated|divider|divider|op_10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|op_10~40 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_10~40_combout  = \Mod2|auto_generated|divider|divider|op_10~39_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|op_10~39_cout ),
	.combout(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_10~40 .lut_mask = 16'hF0F0;
defparam \Mod2|auto_generated|divider|divider|op_10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout  & (((count_i1[3])))) # (!\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout  & ((\Mod2|auto_generated|divider|divider|op_10~40_combout  & (\Mux8~0_combout )) # 
// (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((count_i1[3])))))

	.dataa(\Mux8~0_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.datac(count_i1[3]),
	.datad(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hE2F0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\Mod2|auto_generated|divider|divider|op_10~40_combout  & (((!\Mux8~1_combout )))) # (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mod2|auto_generated|divider|divider|op_10~2_combout  & ((\Mux8~1_combout ))) # 
// (!\Mod2|auto_generated|divider|divider|op_10~2_combout  & ((!\Mux8~1_combout ) # (!\Mod2|auto_generated|divider|divider|op_10~4_combout )))))

	.dataa(\Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'h31CF;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout )))) # 
// (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\Mod2|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hFCB8;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[360]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[360]~0_combout  = (\Mod2|auto_generated|divider|divider|op_9~38_combout  & count_i1[1])

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(count_i1[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[360]~0 .lut_mask = 16'hA0A0;
defparam \Mod2|auto_generated|divider|divider|StageOut[360]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout )))) # 
// (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\Mod2|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hFCB8;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (count_i1[3] & ((\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mux7~1_combout ) # (!\Mux7~0_combout ))) # (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & (\Mux7~0_combout  $ (\Mux7~1_combout ))))) # 
// (!count_i1[3] & ((\Mod2|auto_generated|divider|divider|op_10~40_combout  & (\Mux7~0_combout  $ (\Mux7~1_combout ))) # (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mux7~0_combout ) # (!\Mux7~1_combout )))))

	.dataa(count_i1[3]),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mux7~0_combout ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'h9E79;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[361]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[361]~3_combout  = (!\Mod2|auto_generated|divider|divider|op_9~38_combout  & \Mod2|auto_generated|divider|divider|op_9~2_combout )

	.dataa(\Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|op_9~2_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[361]~3 .lut_mask = 16'h5500;
defparam \Mod2|auto_generated|divider|divider|StageOut[361]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # (count_i1[3] $ (((!\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout  & !\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ))))

	.dataa(count_i1[3]),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[360]~0_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[360]~1_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hFAF9;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mod2|auto_generated|divider|divider|op_10~4_combout ) # (\Mod2|auto_generated|divider|divider|op_10~2_combout  $ (count_i1[3]))

	.dataa(\Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(count_i1[3]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hAFFA;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mux6~0_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout )))) # (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\Mux6~1_combout ))))

	.dataa(\Mux6~0_combout ),
	.datab(\Mux6~1_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hFCAC;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \aleatorioSeg~7 (
// Equation(s):
// \aleatorioSeg~7_combout  = (\aleatorioSeg~6_combout  & ((\Mux7~2_combout  & (\Mux4~0_combout  & !\Mux5~0_combout )) # (!\Mux7~2_combout  & (!\Mux4~0_combout  & \Mux5~0_combout ))))

	.dataa(\aleatorioSeg~6_combout ),
	.datab(\Mux7~2_combout ),
	.datac(\Mux4~0_combout ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~7_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~7 .lut_mask = 16'h0280;
defparam \aleatorioSeg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \aleatorioSeg~8 (
// Equation(s):
// \aleatorioSeg~8_combout  = (\Mux0~2_combout  & (\aleatorioSeg~7_combout  & \Mux6~2_combout ))

	.dataa(\Mux0~2_combout ),
	.datab(vcc),
	.datac(\aleatorioSeg~7_combout ),
	.datad(\Mux6~2_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~8_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~8 .lut_mask = 16'hA000;
defparam \aleatorioSeg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \aleatorioSeg~2 (
// Equation(s):
// \aleatorioSeg~2_combout  = (\Mux6~2_combout  & ((\Mux8~2_combout  & (!\Mux7~2_combout  & !\Mux2~0_combout )) # (!\Mux8~2_combout  & (\Mux7~2_combout  & \Mux2~0_combout ))))

	.dataa(\Mux8~2_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\Mux7~2_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~2_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~2 .lut_mask = 16'h4008;
defparam \aleatorioSeg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[382]~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[382]~13_combout  = (\Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout 
// )))) # (!\Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\Mod2|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[361]~3_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[361]~2_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[382]~13 .lut_mask = 16'hFCB8;
defparam \Mod2|auto_generated|divider|divider|StageOut[382]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \aleatorioSeg~3 (
// Equation(s):
// \aleatorioSeg~3_combout  = (\Mod2|auto_generated|divider|divider|StageOut[382]~13_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[381]~12_combout  $ (\Mod2|auto_generated|divider|divider|op_10~40_combout  $ (count_i1[3])))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.datab(\Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(count_i1[3]),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~3_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~3 .lut_mask = 16'hFF96;
defparam \aleatorioSeg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \aleatorioSeg~4 (
// Equation(s):
// \aleatorioSeg~4_combout  = (\Mux2~0_combout  & ((\Mux0~2_combout ) # (!\aleatorioSeg~3_combout )))

	.dataa(\Mux0~2_combout ),
	.datab(vcc),
	.datac(\aleatorioSeg~3_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~4_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~4 .lut_mask = 16'hAF00;
defparam \aleatorioSeg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \aleatorioSeg~5 (
// Equation(s):
// \aleatorioSeg~5_combout  = (\Mux0~2_combout  & (\aleatorioSeg~2_combout  & (\Mux1~2_combout  $ (\aleatorioSeg~4_combout )))) # (!\Mux0~2_combout  & (((\Mux1~2_combout  & \aleatorioSeg~4_combout ))))

	.dataa(\Mux0~2_combout ),
	.datab(\aleatorioSeg~2_combout ),
	.datac(\Mux1~2_combout ),
	.datad(\aleatorioSeg~4_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~5_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~5 .lut_mask = 16'h5880;
defparam \aleatorioSeg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \aleatorioSeg~9 (
// Equation(s):
// \aleatorioSeg~9_combout  = (\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout  & (\aleatorioSeg~8_combout )) # (!\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  
// & (\aleatorioSeg~8_combout )) # (!\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & ((\aleatorioSeg~5_combout )))))

	.dataa(\aleatorioSeg~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[381]~12_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datad(\aleatorioSeg~5_combout ),
	.cin(gnd),
	.combout(\aleatorioSeg~9_combout ),
	.cout());
// synopsys translate_off
defparam \aleatorioSeg~9 .lut_mask = 16'hABA8;
defparam \aleatorioSeg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[0]~I (
	.datain(\Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[0]));
// synopsys translate_off
defparam \segmento1[0]~I .input_async_reset = "none";
defparam \segmento1[0]~I .input_power_up = "low";
defparam \segmento1[0]~I .input_register_mode = "none";
defparam \segmento1[0]~I .input_sync_reset = "none";
defparam \segmento1[0]~I .oe_async_reset = "none";
defparam \segmento1[0]~I .oe_power_up = "low";
defparam \segmento1[0]~I .oe_register_mode = "none";
defparam \segmento1[0]~I .oe_sync_reset = "none";
defparam \segmento1[0]~I .operation_mode = "bidir";
defparam \segmento1[0]~I .output_async_reset = "none";
defparam \segmento1[0]~I .output_power_up = "low";
defparam \segmento1[0]~I .output_register_mode = "none";
defparam \segmento1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[1]));
// synopsys translate_off
defparam \segmento1[1]~I .input_async_reset = "none";
defparam \segmento1[1]~I .input_power_up = "low";
defparam \segmento1[1]~I .input_register_mode = "none";
defparam \segmento1[1]~I .input_sync_reset = "none";
defparam \segmento1[1]~I .oe_async_reset = "none";
defparam \segmento1[1]~I .oe_power_up = "low";
defparam \segmento1[1]~I .oe_register_mode = "none";
defparam \segmento1[1]~I .oe_sync_reset = "none";
defparam \segmento1[1]~I .operation_mode = "bidir";
defparam \segmento1[1]~I .output_async_reset = "none";
defparam \segmento1[1]~I .output_power_up = "low";
defparam \segmento1[1]~I .output_register_mode = "none";
defparam \segmento1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[2]));
// synopsys translate_off
defparam \segmento1[2]~I .input_async_reset = "none";
defparam \segmento1[2]~I .input_power_up = "low";
defparam \segmento1[2]~I .input_register_mode = "none";
defparam \segmento1[2]~I .input_sync_reset = "none";
defparam \segmento1[2]~I .oe_async_reset = "none";
defparam \segmento1[2]~I .oe_power_up = "low";
defparam \segmento1[2]~I .oe_register_mode = "none";
defparam \segmento1[2]~I .oe_sync_reset = "none";
defparam \segmento1[2]~I .operation_mode = "bidir";
defparam \segmento1[2]~I .output_async_reset = "none";
defparam \segmento1[2]~I .output_power_up = "low";
defparam \segmento1[2]~I .output_register_mode = "none";
defparam \segmento1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[3]~I (
	.datain(\Mux1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[3]));
// synopsys translate_off
defparam \segmento1[3]~I .input_async_reset = "none";
defparam \segmento1[3]~I .input_power_up = "low";
defparam \segmento1[3]~I .input_register_mode = "none";
defparam \segmento1[3]~I .input_sync_reset = "none";
defparam \segmento1[3]~I .oe_async_reset = "none";
defparam \segmento1[3]~I .oe_power_up = "low";
defparam \segmento1[3]~I .oe_register_mode = "none";
defparam \segmento1[3]~I .oe_sync_reset = "none";
defparam \segmento1[3]~I .operation_mode = "bidir";
defparam \segmento1[3]~I .output_async_reset = "none";
defparam \segmento1[3]~I .output_power_up = "low";
defparam \segmento1[3]~I .output_register_mode = "none";
defparam \segmento1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[4]));
// synopsys translate_off
defparam \segmento1[4]~I .input_async_reset = "none";
defparam \segmento1[4]~I .input_power_up = "low";
defparam \segmento1[4]~I .input_register_mode = "none";
defparam \segmento1[4]~I .input_sync_reset = "none";
defparam \segmento1[4]~I .oe_async_reset = "none";
defparam \segmento1[4]~I .oe_power_up = "low";
defparam \segmento1[4]~I .oe_register_mode = "none";
defparam \segmento1[4]~I .oe_sync_reset = "none";
defparam \segmento1[4]~I .operation_mode = "bidir";
defparam \segmento1[4]~I .output_async_reset = "none";
defparam \segmento1[4]~I .output_power_up = "low";
defparam \segmento1[4]~I .output_register_mode = "none";
defparam \segmento1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[5]));
// synopsys translate_off
defparam \segmento1[5]~I .input_async_reset = "none";
defparam \segmento1[5]~I .input_power_up = "low";
defparam \segmento1[5]~I .input_register_mode = "none";
defparam \segmento1[5]~I .input_sync_reset = "none";
defparam \segmento1[5]~I .oe_async_reset = "none";
defparam \segmento1[5]~I .oe_power_up = "low";
defparam \segmento1[5]~I .oe_register_mode = "none";
defparam \segmento1[5]~I .oe_sync_reset = "none";
defparam \segmento1[5]~I .operation_mode = "bidir";
defparam \segmento1[5]~I .output_async_reset = "none";
defparam \segmento1[5]~I .output_power_up = "low";
defparam \segmento1[5]~I .output_register_mode = "none";
defparam \segmento1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento1[6]~I (
	.datain(\Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento1[6]));
// synopsys translate_off
defparam \segmento1[6]~I .input_async_reset = "none";
defparam \segmento1[6]~I .input_power_up = "low";
defparam \segmento1[6]~I .input_register_mode = "none";
defparam \segmento1[6]~I .input_sync_reset = "none";
defparam \segmento1[6]~I .oe_async_reset = "none";
defparam \segmento1[6]~I .oe_power_up = "low";
defparam \segmento1[6]~I .oe_register_mode = "none";
defparam \segmento1[6]~I .oe_sync_reset = "none";
defparam \segmento1[6]~I .operation_mode = "bidir";
defparam \segmento1[6]~I .output_async_reset = "none";
defparam \segmento1[6]~I .output_power_up = "low";
defparam \segmento1[6]~I .output_register_mode = "none";
defparam \segmento1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[0]~I (
	.datain(\Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[0]));
// synopsys translate_off
defparam \segmento2[0]~I .input_async_reset = "none";
defparam \segmento2[0]~I .input_power_up = "low";
defparam \segmento2[0]~I .input_register_mode = "none";
defparam \segmento2[0]~I .input_sync_reset = "none";
defparam \segmento2[0]~I .oe_async_reset = "none";
defparam \segmento2[0]~I .oe_power_up = "low";
defparam \segmento2[0]~I .oe_register_mode = "none";
defparam \segmento2[0]~I .oe_sync_reset = "none";
defparam \segmento2[0]~I .operation_mode = "bidir";
defparam \segmento2[0]~I .output_async_reset = "none";
defparam \segmento2[0]~I .output_power_up = "low";
defparam \segmento2[0]~I .output_register_mode = "none";
defparam \segmento2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[1]));
// synopsys translate_off
defparam \segmento2[1]~I .input_async_reset = "none";
defparam \segmento2[1]~I .input_power_up = "low";
defparam \segmento2[1]~I .input_register_mode = "none";
defparam \segmento2[1]~I .input_sync_reset = "none";
defparam \segmento2[1]~I .oe_async_reset = "none";
defparam \segmento2[1]~I .oe_power_up = "low";
defparam \segmento2[1]~I .oe_register_mode = "none";
defparam \segmento2[1]~I .oe_sync_reset = "none";
defparam \segmento2[1]~I .operation_mode = "bidir";
defparam \segmento2[1]~I .output_async_reset = "none";
defparam \segmento2[1]~I .output_power_up = "low";
defparam \segmento2[1]~I .output_register_mode = "none";
defparam \segmento2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[2]));
// synopsys translate_off
defparam \segmento2[2]~I .input_async_reset = "none";
defparam \segmento2[2]~I .input_power_up = "low";
defparam \segmento2[2]~I .input_register_mode = "none";
defparam \segmento2[2]~I .input_sync_reset = "none";
defparam \segmento2[2]~I .oe_async_reset = "none";
defparam \segmento2[2]~I .oe_power_up = "low";
defparam \segmento2[2]~I .oe_register_mode = "none";
defparam \segmento2[2]~I .oe_sync_reset = "none";
defparam \segmento2[2]~I .operation_mode = "bidir";
defparam \segmento2[2]~I .output_async_reset = "none";
defparam \segmento2[2]~I .output_power_up = "low";
defparam \segmento2[2]~I .output_register_mode = "none";
defparam \segmento2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[3]~I (
	.datain(\Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[3]));
// synopsys translate_off
defparam \segmento2[3]~I .input_async_reset = "none";
defparam \segmento2[3]~I .input_power_up = "low";
defparam \segmento2[3]~I .input_register_mode = "none";
defparam \segmento2[3]~I .input_sync_reset = "none";
defparam \segmento2[3]~I .oe_async_reset = "none";
defparam \segmento2[3]~I .oe_power_up = "low";
defparam \segmento2[3]~I .oe_register_mode = "none";
defparam \segmento2[3]~I .oe_sync_reset = "none";
defparam \segmento2[3]~I .operation_mode = "bidir";
defparam \segmento2[3]~I .output_async_reset = "none";
defparam \segmento2[3]~I .output_power_up = "low";
defparam \segmento2[3]~I .output_register_mode = "none";
defparam \segmento2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[4]));
// synopsys translate_off
defparam \segmento2[4]~I .input_async_reset = "none";
defparam \segmento2[4]~I .input_power_up = "low";
defparam \segmento2[4]~I .input_register_mode = "none";
defparam \segmento2[4]~I .input_sync_reset = "none";
defparam \segmento2[4]~I .oe_async_reset = "none";
defparam \segmento2[4]~I .oe_power_up = "low";
defparam \segmento2[4]~I .oe_register_mode = "none";
defparam \segmento2[4]~I .oe_sync_reset = "none";
defparam \segmento2[4]~I .operation_mode = "bidir";
defparam \segmento2[4]~I .output_async_reset = "none";
defparam \segmento2[4]~I .output_power_up = "low";
defparam \segmento2[4]~I .output_register_mode = "none";
defparam \segmento2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[5]));
// synopsys translate_off
defparam \segmento2[5]~I .input_async_reset = "none";
defparam \segmento2[5]~I .input_power_up = "low";
defparam \segmento2[5]~I .input_register_mode = "none";
defparam \segmento2[5]~I .input_sync_reset = "none";
defparam \segmento2[5]~I .oe_async_reset = "none";
defparam \segmento2[5]~I .oe_power_up = "low";
defparam \segmento2[5]~I .oe_register_mode = "none";
defparam \segmento2[5]~I .oe_sync_reset = "none";
defparam \segmento2[5]~I .operation_mode = "bidir";
defparam \segmento2[5]~I .output_async_reset = "none";
defparam \segmento2[5]~I .output_power_up = "low";
defparam \segmento2[5]~I .output_register_mode = "none";
defparam \segmento2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \segmento2[6]~I (
	.datain(\Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segmento2[6]));
// synopsys translate_off
defparam \segmento2[6]~I .input_async_reset = "none";
defparam \segmento2[6]~I .input_power_up = "low";
defparam \segmento2[6]~I .input_register_mode = "none";
defparam \segmento2[6]~I .input_sync_reset = "none";
defparam \segmento2[6]~I .oe_async_reset = "none";
defparam \segmento2[6]~I .oe_power_up = "low";
defparam \segmento2[6]~I .oe_register_mode = "none";
defparam \segmento2[6]~I .oe_sync_reset = "none";
defparam \segmento2[6]~I .operation_mode = "bidir";
defparam \segmento2[6]~I .output_async_reset = "none";
defparam \segmento2[6]~I .output_power_up = "low";
defparam \segmento2[6]~I .output_register_mode = "none";
defparam \segmento2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[0]~I (
	.datain(\Mux8~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[0]));
// synopsys translate_off
defparam \Segmento3[0]~I .input_async_reset = "none";
defparam \Segmento3[0]~I .input_power_up = "low";
defparam \Segmento3[0]~I .input_register_mode = "none";
defparam \Segmento3[0]~I .input_sync_reset = "none";
defparam \Segmento3[0]~I .oe_async_reset = "none";
defparam \Segmento3[0]~I .oe_power_up = "low";
defparam \Segmento3[0]~I .oe_register_mode = "none";
defparam \Segmento3[0]~I .oe_sync_reset = "none";
defparam \Segmento3[0]~I .operation_mode = "bidir";
defparam \Segmento3[0]~I .output_async_reset = "none";
defparam \Segmento3[0]~I .output_power_up = "low";
defparam \Segmento3[0]~I .output_register_mode = "none";
defparam \Segmento3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[1]));
// synopsys translate_off
defparam \Segmento3[1]~I .input_async_reset = "none";
defparam \Segmento3[1]~I .input_power_up = "low";
defparam \Segmento3[1]~I .input_register_mode = "none";
defparam \Segmento3[1]~I .input_sync_reset = "none";
defparam \Segmento3[1]~I .oe_async_reset = "none";
defparam \Segmento3[1]~I .oe_power_up = "low";
defparam \Segmento3[1]~I .oe_register_mode = "none";
defparam \Segmento3[1]~I .oe_sync_reset = "none";
defparam \Segmento3[1]~I .operation_mode = "bidir";
defparam \Segmento3[1]~I .output_async_reset = "none";
defparam \Segmento3[1]~I .output_power_up = "low";
defparam \Segmento3[1]~I .output_register_mode = "none";
defparam \Segmento3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[2]));
// synopsys translate_off
defparam \Segmento3[2]~I .input_async_reset = "none";
defparam \Segmento3[2]~I .input_power_up = "low";
defparam \Segmento3[2]~I .input_register_mode = "none";
defparam \Segmento3[2]~I .input_sync_reset = "none";
defparam \Segmento3[2]~I .oe_async_reset = "none";
defparam \Segmento3[2]~I .oe_power_up = "low";
defparam \Segmento3[2]~I .oe_register_mode = "none";
defparam \Segmento3[2]~I .oe_sync_reset = "none";
defparam \Segmento3[2]~I .operation_mode = "bidir";
defparam \Segmento3[2]~I .output_async_reset = "none";
defparam \Segmento3[2]~I .output_power_up = "low";
defparam \Segmento3[2]~I .output_register_mode = "none";
defparam \Segmento3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[3]~I (
	.datain(\Mux7~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[3]));
// synopsys translate_off
defparam \Segmento3[3]~I .input_async_reset = "none";
defparam \Segmento3[3]~I .input_power_up = "low";
defparam \Segmento3[3]~I .input_register_mode = "none";
defparam \Segmento3[3]~I .input_sync_reset = "none";
defparam \Segmento3[3]~I .oe_async_reset = "none";
defparam \Segmento3[3]~I .oe_power_up = "low";
defparam \Segmento3[3]~I .oe_register_mode = "none";
defparam \Segmento3[3]~I .oe_sync_reset = "none";
defparam \Segmento3[3]~I .operation_mode = "bidir";
defparam \Segmento3[3]~I .output_async_reset = "none";
defparam \Segmento3[3]~I .output_power_up = "low";
defparam \Segmento3[3]~I .output_register_mode = "none";
defparam \Segmento3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[4]));
// synopsys translate_off
defparam \Segmento3[4]~I .input_async_reset = "none";
defparam \Segmento3[4]~I .input_power_up = "low";
defparam \Segmento3[4]~I .input_register_mode = "none";
defparam \Segmento3[4]~I .input_sync_reset = "none";
defparam \Segmento3[4]~I .oe_async_reset = "none";
defparam \Segmento3[4]~I .oe_power_up = "low";
defparam \Segmento3[4]~I .oe_register_mode = "none";
defparam \Segmento3[4]~I .oe_sync_reset = "none";
defparam \Segmento3[4]~I .operation_mode = "bidir";
defparam \Segmento3[4]~I .output_async_reset = "none";
defparam \Segmento3[4]~I .output_power_up = "low";
defparam \Segmento3[4]~I .output_register_mode = "none";
defparam \Segmento3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[5]));
// synopsys translate_off
defparam \Segmento3[5]~I .input_async_reset = "none";
defparam \Segmento3[5]~I .input_power_up = "low";
defparam \Segmento3[5]~I .input_register_mode = "none";
defparam \Segmento3[5]~I .input_sync_reset = "none";
defparam \Segmento3[5]~I .oe_async_reset = "none";
defparam \Segmento3[5]~I .oe_power_up = "low";
defparam \Segmento3[5]~I .oe_register_mode = "none";
defparam \Segmento3[5]~I .oe_sync_reset = "none";
defparam \Segmento3[5]~I .operation_mode = "bidir";
defparam \Segmento3[5]~I .output_async_reset = "none";
defparam \Segmento3[5]~I .output_power_up = "low";
defparam \Segmento3[5]~I .output_register_mode = "none";
defparam \Segmento3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento3[6]~I (
	.datain(\Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento3[6]));
// synopsys translate_off
defparam \Segmento3[6]~I .input_async_reset = "none";
defparam \Segmento3[6]~I .input_power_up = "low";
defparam \Segmento3[6]~I .input_register_mode = "none";
defparam \Segmento3[6]~I .input_sync_reset = "none";
defparam \Segmento3[6]~I .oe_async_reset = "none";
defparam \Segmento3[6]~I .oe_power_up = "low";
defparam \Segmento3[6]~I .oe_register_mode = "none";
defparam \Segmento3[6]~I .oe_sync_reset = "none";
defparam \Segmento3[6]~I .operation_mode = "bidir";
defparam \Segmento3[6]~I .output_async_reset = "none";
defparam \Segmento3[6]~I .output_power_up = "low";
defparam \Segmento3[6]~I .output_register_mode = "none";
defparam \Segmento3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[0]));
// synopsys translate_off
defparam \Segmento4[0]~I .input_async_reset = "none";
defparam \Segmento4[0]~I .input_power_up = "low";
defparam \Segmento4[0]~I .input_register_mode = "none";
defparam \Segmento4[0]~I .input_sync_reset = "none";
defparam \Segmento4[0]~I .oe_async_reset = "none";
defparam \Segmento4[0]~I .oe_power_up = "low";
defparam \Segmento4[0]~I .oe_register_mode = "none";
defparam \Segmento4[0]~I .oe_sync_reset = "none";
defparam \Segmento4[0]~I .operation_mode = "bidir";
defparam \Segmento4[0]~I .output_async_reset = "none";
defparam \Segmento4[0]~I .output_power_up = "low";
defparam \Segmento4[0]~I .output_register_mode = "none";
defparam \Segmento4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[1]));
// synopsys translate_off
defparam \Segmento4[1]~I .input_async_reset = "none";
defparam \Segmento4[1]~I .input_power_up = "low";
defparam \Segmento4[1]~I .input_register_mode = "none";
defparam \Segmento4[1]~I .input_sync_reset = "none";
defparam \Segmento4[1]~I .oe_async_reset = "none";
defparam \Segmento4[1]~I .oe_power_up = "low";
defparam \Segmento4[1]~I .oe_register_mode = "none";
defparam \Segmento4[1]~I .oe_sync_reset = "none";
defparam \Segmento4[1]~I .operation_mode = "bidir";
defparam \Segmento4[1]~I .output_async_reset = "none";
defparam \Segmento4[1]~I .output_power_up = "low";
defparam \Segmento4[1]~I .output_register_mode = "none";
defparam \Segmento4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[2]));
// synopsys translate_off
defparam \Segmento4[2]~I .input_async_reset = "none";
defparam \Segmento4[2]~I .input_power_up = "low";
defparam \Segmento4[2]~I .input_register_mode = "none";
defparam \Segmento4[2]~I .input_sync_reset = "none";
defparam \Segmento4[2]~I .oe_async_reset = "none";
defparam \Segmento4[2]~I .oe_power_up = "low";
defparam \Segmento4[2]~I .oe_register_mode = "none";
defparam \Segmento4[2]~I .oe_sync_reset = "none";
defparam \Segmento4[2]~I .operation_mode = "bidir";
defparam \Segmento4[2]~I .output_async_reset = "none";
defparam \Segmento4[2]~I .output_power_up = "low";
defparam \Segmento4[2]~I .output_register_mode = "none";
defparam \Segmento4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[3]));
// synopsys translate_off
defparam \Segmento4[3]~I .input_async_reset = "none";
defparam \Segmento4[3]~I .input_power_up = "low";
defparam \Segmento4[3]~I .input_register_mode = "none";
defparam \Segmento4[3]~I .input_sync_reset = "none";
defparam \Segmento4[3]~I .oe_async_reset = "none";
defparam \Segmento4[3]~I .oe_power_up = "low";
defparam \Segmento4[3]~I .oe_register_mode = "none";
defparam \Segmento4[3]~I .oe_sync_reset = "none";
defparam \Segmento4[3]~I .operation_mode = "bidir";
defparam \Segmento4[3]~I .output_async_reset = "none";
defparam \Segmento4[3]~I .output_power_up = "low";
defparam \Segmento4[3]~I .output_register_mode = "none";
defparam \Segmento4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[4]));
// synopsys translate_off
defparam \Segmento4[4]~I .input_async_reset = "none";
defparam \Segmento4[4]~I .input_power_up = "low";
defparam \Segmento4[4]~I .input_register_mode = "none";
defparam \Segmento4[4]~I .input_sync_reset = "none";
defparam \Segmento4[4]~I .oe_async_reset = "none";
defparam \Segmento4[4]~I .oe_power_up = "low";
defparam \Segmento4[4]~I .oe_register_mode = "none";
defparam \Segmento4[4]~I .oe_sync_reset = "none";
defparam \Segmento4[4]~I .operation_mode = "bidir";
defparam \Segmento4[4]~I .output_async_reset = "none";
defparam \Segmento4[4]~I .output_power_up = "low";
defparam \Segmento4[4]~I .output_register_mode = "none";
defparam \Segmento4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[5]));
// synopsys translate_off
defparam \Segmento4[5]~I .input_async_reset = "none";
defparam \Segmento4[5]~I .input_power_up = "low";
defparam \Segmento4[5]~I .input_register_mode = "none";
defparam \Segmento4[5]~I .input_sync_reset = "none";
defparam \Segmento4[5]~I .oe_async_reset = "none";
defparam \Segmento4[5]~I .oe_power_up = "low";
defparam \Segmento4[5]~I .oe_register_mode = "none";
defparam \Segmento4[5]~I .oe_sync_reset = "none";
defparam \Segmento4[5]~I .operation_mode = "bidir";
defparam \Segmento4[5]~I .output_async_reset = "none";
defparam \Segmento4[5]~I .output_power_up = "low";
defparam \Segmento4[5]~I .output_register_mode = "none";
defparam \Segmento4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Segmento4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Segmento4[6]));
// synopsys translate_off
defparam \Segmento4[6]~I .input_async_reset = "none";
defparam \Segmento4[6]~I .input_power_up = "low";
defparam \Segmento4[6]~I .input_register_mode = "none";
defparam \Segmento4[6]~I .input_sync_reset = "none";
defparam \Segmento4[6]~I .oe_async_reset = "none";
defparam \Segmento4[6]~I .oe_power_up = "low";
defparam \Segmento4[6]~I .oe_register_mode = "none";
defparam \Segmento4[6]~I .oe_sync_reset = "none";
defparam \Segmento4[6]~I .operation_mode = "bidir";
defparam \Segmento4[6]~I .output_async_reset = "none";
defparam \Segmento4[6]~I .output_power_up = "low";
defparam \Segmento4[6]~I .output_register_mode = "none";
defparam \Segmento4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[0]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[0]));
// synopsys translate_off
defparam \ledsRojos[0]~I .input_async_reset = "none";
defparam \ledsRojos[0]~I .input_power_up = "low";
defparam \ledsRojos[0]~I .input_register_mode = "none";
defparam \ledsRojos[0]~I .input_sync_reset = "none";
defparam \ledsRojos[0]~I .oe_async_reset = "none";
defparam \ledsRojos[0]~I .oe_power_up = "low";
defparam \ledsRojos[0]~I .oe_register_mode = "none";
defparam \ledsRojos[0]~I .oe_sync_reset = "none";
defparam \ledsRojos[0]~I .operation_mode = "output";
defparam \ledsRojos[0]~I .output_async_reset = "none";
defparam \ledsRojos[0]~I .output_power_up = "low";
defparam \ledsRojos[0]~I .output_register_mode = "none";
defparam \ledsRojos[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[1]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[1]));
// synopsys translate_off
defparam \ledsRojos[1]~I .input_async_reset = "none";
defparam \ledsRojos[1]~I .input_power_up = "low";
defparam \ledsRojos[1]~I .input_register_mode = "none";
defparam \ledsRojos[1]~I .input_sync_reset = "none";
defparam \ledsRojos[1]~I .oe_async_reset = "none";
defparam \ledsRojos[1]~I .oe_power_up = "low";
defparam \ledsRojos[1]~I .oe_register_mode = "none";
defparam \ledsRojos[1]~I .oe_sync_reset = "none";
defparam \ledsRojos[1]~I .operation_mode = "output";
defparam \ledsRojos[1]~I .output_async_reset = "none";
defparam \ledsRojos[1]~I .output_power_up = "low";
defparam \ledsRojos[1]~I .output_register_mode = "none";
defparam \ledsRojos[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[2]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[2]));
// synopsys translate_off
defparam \ledsRojos[2]~I .input_async_reset = "none";
defparam \ledsRojos[2]~I .input_power_up = "low";
defparam \ledsRojos[2]~I .input_register_mode = "none";
defparam \ledsRojos[2]~I .input_sync_reset = "none";
defparam \ledsRojos[2]~I .oe_async_reset = "none";
defparam \ledsRojos[2]~I .oe_power_up = "low";
defparam \ledsRojos[2]~I .oe_register_mode = "none";
defparam \ledsRojos[2]~I .oe_sync_reset = "none";
defparam \ledsRojos[2]~I .operation_mode = "output";
defparam \ledsRojos[2]~I .output_async_reset = "none";
defparam \ledsRojos[2]~I .output_power_up = "low";
defparam \ledsRojos[2]~I .output_register_mode = "none";
defparam \ledsRojos[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[3]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[3]));
// synopsys translate_off
defparam \ledsRojos[3]~I .input_async_reset = "none";
defparam \ledsRojos[3]~I .input_power_up = "low";
defparam \ledsRojos[3]~I .input_register_mode = "none";
defparam \ledsRojos[3]~I .input_sync_reset = "none";
defparam \ledsRojos[3]~I .oe_async_reset = "none";
defparam \ledsRojos[3]~I .oe_power_up = "low";
defparam \ledsRojos[3]~I .oe_register_mode = "none";
defparam \ledsRojos[3]~I .oe_sync_reset = "none";
defparam \ledsRojos[3]~I .operation_mode = "output";
defparam \ledsRojos[3]~I .output_async_reset = "none";
defparam \ledsRojos[3]~I .output_power_up = "low";
defparam \ledsRojos[3]~I .output_register_mode = "none";
defparam \ledsRojos[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[4]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[4]));
// synopsys translate_off
defparam \ledsRojos[4]~I .input_async_reset = "none";
defparam \ledsRojos[4]~I .input_power_up = "low";
defparam \ledsRojos[4]~I .input_register_mode = "none";
defparam \ledsRojos[4]~I .input_sync_reset = "none";
defparam \ledsRojos[4]~I .oe_async_reset = "none";
defparam \ledsRojos[4]~I .oe_power_up = "low";
defparam \ledsRojos[4]~I .oe_register_mode = "none";
defparam \ledsRojos[4]~I .oe_sync_reset = "none";
defparam \ledsRojos[4]~I .operation_mode = "output";
defparam \ledsRojos[4]~I .output_async_reset = "none";
defparam \ledsRojos[4]~I .output_power_up = "low";
defparam \ledsRojos[4]~I .output_register_mode = "none";
defparam \ledsRojos[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[5]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[5]));
// synopsys translate_off
defparam \ledsRojos[5]~I .input_async_reset = "none";
defparam \ledsRojos[5]~I .input_power_up = "low";
defparam \ledsRojos[5]~I .input_register_mode = "none";
defparam \ledsRojos[5]~I .input_sync_reset = "none";
defparam \ledsRojos[5]~I .oe_async_reset = "none";
defparam \ledsRojos[5]~I .oe_power_up = "low";
defparam \ledsRojos[5]~I .oe_register_mode = "none";
defparam \ledsRojos[5]~I .oe_sync_reset = "none";
defparam \ledsRojos[5]~I .operation_mode = "output";
defparam \ledsRojos[5]~I .output_async_reset = "none";
defparam \ledsRojos[5]~I .output_power_up = "low";
defparam \ledsRojos[5]~I .output_register_mode = "none";
defparam \ledsRojos[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[6]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[6]));
// synopsys translate_off
defparam \ledsRojos[6]~I .input_async_reset = "none";
defparam \ledsRojos[6]~I .input_power_up = "low";
defparam \ledsRojos[6]~I .input_register_mode = "none";
defparam \ledsRojos[6]~I .input_sync_reset = "none";
defparam \ledsRojos[6]~I .oe_async_reset = "none";
defparam \ledsRojos[6]~I .oe_power_up = "low";
defparam \ledsRojos[6]~I .oe_register_mode = "none";
defparam \ledsRojos[6]~I .oe_sync_reset = "none";
defparam \ledsRojos[6]~I .operation_mode = "output";
defparam \ledsRojos[6]~I .output_async_reset = "none";
defparam \ledsRojos[6]~I .output_power_up = "low";
defparam \ledsRojos[6]~I .output_register_mode = "none";
defparam \ledsRojos[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[7]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[7]));
// synopsys translate_off
defparam \ledsRojos[7]~I .input_async_reset = "none";
defparam \ledsRojos[7]~I .input_power_up = "low";
defparam \ledsRojos[7]~I .input_register_mode = "none";
defparam \ledsRojos[7]~I .input_sync_reset = "none";
defparam \ledsRojos[7]~I .oe_async_reset = "none";
defparam \ledsRojos[7]~I .oe_power_up = "low";
defparam \ledsRojos[7]~I .oe_register_mode = "none";
defparam \ledsRojos[7]~I .oe_sync_reset = "none";
defparam \ledsRojos[7]~I .operation_mode = "output";
defparam \ledsRojos[7]~I .output_async_reset = "none";
defparam \ledsRojos[7]~I .output_power_up = "low";
defparam \ledsRojos[7]~I .output_register_mode = "none";
defparam \ledsRojos[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[8]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[8]));
// synopsys translate_off
defparam \ledsRojos[8]~I .input_async_reset = "none";
defparam \ledsRojos[8]~I .input_power_up = "low";
defparam \ledsRojos[8]~I .input_register_mode = "none";
defparam \ledsRojos[8]~I .input_sync_reset = "none";
defparam \ledsRojos[8]~I .oe_async_reset = "none";
defparam \ledsRojos[8]~I .oe_power_up = "low";
defparam \ledsRojos[8]~I .oe_register_mode = "none";
defparam \ledsRojos[8]~I .oe_sync_reset = "none";
defparam \ledsRojos[8]~I .operation_mode = "output";
defparam \ledsRojos[8]~I .output_async_reset = "none";
defparam \ledsRojos[8]~I .output_power_up = "low";
defparam \ledsRojos[8]~I .output_register_mode = "none";
defparam \ledsRojos[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsRojos[9]~I (
	.datain(!\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsRojos[9]));
// synopsys translate_off
defparam \ledsRojos[9]~I .input_async_reset = "none";
defparam \ledsRojos[9]~I .input_power_up = "low";
defparam \ledsRojos[9]~I .input_register_mode = "none";
defparam \ledsRojos[9]~I .input_sync_reset = "none";
defparam \ledsRojos[9]~I .oe_async_reset = "none";
defparam \ledsRojos[9]~I .oe_power_up = "low";
defparam \ledsRojos[9]~I .oe_register_mode = "none";
defparam \ledsRojos[9]~I .oe_sync_reset = "none";
defparam \ledsRojos[9]~I .operation_mode = "output";
defparam \ledsRojos[9]~I .output_async_reset = "none";
defparam \ledsRojos[9]~I .output_power_up = "low";
defparam \ledsRojos[9]~I .output_register_mode = "none";
defparam \ledsRojos[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[0]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[0]));
// synopsys translate_off
defparam \ledsVerdes[0]~I .input_async_reset = "none";
defparam \ledsVerdes[0]~I .input_power_up = "low";
defparam \ledsVerdes[0]~I .input_register_mode = "none";
defparam \ledsVerdes[0]~I .input_sync_reset = "none";
defparam \ledsVerdes[0]~I .oe_async_reset = "none";
defparam \ledsVerdes[0]~I .oe_power_up = "low";
defparam \ledsVerdes[0]~I .oe_register_mode = "none";
defparam \ledsVerdes[0]~I .oe_sync_reset = "none";
defparam \ledsVerdes[0]~I .operation_mode = "output";
defparam \ledsVerdes[0]~I .output_async_reset = "none";
defparam \ledsVerdes[0]~I .output_power_up = "low";
defparam \ledsVerdes[0]~I .output_register_mode = "none";
defparam \ledsVerdes[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[1]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[1]));
// synopsys translate_off
defparam \ledsVerdes[1]~I .input_async_reset = "none";
defparam \ledsVerdes[1]~I .input_power_up = "low";
defparam \ledsVerdes[1]~I .input_register_mode = "none";
defparam \ledsVerdes[1]~I .input_sync_reset = "none";
defparam \ledsVerdes[1]~I .oe_async_reset = "none";
defparam \ledsVerdes[1]~I .oe_power_up = "low";
defparam \ledsVerdes[1]~I .oe_register_mode = "none";
defparam \ledsVerdes[1]~I .oe_sync_reset = "none";
defparam \ledsVerdes[1]~I .operation_mode = "output";
defparam \ledsVerdes[1]~I .output_async_reset = "none";
defparam \ledsVerdes[1]~I .output_power_up = "low";
defparam \ledsVerdes[1]~I .output_register_mode = "none";
defparam \ledsVerdes[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[2]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[2]));
// synopsys translate_off
defparam \ledsVerdes[2]~I .input_async_reset = "none";
defparam \ledsVerdes[2]~I .input_power_up = "low";
defparam \ledsVerdes[2]~I .input_register_mode = "none";
defparam \ledsVerdes[2]~I .input_sync_reset = "none";
defparam \ledsVerdes[2]~I .oe_async_reset = "none";
defparam \ledsVerdes[2]~I .oe_power_up = "low";
defparam \ledsVerdes[2]~I .oe_register_mode = "none";
defparam \ledsVerdes[2]~I .oe_sync_reset = "none";
defparam \ledsVerdes[2]~I .operation_mode = "output";
defparam \ledsVerdes[2]~I .output_async_reset = "none";
defparam \ledsVerdes[2]~I .output_power_up = "low";
defparam \ledsVerdes[2]~I .output_register_mode = "none";
defparam \ledsVerdes[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[3]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[3]));
// synopsys translate_off
defparam \ledsVerdes[3]~I .input_async_reset = "none";
defparam \ledsVerdes[3]~I .input_power_up = "low";
defparam \ledsVerdes[3]~I .input_register_mode = "none";
defparam \ledsVerdes[3]~I .input_sync_reset = "none";
defparam \ledsVerdes[3]~I .oe_async_reset = "none";
defparam \ledsVerdes[3]~I .oe_power_up = "low";
defparam \ledsVerdes[3]~I .oe_register_mode = "none";
defparam \ledsVerdes[3]~I .oe_sync_reset = "none";
defparam \ledsVerdes[3]~I .operation_mode = "output";
defparam \ledsVerdes[3]~I .output_async_reset = "none";
defparam \ledsVerdes[3]~I .output_power_up = "low";
defparam \ledsVerdes[3]~I .output_register_mode = "none";
defparam \ledsVerdes[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[4]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[4]));
// synopsys translate_off
defparam \ledsVerdes[4]~I .input_async_reset = "none";
defparam \ledsVerdes[4]~I .input_power_up = "low";
defparam \ledsVerdes[4]~I .input_register_mode = "none";
defparam \ledsVerdes[4]~I .input_sync_reset = "none";
defparam \ledsVerdes[4]~I .oe_async_reset = "none";
defparam \ledsVerdes[4]~I .oe_power_up = "low";
defparam \ledsVerdes[4]~I .oe_register_mode = "none";
defparam \ledsVerdes[4]~I .oe_sync_reset = "none";
defparam \ledsVerdes[4]~I .operation_mode = "output";
defparam \ledsVerdes[4]~I .output_async_reset = "none";
defparam \ledsVerdes[4]~I .output_power_up = "low";
defparam \ledsVerdes[4]~I .output_register_mode = "none";
defparam \ledsVerdes[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[5]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[5]));
// synopsys translate_off
defparam \ledsVerdes[5]~I .input_async_reset = "none";
defparam \ledsVerdes[5]~I .input_power_up = "low";
defparam \ledsVerdes[5]~I .input_register_mode = "none";
defparam \ledsVerdes[5]~I .input_sync_reset = "none";
defparam \ledsVerdes[5]~I .oe_async_reset = "none";
defparam \ledsVerdes[5]~I .oe_power_up = "low";
defparam \ledsVerdes[5]~I .oe_register_mode = "none";
defparam \ledsVerdes[5]~I .oe_sync_reset = "none";
defparam \ledsVerdes[5]~I .operation_mode = "output";
defparam \ledsVerdes[5]~I .output_async_reset = "none";
defparam \ledsVerdes[5]~I .output_power_up = "low";
defparam \ledsVerdes[5]~I .output_register_mode = "none";
defparam \ledsVerdes[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[6]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[6]));
// synopsys translate_off
defparam \ledsVerdes[6]~I .input_async_reset = "none";
defparam \ledsVerdes[6]~I .input_power_up = "low";
defparam \ledsVerdes[6]~I .input_register_mode = "none";
defparam \ledsVerdes[6]~I .input_sync_reset = "none";
defparam \ledsVerdes[6]~I .oe_async_reset = "none";
defparam \ledsVerdes[6]~I .oe_power_up = "low";
defparam \ledsVerdes[6]~I .oe_register_mode = "none";
defparam \ledsVerdes[6]~I .oe_sync_reset = "none";
defparam \ledsVerdes[6]~I .operation_mode = "output";
defparam \ledsVerdes[6]~I .output_async_reset = "none";
defparam \ledsVerdes[6]~I .output_power_up = "low";
defparam \ledsVerdes[6]~I .output_register_mode = "none";
defparam \ledsVerdes[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsVerdes[7]~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsVerdes[7]));
// synopsys translate_off
defparam \ledsVerdes[7]~I .input_async_reset = "none";
defparam \ledsVerdes[7]~I .input_power_up = "low";
defparam \ledsVerdes[7]~I .input_register_mode = "none";
defparam \ledsVerdes[7]~I .input_sync_reset = "none";
defparam \ledsVerdes[7]~I .oe_async_reset = "none";
defparam \ledsVerdes[7]~I .oe_power_up = "low";
defparam \ledsVerdes[7]~I .oe_register_mode = "none";
defparam \ledsVerdes[7]~I .oe_sync_reset = "none";
defparam \ledsVerdes[7]~I .operation_mode = "output";
defparam \ledsVerdes[7]~I .output_async_reset = "none";
defparam \ledsVerdes[7]~I .output_power_up = "low";
defparam \ledsVerdes[7]~I .output_register_mode = "none";
defparam \ledsVerdes[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ganador~I (
	.datain(\aleatorioSeg~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ganador));
// synopsys translate_off
defparam \ganador~I .input_async_reset = "none";
defparam \ganador~I .input_power_up = "low";
defparam \ganador~I .input_register_mode = "none";
defparam \ganador~I .input_sync_reset = "none";
defparam \ganador~I .oe_async_reset = "none";
defparam \ganador~I .oe_power_up = "low";
defparam \ganador~I .oe_register_mode = "none";
defparam \ganador~I .oe_sync_reset = "none";
defparam \ganador~I .operation_mode = "output";
defparam \ganador~I .output_async_reset = "none";
defparam \ganador~I .output_power_up = "low";
defparam \ganador~I .output_register_mode = "none";
defparam \ganador~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
