#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: GGB
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov  7 23:46:59 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 7)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 8)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[12]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[12]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[13]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[13]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[14]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[14]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[15]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[15]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {over_r} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {over_r} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {succ_r} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {succ_r} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rst} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 26)] | Port rst has been placed at location K18, whose type is share pin.
Executing : def_port {rst} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_uart_debug/rx_data_1/iGopDrm, insts:2.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 61%.
Wirelength after clock region global placement is 184846.
1st GP placement takes 42.91 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.30 sec.

Pre global placement takes 44.94 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_119_5.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_119_6.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_39_5.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_39_6.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_35_5.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_35_6.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_23_5.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_23_6.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_67_373.
Placed fixed group with base inst gpio_tri[10]/opit_1 on IOL_47_374.
Placed fixed group with base inst gpio_tri[11]/opit_1 on IOL_47_373.
Placed fixed group with base inst gpio_tri[12]/opit_1 on IOL_63_5.
Placed fixed group with base inst gpio_tri[13]/opit_1 on IOL_63_6.
Placed fixed group with base inst gpio_tri[14]/opit_1 on IOL_47_5.
Placed fixed group with base inst gpio_tri[15]/opit_1 on IOL_47_6.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst over_r_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_187_5.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst succ_r_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst uart_debug_pin_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_43_6.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -9373.
	7 iterations finished.
	Final slack -4696.
Super clustering done.
Design Utilization : 61%.
2nd GP placement takes 49.62 sec.

Wirelength after global placement is 204933.
Global placement takes 49.70 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Design instance u_ram/_ram_32_13/ram32x1sp place failed
E: Place-0006: The u_ram/_ram_32_13/ram32x1sp cannot be placed.
Program Error Out.
Action pnr: Real time elapsed is 0h:2m:5s
Action pnr: CPU time elapsed is 0h:1m:45s
Action pnr: Process CPU time elapsed is 0h:1m:45s
Current time: Tue Nov  7 23:49:02 2023
Action pnr: Peak memory pool usage is 1,628 MB
