#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Nov 26 17:53:45 2019
# Process ID: 18564
# Log file: D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/planAhead_run_4/planAhead.log
# Journal file: D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -26 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/pa.fromNetlist.tcl
# create_project -name top_display -dir "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/planAhead_run_4" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/top_display.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display} }
# set_property target_constrs_file "top_display.ucf" [current_fileset -constrset]
Adding file 'D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/top_display.ucf' to fileset 'constrs_1'
# add_files [list {top_display.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_display.ngc ...
WARNING:NetListWriters:298 - No output is written to top_display.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   interface/state[3]_X_4_o_wide_mux_155_OUT<3 : 1> on block top_display is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/dataOUT[7]_GND_4_o_mux_93_OUT<7 : 0> on block top_display is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/dataOUT[7]_GND_4_o_mux_71_OUT<7 : 0> on block top_display is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus interface/_i000046<3 : 0> on block
   top_display is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus interface/_i000146<7 : 0> on block
   top_display is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus interface/_i000123<7 : 0> on block
   top_display is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus interface/_i000100<6 : 0> on block
   top_display is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_display.edif ...
ngc2edif: Total memory usage is 4315008 kilobytes

Parsing EDIF File [./planAhead_run_4/top_display.data/cache/top_display_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/top_display.data/cache/top_display_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/programmi/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/top_display.ucf]
Finished Parsing UCF File [D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/top_display.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 287 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 145 instances
  FDC => FDCE: 21 instances
  FDR => FDRE: 20 instances
  FDS => FDSE: 14 instances
  LDE_1 => LDCE (inverted pins: G): 66 instances
  LD_1 => LDCE (inverted pins: G): 20 instances

Phase 0 | Netlist Checksum: 8e329c09
link_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 802.883 ; gain = 390.242
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display\planAhead_pid18564.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 26 18:14:09 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
