CxlResult:C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip/.cxl.verilog.secureip.secureip.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = secureip ,
	SourcePath = C:\Xilinx\Vivado\2019.2\data/secureip ,
	Simulator = active_hdl ,
	SimulatorVersion = 10.5.217.6767 ,
	CompiledLibrary = secureip ,
	CompiledPath = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip ,
	Timestamp = Wed Feb  5 22:11:16 2020 ,
	Time = 1580962276 ,
	Language = verilog ,
	XilinxVersion = 2019.2 ,
	LogFile = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip/.cxl.verilog.secureip.secureip.nt64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 0 ,
	Error = C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -sv2k12 -work secureip -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip/.cxl.systemverilog.secureip.secureip.nt64.cmf ,
