[{"commit":{"message":"update some register use and instruction use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"26ea762869921b3817e0bcb41594ca9b77619537"}]