===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.2758 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3225 ( 18.5%)    4.3225 ( 22.4%)  FIR Parser
    7.9996 ( 34.2%)    5.6155 ( 29.1%)  'firrtl.circuit' Pipeline
    1.6310 (  7.0%)    0.8159 (  4.2%)    'firrtl.module' Pipeline
    1.4148 (  6.1%)    0.7124 (  3.7%)      CSE
    0.0020 (  0.0%)    0.0016 (  0.0%)        (A) DominanceInfo
    0.2116 (  0.9%)    0.1096 (  0.6%)      LowerCHIRRTL
    0.1540 (  0.7%)    0.1540 (  0.8%)    InferWidths
    0.5649 (  2.4%)    0.5649 (  2.9%)    InferResets
    0.0512 (  0.2%)    0.0512 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0481 (  0.2%)    0.0481 (  0.2%)    PrefixModules
    0.4354 (  1.9%)    0.4354 (  2.3%)    LowerFIRRTLTypes
    2.1405 (  9.2%)    1.0705 (  5.6%)    'firrtl.module' Pipeline
    0.7405 (  3.2%)    0.3785 (  2.0%)      ExpandWhens
    1.3954 (  6.0%)    0.7060 (  3.7%)      Canonicalizer
    0.2556 (  1.1%)    0.2556 (  1.3%)    Inliner
    1.4205 (  6.1%)    1.4205 (  7.4%)    IMConstProp
    0.0441 (  0.2%)    0.0441 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9968 (  4.3%)    0.4988 (  2.6%)    'firrtl.module' Pipeline
    0.9941 (  4.3%)    0.4978 (  2.6%)      Canonicalizer
    0.2015 (  0.9%)    0.2015 (  1.0%)    CreateSiFiveMetadata
    0.1445 (  0.6%)    0.1445 (  0.7%)    EmitOMIR
    0.0431 (  0.2%)    0.0431 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.2569 (  5.4%)    1.2569 (  6.5%)  LowerFIRRTLToHW
    0.2967 (  1.3%)    0.2967 (  1.5%)  HWMemSimImpl
    3.4240 ( 14.7%)    1.7156 (  8.9%)  'hw.module' Pipeline
    0.0980 (  0.4%)    0.0576 (  0.3%)    HWCleanup
    0.9634 (  4.1%)    0.5127 (  2.7%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.8845 (  8.1%)    0.9858 (  5.1%)    Canonicalizer
    0.0191 (  0.1%)    0.0101 (  0.1%)    HWLegalizeModules
    0.4475 (  1.9%)    0.2244 (  1.2%)    PrettifyVerilog
    6.0586 ( 25.9%)    6.0586 ( 31.4%)  ExportVerilog
    0.0068 (  0.0%)    0.0068 (  0.0%)  Rest
   23.3684 (100.0%)   19.2758 (100.0%)  Total

{
  totalTime: 19.319,
  maxMemory: 813522944
}
