[2025-09-16 18:50:52] START suite=gap trace=429.mcf-217B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-217B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3756266 heartbeat IPC: 2.662 cumulative IPC: 2.662 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 7204658 heartbeat IPC: 2.9 cumulative IPC: 2.776 (Simulation time: 00 hr 01 min 33 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 7204658 cumulative IPC: 2.776 (Simulation time: 00 hr 01 min 33 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 7204658 cumulative IPC: 2.776 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 57671764 heartbeat IPC: 0.1981 cumulative IPC: 0.1981 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 75112108 heartbeat IPC: 0.5734 cumulative IPC: 0.2945 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 109908047 heartbeat IPC: 0.2874 cumulative IPC: 0.2921 (Simulation time: 00 hr 15 min 04 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 175801830 heartbeat IPC: 0.1518 cumulative IPC: 0.2373 (Simulation time: 00 hr 23 min 53 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 208308095 heartbeat IPC: 0.3076 cumulative IPC: 0.2486 (Simulation time: 00 hr 27 min 59 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 266176051 heartbeat IPC: 0.1728 cumulative IPC: 0.2317 (Simulation time: 00 hr 35 min 28 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 306384794 heartbeat IPC: 0.2487 cumulative IPC: 0.234 (Simulation time: 00 hr 40 min 42 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 345963521 heartbeat IPC: 0.2527 cumulative IPC: 0.2362 (Simulation time: 00 hr 45 min 49 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 374969154 heartbeat IPC: 0.3448 cumulative IPC: 0.2447 (Simulation time: 00 hr 49 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 380561031 cumulative IPC: 0.2628 (Simulation time: 00 hr 51 min 17 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 380561031 cumulative IPC: 0.2628 (Simulation time: 00 hr 51 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-217B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2628 instructions: 100000001 cycles: 380561031
CPU 0 Branch Prediction Accuracy: 98.05% MPKI: 2.185 Average ROB Occupancy at Mispredict: 100.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.185
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6360
LQ_STALL: 208022430
SQ_STALL: 35759908


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 342.5
REPLAY_LOAD: 106.85714
NON_REPLAY_LOAD: 14.5

== Total ==
ADDR_TRANS: 4110
REPLAY_LOAD: 1496
NON_REPLAY_LOAD: 754

== Counts ==
ADDR_TRANS: 12
REPLAY_LOAD: 14
NON_REPLAY_LOAD: 52

cpu0->cpu0_STLB TOTAL        ACCESS:     255957 HIT:     169914 MISS:      86043 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     255957 HIT:     169914 MISS:      86043 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 186.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5173505 HIT:     235366 MISS:    4938139 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4871594 HIT:      33761 MISS:    4837833 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       2367 HIT:       2079 MISS:        288 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     199243 HIT:     198220 MISS:       1023 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     100301 HIT:       1306 MISS:      98995 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 131.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   18005104 HIT:   18005104 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   18005104 HIT:   18005104 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33736428 HIT:   28537420 MISS:    5199008 MSHR_MERGE:     224744
cpu0->cpu0_L1D LOAD         ACCESS:   18918487 HIT:   13830554 MISS:    5087933 MSHR_MERGE:     216337
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14645818 HIT:   14635077 MISS:      10741 MSHR_MERGE:       8374
cpu0->cpu0_L1D TRANSLATION  ACCESS:     172123 HIT:      71789 MISS:     100334 MSHR_MERGE:         33
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 143.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14098635 HIT:   14098635 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14098635 HIT:   14098635 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31137947 HIT:   30675072 MISS:     462875 MSHR_MERGE:     206918
cpu0->cpu0_DTLB LOAD         ACCESS:   31137947 HIT:   30675072 MISS:     462875 MSHR_MERGE:     206918
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 66.65 cycles
cpu0->LLC TOTAL        ACCESS:    5107231 HIT:     173841 MISS:    4933390 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    4837833 HIT:       4428 MISS:    4833405 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        288 HIT:        135 MISS:        153 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     170115 HIT:     169137 MISS:        978 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      98995 HIT:        141 MISS:      98854 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     162269
  ROW_BUFFER_MISS:    4769717
  AVG DBUS CONGESTED CYCLE: 6.204
Channel 0 WQ ROW_BUFFER_HIT:      40548
  ROW_BUFFER_MISS:     120130
  FULL:          0
Channel 0 REFRESHES ISSUED:      31713

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       274657         8134         2389        56171
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16            4            1       143456
  STLB miss resolved @ L2C                0            1            2            0         2605
  STLB miss resolved @ LLC                0            1            0            0          283
  STLB miss resolved @ MEM                0          118           17            1        98706

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0            0            0
  STLB miss resolved @ L2C                0            1            0            0            0
  STLB miss resolved @ LLC                0            1            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:42:09] END   suite=gap trace=429.mcf-217B (rc=0)
