<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALURegIntTester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALURegIntegration.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALURegIntegration.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALURegIntegration.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALURegIntegration.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALURegIntegration.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALURegIntegration.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALURegIntegration.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALURegIntegration.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALURegIntegration_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALURegIntegration_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlLogicTest_stx_translate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_REG_ALU_Display.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_REG_ALU_Display.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_REG_ALU_Display.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_REG_ALU_Display.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_REG_ALU_Display.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_REG_ALU_Display.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_REG_ALU_Display.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_REG_ALU_Display.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_REG_ALU_Display.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_REG_ALU_Display_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_REG_ALU_Display_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_REG_ALU_Display_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_REG_ALU_Display_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegisterBank.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegisterBank.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegisterBank.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegisterBank.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterBank.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterBank.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegisterBank.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegisterBank.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterBank_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Prog_Count_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Prog_Count_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_Prog_Count_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="immTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testFin_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMem_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testMem_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444847248" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444847248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445711216" xil_pn:in_ck="2652715854476159392" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1445711216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALURegIntTester.v"/>
      <outfile xil_pn:name="ALURegIntegration.v"/>
      <outfile xil_pn:name="ALU_Buffer.v"/>
      <outfile xil_pn:name="ALU_FPGA_TESTER.v"/>
      <outfile xil_pn:name="FOUR_LIGHTS_FSM.v"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.v"/>
      <outfile xil_pn:name="FSM_MEM_TEST.v"/>
      <outfile xil_pn:name="FlagRegister.v"/>
      <outfile xil_pn:name="FourBitDecoder.v"/>
      <outfile xil_pn:name="Mem_FPGA_Test.v"/>
      <outfile xil_pn:name="MemorySimulations.v"/>
      <outfile xil_pn:name="Memory_Managment.v"/>
      <outfile xil_pn:name="Memory_Simulations_2.v"/>
      <outfile xil_pn:name="Program_Counter.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="RegisterBank.v"/>
      <outfile xil_pn:name="Test_Cases.v"/>
      <outfile xil_pn:name="Test_Prog_Count.v"/>
      <outfile xil_pn:name="immTest.v"/>
      <outfile xil_pn:name="program_counter_module.v"/>
      <outfile xil_pn:name="seg_display.v"/>
      <outfile xil_pn:name="simpleALU_REG_TESTER.v"/>
      <outfile xil_pn:name="simulated_alu_test.v"/>
      <outfile xil_pn:name="testFin.v"/>
      <outfile xil_pn:name="testMem.v"/>
      <outfile xil_pn:name="testPathing_REG_ALU_TEST.v"/>
      <outfile xil_pn:name="twoInputMux.v"/>
    </transform>
    <transform xil_pn:end_ts="1445711216" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4541836879917614511" xil_pn:start_ts="1445711216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445711216" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5934584286859796499" xil_pn:start_ts="1445711216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444847248" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-342385388660349707" xil_pn:start_ts="1444847248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445711216" xil_pn:in_ck="2652715854476159392" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1445711216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALURegIntTester.v"/>
      <outfile xil_pn:name="ALURegIntegration.v"/>
      <outfile xil_pn:name="ALU_Buffer.v"/>
      <outfile xil_pn:name="ALU_FPGA_TESTER.v"/>
      <outfile xil_pn:name="FOUR_LIGHTS_FSM.v"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.v"/>
      <outfile xil_pn:name="FSM_MEM_TEST.v"/>
      <outfile xil_pn:name="FlagRegister.v"/>
      <outfile xil_pn:name="FourBitDecoder.v"/>
      <outfile xil_pn:name="Mem_FPGA_Test.v"/>
      <outfile xil_pn:name="MemorySimulations.v"/>
      <outfile xil_pn:name="Memory_Managment.v"/>
      <outfile xil_pn:name="Memory_Simulations_2.v"/>
      <outfile xil_pn:name="Program_Counter.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="RegisterBank.v"/>
      <outfile xil_pn:name="Test_Cases.v"/>
      <outfile xil_pn:name="Test_Prog_Count.v"/>
      <outfile xil_pn:name="immTest.v"/>
      <outfile xil_pn:name="program_counter_module.v"/>
      <outfile xil_pn:name="seg_display.v"/>
      <outfile xil_pn:name="simpleALU_REG_TESTER.v"/>
      <outfile xil_pn:name="simulated_alu_test.v"/>
      <outfile xil_pn:name="testFin.v"/>
      <outfile xil_pn:name="testMem.v"/>
      <outfile xil_pn:name="testPathing_REG_ALU_TEST.v"/>
      <outfile xil_pn:name="twoInputMux.v"/>
    </transform>
    <transform xil_pn:end_ts="1445711220" xil_pn:in_ck="2652715854476159392" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4532705109487641156" xil_pn:start_ts="1445711216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_Prog_Count_beh.prj"/>
      <outfile xil_pn:name="Test_Prog_Count_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1445711220" xil_pn:in_ck="5976408250433617707" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="78726731666758183" xil_pn:start_ts="1445711220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Test_Prog_Count_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1444845528" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444845528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444846651" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8196367460351527905" xil_pn:start_ts="1444846651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444846651" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-342385388660349707" xil_pn:start_ts="1444846651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444845528" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1444845528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444846651" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3082153966739350177" xil_pn:start_ts="1444846651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444845528" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1444845528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444846651" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1588080914986327809" xil_pn:start_ts="1444846651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445711061" xil_pn:in_ck="9026535971441279575" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8064265435734072253" xil_pn:start_ts="1445711039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALURegIntegration.ngr"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.lso"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.ngc"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.ngr"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.prj"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.stx"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.syr"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.xst"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display_xst.xrpt"/>
      <outfile xil_pn:name="RegisterBank.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1445711061" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2530076904996823923" xil_pn:start_ts="1445711061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445711071" xil_pn:in_ck="-8902349245079170130" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8419905411390100906" xil_pn:start_ts="1445711061">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display.bld"/>
      <outfile xil_pn:name="FPGA_REG_ALU_Display_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
