

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Sat Apr 15 15:19:28 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2177|    1|  2177|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2049|  2049|        34|         32|          1|    64|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1205|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     833|
|Register         |        -|      -|     762|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     762|    2038|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_1040_p2      |     +    |      0|  0|   7|           7|           1|
    |sum_fu_1018_p2      |     +    |      0|  0|  59|          59|          59|
    |ap_block_state129   |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_1034_p2    |   icmp   |      0|  0|   3|           7|           8|
    |ap_enable_pp0       |    or    |      0|  0|   1|           1|           1|
    |sum_100_fu_2077_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_101_fu_2087_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_102_fu_2097_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_103_fu_2107_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_104_fu_2117_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_105_fu_2127_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_106_fu_2137_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_107_fu_2147_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_108_fu_2157_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_109_fu_2167_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_110_fu_2177_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_111_fu_2187_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_112_fu_2197_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_113_fu_2207_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_114_fu_2217_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_115_fu_2227_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_116_fu_2237_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_117_fu_2247_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_118_fu_2257_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_119_fu_2267_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_120_fu_2277_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_121_fu_2287_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_122_fu_2297_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_123_fu_2307_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_124_fu_2317_p2  |    or    |      0|  0|  18|          12|           6|
    |sum_63_fu_1707_p2   |    or    |      0|  0|  18|          12|           2|
    |sum_64_fu_1717_p2   |    or    |      0|  0|  18|          12|           2|
    |sum_65_fu_1727_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_66_fu_1737_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_67_fu_1747_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_68_fu_1757_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_69_fu_1767_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_70_fu_1777_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_71_fu_1787_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_72_fu_1797_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_73_fu_1807_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_74_fu_1817_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_75_fu_1827_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_76_fu_1837_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_77_fu_1847_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_78_fu_1857_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_79_fu_1867_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_80_fu_1877_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_81_fu_1887_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_82_fu_1897_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_83_fu_1907_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_84_fu_1917_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_85_fu_1927_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_86_fu_1937_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_87_fu_1947_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_88_fu_1957_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_89_fu_1967_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_90_fu_1977_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_91_fu_1987_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_92_fu_1997_p2   |    or    |      0|  0|  18|          12|           5|
    |sum_93_fu_2007_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_94_fu_2017_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_95_fu_2027_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_96_fu_2037_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_97_fu_2047_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_98_fu_2057_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_99_fu_2067_p2   |    or    |      0|  0|  18|          12|           6|
    |sum_s_fu_1696_p2    |    or    |      0|  0|  18|          12|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|1205|         831|         391|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  416|        161|    1|        161|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    1|          2|    1|          2|
    |from_V_blk_n_AR                      |    1|          2|    1|          2|
    |from_V_blk_n_R                       |    1|          2|    1|          2|
    |i_phi_fu_995_p4                      |    7|          2|    7|         14|
    |i_reg_991                            |    7|          2|    7|         14|
    |to_r_address0                        |  120|         33|   12|        396|
    |to_r_address1                        |  120|         33|   12|        396|
    |to_r_d0                              |   80|         33|    8|        264|
    |to_r_d1                              |   80|         33|    8|        264|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  833|        303|   58|       1515|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  160|   0|  160|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_2342  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY       |    1|   0|    1|          0|
    |i_2_reg_2346                              |    7|   0|    7|          0|
    |i_reg_991                                 |    7|   0|    7|          0|
    |p_Result_10_reg_2411                      |    8|   0|    8|          0|
    |p_Result_11_reg_2416                      |    8|   0|    8|          0|
    |p_Result_12_reg_2421                      |    8|   0|    8|          0|
    |p_Result_13_reg_2426                      |    8|   0|    8|          0|
    |p_Result_14_reg_2431                      |    8|   0|    8|          0|
    |p_Result_15_reg_2436                      |    8|   0|    8|          0|
    |p_Result_16_reg_2441                      |    8|   0|    8|          0|
    |p_Result_17_reg_2446                      |    8|   0|    8|          0|
    |p_Result_18_reg_2451                      |    8|   0|    8|          0|
    |p_Result_19_reg_2456                      |    8|   0|    8|          0|
    |p_Result_1_reg_2361                       |    8|   0|    8|          0|
    |p_Result_20_reg_2461                      |    8|   0|    8|          0|
    |p_Result_21_reg_2466                      |    8|   0|    8|          0|
    |p_Result_22_reg_2471                      |    8|   0|    8|          0|
    |p_Result_23_reg_2476                      |    8|   0|    8|          0|
    |p_Result_24_reg_2481                      |    8|   0|    8|          0|
    |p_Result_25_reg_2486                      |    8|   0|    8|          0|
    |p_Result_26_reg_2491                      |    8|   0|    8|          0|
    |p_Result_27_reg_2496                      |    8|   0|    8|          0|
    |p_Result_28_reg_2501                      |    8|   0|    8|          0|
    |p_Result_29_reg_2506                      |    8|   0|    8|          0|
    |p_Result_2_reg_2366                       |    8|   0|    8|          0|
    |p_Result_30_reg_2511                      |    8|   0|    8|          0|
    |p_Result_31_reg_2516                      |    8|   0|    8|          0|
    |p_Result_32_reg_2521                      |    8|   0|    8|          0|
    |p_Result_33_reg_2526                      |    8|   0|    8|          0|
    |p_Result_34_reg_2531                      |    8|   0|    8|          0|
    |p_Result_35_reg_2536                      |    8|   0|    8|          0|
    |p_Result_36_reg_2541                      |    8|   0|    8|          0|
    |p_Result_37_reg_2546                      |    8|   0|    8|          0|
    |p_Result_38_reg_2551                      |    8|   0|    8|          0|
    |p_Result_39_reg_2556                      |    8|   0|    8|          0|
    |p_Result_3_reg_2371                       |    8|   0|    8|          0|
    |p_Result_40_reg_2561                      |    8|   0|    8|          0|
    |p_Result_41_reg_2566                      |    8|   0|    8|          0|
    |p_Result_42_reg_2571                      |    8|   0|    8|          0|
    |p_Result_43_reg_2576                      |    8|   0|    8|          0|
    |p_Result_44_reg_2581                      |    8|   0|    8|          0|
    |p_Result_45_reg_2586                      |    8|   0|    8|          0|
    |p_Result_46_reg_2591                      |    8|   0|    8|          0|
    |p_Result_47_reg_2596                      |    8|   0|    8|          0|
    |p_Result_48_reg_2601                      |    8|   0|    8|          0|
    |p_Result_49_reg_2606                      |    8|   0|    8|          0|
    |p_Result_4_reg_2376                       |    8|   0|    8|          0|
    |p_Result_50_reg_2611                      |    8|   0|    8|          0|
    |p_Result_51_reg_2616                      |    8|   0|    8|          0|
    |p_Result_52_reg_2621                      |    8|   0|    8|          0|
    |p_Result_53_reg_2626                      |    8|   0|    8|          0|
    |p_Result_54_reg_2631                      |    8|   0|    8|          0|
    |p_Result_55_reg_2636                      |    8|   0|    8|          0|
    |p_Result_56_reg_2641                      |    8|   0|    8|          0|
    |p_Result_57_reg_2646                      |    8|   0|    8|          0|
    |p_Result_58_reg_2651                      |    8|   0|    8|          0|
    |p_Result_59_reg_2656                      |    8|   0|    8|          0|
    |p_Result_5_reg_2381                       |    8|   0|    8|          0|
    |p_Result_60_reg_2661                      |    8|   0|    8|          0|
    |p_Result_61_reg_2666                      |    8|   0|    8|          0|
    |p_Result_62_reg_2671                      |    8|   0|    8|          0|
    |p_Result_6_reg_2386                       |    8|   0|    8|          0|
    |p_Result_7_reg_2391                       |    8|   0|    8|          0|
    |p_Result_8_reg_2396                       |    8|   0|    8|          0|
    |p_Result_9_reg_2401                       |    8|   0|    8|          0|
    |p_Result_s_reg_2406                       |    8|   0|    8|          0|
    |sum_reg_2331                              |   59|   0|   59|          0|
    |tmp_1_reg_2342                            |    1|   0|    1|          0|
    |tmp_7_reg_2356                            |    8|   0|    8|          0|
    |tmp_8_reg_2676                            |    6|   0|   12|          6|
    |tmp_reg_2351                              |    6|   0|    6|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  762|   0|  768|          6|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     load     | return value |
|load_flag              |  in |    1|   ap_none  |   load_flag  |    scalar    |
|to_r_address0          | out |   12|  ap_memory |     to_r     |     array    |
|to_r_ce0               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_we0               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_d0                | out |    8|  ap_memory |     to_r     |     array    |
|to_r_address1          | out |   12|  ap_memory |     to_r     |     array    |
|to_r_ce1               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_we1               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_d1                | out |    8|  ap_memory |     to_r     |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|var_p0_V3              |  in |   58|   ap_none  |   var_p0_V3  |    scalar    |
|tile_index             |  in |   31|   ap_none  |  tile_index  |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

