# Generate Make include to aid in flow
vlsi.core.build_system: make

# TODO: temporary
technology.sky130.drc_blackbox_srams: true
technology.sky130.lvs_blackbox_srams: true

vlsi.inputs:
  power_spec_type: cpf
  power_spec_mode: manual
  power_spec_contents_meta: transclude
  power_spec_contents: ./stac.cpf
  supplies:
    # Hammer should only know about the main core power nets
    # Other pins/nets/domains handled in CPF
    power:
      - {name: "VDD",  pin: "VDD"}
    ground:
      - {name: "VSS",  pin: "VSS"}
    VDD: "1.8 V"
    GND: "0 V"

  top_module: ChipTop

  clocks:
    - {name: "clock", path: "iocell_clock_clock/iocell/IN", period: "10ns", uncertainty: "0.1ns"}
    - {name: "jtag_TCK", path: "iocell_jtag_TCK/iocell/IN", period: "200ns", uncertainty: "1ns"}
    - {name: "pll_clock_clk", path: "pllInst/io_pll_clk_out", period: "5ns", uncertainty: "0.1ns"}
    - {name: "pll_clock_div", path: "pllInst/io_pll_div_out", period: "5ns", uncertainty: "0.1ns"}
    # SBUS - SRAM BIST, full speed
    - {name: "clkdiv_out_sbus", path: "system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_sbus_clock", period: "10ns", uncertainty: "0.1ns"}
    # FBUS (serial-TL) - can't go faster than GPIO, so 50MHz
    - {name: "clkdiv_out_fbus", path: "system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_fbus_clock", period: "20ns", uncertainty: "0.1ns"}
    # Rocket - slower for easier timing closure
    - {name: "clkdiv_out_rocket", path: "system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_rocket_clock", period: "15ns", uncertainty: "0.1ns"}
    # Periphery / everything else - relaxed timing
    - {name: "clkdiv_out_periph", path: "system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_periph_clock", period: "10ns", uncertainty: "0.1ns"}

  pin_mode: none

  placement_constraints:
    - path: ChipTop
      type: toplevel
      x: 0
      y: 0
      width: 3588
      height: 5188
      margins: {left: 249.78, right: 249.78, top: 252.08, bottom: 252.08}

    # backing scratchpad
    - {path: ChipTop/system/subsystem_mbus/spad/backingscratchpad/backingscratchpad_ext/mem_0_0, type: hardmacro, 
      x: 2860, y: 1095, orientation: r270}
    
    # dcache
    - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/backingscratchpad_ext/mem_0_0, type: hardmacro, 
      x: 300, y: 255, orientation: my90}
    - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0, type: hardmacro, 
      x: 470, y: 800, orientation: my90}

    # icache
    - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0, type: hardmacro, 
      x: 2750, y: 255, orientation: r270}
    - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0, type: hardmacro, 
      x: 2800, y: 555, orientation: r270}
    - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0, type: hardmacro, 
      x: 3020, y: 860, orientation: r270}

    #####################
    #### SRAM BIST ######
    #### TDCs: place 100 below respective SRAM

    # SRAMs left column
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_0/inner, type: hardmacro, 
      x: 300, y: 4400, orientation: my90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_5/inner, type: hardmacro, 
      x: 300, y: 3500, orientation: my90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_6/inner, type: hardmacro, 
      x: 300, y: 2900, orientation: my90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_7/inner, type: hardmacro, 
      x: 300, y: 2000, orientation: my90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_8/inner, type: hardmacro, 
      x: 300, y: 1700, orientation: my90}

    # TDCs left column
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_0/tdc, type: hardmacro, 
      x: 300, y: 4200, orientation: my}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_5/tdc, type: hardmacro, 
      x: 300, y: 3250 , orientation: my}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_6/tdc, type: hardmacro, 
      x: 300, y: 2500 , orientation: my}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_7/tdc, type: hardmacro, 
      x: 300, y: 1600 , orientation: my}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_8/tdc, type: hardmacro, 
      x: 300, y: 1450 , orientation: my}

    # Delay lines left column
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_0/delay_line, type: hardmacro, 
      x: 1400, y: 4150, orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_5/delay_line, type: hardmacro, 
      x: 1400, y: 3300 , orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_6/delay_line, type: hardmacro, 
      x: 1400, y: 2450 , orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_7/delay_line, type: hardmacro, 
      x: 1400, y: 1600 , orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_8/delay_line, type: hardmacro, 
      x: 1300, y: 1400 , orientation: r90}

    # SRAMs right column
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_1/inner, type: hardmacro, 
      x: 2100, y: 4200, orientation: r270}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_2/inner, type: hardmacro, 
      x: 2100, y: 3400, orientation: r270}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_3/inner, type: hardmacro, 
      x: 2100, y: 2500, orientation: r270}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/srams_4/inner, type: hardmacro, 
      x: 2100, y: 1600, orientation: r270}

    # TDCs right column
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_1/tdc, type: hardmacro, 
      x: 1700, y: 4000, orientation: r0}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_2/tdc, type: hardmacro, 
      x: 1700, y: 3150 , orientation: r0}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_3/tdc, type: hardmacro, 
      x: 1700, y: 2300 , orientation: r0}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_4/tdc, type: hardmacro, 
      x: 1700, y: 1450 , orientation: r0}

    # Delay lines right column
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_1/delay_line, type: hardmacro, 
      x: 1600, y: 4150, orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_2/delay_line, type: hardmacro, 
      x: 1600, y: 3300 , orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_3/delay_line, type: hardmacro, 
      x: 1600, y: 2450 , orientation: r90}
    - {path: ChipTop/system/sramBistClockDomainWrapper/sram_bist_0/sramBist/bistTop/harnesses_4/delay_line, type: hardmacro, 
      x: 1600, y: 1600 , orientation: r90}

    # PLL
    - {path: ChipTop/pllInst, type: hardmacro, 
      x: 2700, y: 4200 , orientation: r90}


design.def.hv_routing_meta: prependlocal
design.def.hv_routing: stac-hv-routing.def


# Library stuff
.local.library.sky130_fd_sc_hvl__lsbufhv2lv: &lib__sky130_fd_sc_hvl__lsbufhv2lv
  # gds_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/gds/sky130_fd_sc_hvl.gds
  gds_file: /tools/commercial/skywater/skywater-pdk/libraries/sky130_fd_sc_hvl/latest/cells/lsbufhv2lv/sky130_fd_sc_hvl__lsbufhv2lv_1.gds
  lef_file: cache/fd_sc_hvl__lef/sky130_fd_sc_hvl__lsbufhv2lv_1.lef
  spice_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/cdl/sky130_fd_sc_hvl.cdl
  # spice_file: /tools/C/nayiri/sky130/chipyard-jun23_tapeout/vlsi/sky130_fd_sc_hvl.cdl
  verilog_sim: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/verilog/sky130_fd_sc_hvl__lsbufhv2lv.functional.v
  provides:
    - lib_type: lvlshift
      vt: RVT
.local.library.MultiPLLTop: &lib__MultiPLLTop
  # gds_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/gds/sky130_fd_sc_hvl.gds
  gds_file: /tools/C/sehuang/sky130/jun23/jun23_pll_handoff/gds/MutliPLLTop_clean_6_2_0156.gds
  lef_file: /tools/C/sehuang/sky130/jun23/jun23_pll_handoff/lef/MultiPLLTop.lef
  spice_file: /tools/C/sehuang/sky130/jun23/jun23_pll_handoff/spice/MultiPLLTop.lvs.sp
  # TODO: verilog sim
  provides:
    - lib_type: block
      vt: RVT

vlsi.technology.extra_libraries_meta: ["append", "lazydeepsubst"]
vlsi.technology.extra_libraries:
  - library:
      spice_file: /tools/C/nayiri/sky130/chipyard-jun23_tapeout/vlsi/devices.spice
  - library:
      nldm_liberty_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.lib
      verilog_sim: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.v
      lef_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.lef
      spice_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.spice
      gds_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.gds      
      corner: {nmos: typical, pmos: typical, temperature: "025 C"}
      supplies: {VDD: "1.80 V", GND: "0 V"}
      provides: [ {lib_type: stdcell, vt: RVT} ]
  - library:
      nldm_liberty_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.lib
      verilog_sim: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.v
      lef_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.lef
      spice_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.spice
      gds_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.gds      
      corner: {nmos: slow, pmos: slow, temperature: "100 C"}
      supplies: {VDD: "1.60 V", GND: "0 V"}
      provides: [ {lib_type: stdcell, vt: RVT} ]
  - library:
      nldm_liberty_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.lib
      verilog_sim: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.v
      lef_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.lef
      spice_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.spice
      gds_file: /tools/C/rahulkumar/personal/tdc_sky130_macros/tdc_64/tdc_64.gds      
      corner: {nmos: fast, pmos: fast, temperature: "-40 C"}
      supplies: {VDD: "1.95 V", GND: "0 V"}
      provides: [ {lib_type: stdcell, vt: RVT} ]
  - library:
      lef_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.lef
      nldm_liberty_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.lib
      verilog_sim: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.v
      spice_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.spice
      gds_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.gds
      corner: {nmos: typical, pmos: typical, temperature: "025 C"}
      supplies: {VDD: "1.80 V", GND: "0 V"}
      provides: [ {lib_type: stdcell, vt: RVT} ]
  - library:
      lef_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.lef
      nldm_liberty_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.lib
      verilog_sim: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.v
      spice_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.spice
      gds_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.gds
      corner: {nmos: slow, pmos: slow, temperature: "100 C"}
      supplies: {VDD: "1.60 V", GND: "0 V"}
      provides: [ {lib_type: stdcell, vt: RVT} ]
  - library:
      lef_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.lef
      nldm_liberty_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.lib
      verilog_sim: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.v
      spice_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.spice
      gds_file: /tools/C/rahulkumar/personal/delay_line_sky130_macros/tristate_inv_delay_line_128/tristate_inv_delay_line_128.gds
      corner: {nmos: slow, pmos: slow, temperature: "-40 C"}
      supplies: {VDD: "1.95 V", GND: "0 V"}
      provides: [ {lib_type: stdcell, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_2048x32m8w8_test/sram22_2048x32m8w8_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_2048x32m8w8_test/sram22_2048x32m8w8_test_tt_025C_1v80.schematic.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_1024x32m8w8_test/sram22_1024x32m8w8_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_1024x32m8w8_test/sram22_1024x32m8w8_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_1024x32m8w32_test/sram22_1024x32m8w32_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_1024x32m8w32_test/sram22_1024x32m8w32_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_512x32m4w32_test/sram22_512x32m4w32_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_512x32m4w32_test/sram22_512x32m4w32_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_512x32m4w8_test/sram22_512x32m4w8_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_512x32m4w8_test/sram22_512x32m4w8_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_256x32m4w8_test/sram22_256x32m4w8_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_256x32m4w8_test/sram22_256x32m4w8_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_64x32m4w8_test/sram22_64x32m4w8_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_64x32m4w8_test/sram22_64x32m4w8_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_64x24m4w24_test/sram22_64x24m4w24_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_64x24m4w24_test/sram22_64x24m4w24_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  # - library:
  #     lef_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_64x4m4w2_test/sram22_64x4m4w2_test.lef
  #     nldm_liberty_file: /tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros/sram22_64x4m4w2_test/sram22_64x4m4w2_test_tt_025C_1v80.rc.lib
  #     corner: {nmos: typical, pmos: typical, temperature: "025 C"}
  #     supplies: {VDD: "1.80 V", GND: "0 V"}
  #     provides: [ {lib_type: sram, vt: RVT} ]
  - library:
      <<: *lib__sky130_fd_sc_hvl__lsbufhv2lv
      nldm_liberty_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__ss_100C_1v65_lv1v60.lib
      corner:
        nmos: "slow"
        pmos: "slow"
        temperature: "100 C"
      supplies:
        VDD: "1.60 V"
        GND: "0 V"
  - library:
      <<: *lib__sky130_fd_sc_hvl__lsbufhv2lv
      nldm_liberty_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__ff_n40C_5v50_lv1v95_ccsnoise.lib
      corner:
        nmos: "fast"
        pmos: "fast"
        temperature: "-40 C"
      supplies:
        VDD: "1.95 V"
        GND: "0 V"
  - library:
      <<: *lib__sky130_fd_sc_hvl__lsbufhv2lv
      nldm_liberty_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__tt_025C_3v30_lv1v80.lib
      corner:
        nmos: "typical"
        pmos: "typical"
        temperature: "025 C"
      supplies:
        VDD: "1.80 V"
        GND: "0 V"
  - library:
      <<: *lib__MultiPLLTop
      nldm_liberty_file: /tools/C/sehuang/sky130/jun23/jun23_pll_handoff/lib/MutliPLLTop_ss_100C_1v60.lib
      corner:
        nmos: "slow"
        pmos: "slow"
        temperature: "100 C"
      supplies:
        VDD: "1.60 V"
        GND: "0 V"
  - library:
      <<: *lib__MultiPLLTop
      nldm_liberty_file: /tools/C/sehuang/sky130/jun23/jun23_pll_handoff/lib/MultiPLLTop_ff_n40C_1v95.lib
      corner:
        nmos: "fast"
        pmos: "fast"
        temperature: "-40 C"
      supplies:
        VDD: "1.95 V"
        GND: "0 V"
  - library:
      <<: *lib__MultiPLLTop
      nldm_liberty_file: /tools/C/sehuang/sky130/jun23/jun23_pll_handoff/lib/MultiPLLTop_tt_025C_1v80.lib
      corner:
        nmos: "typical"
        pmos: "typical"
        temperature: "025 C"
      supplies:
        VDD: "1.80 V"
        GND: "0 V"
  - library:
      gds_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_io/gds/sky130_ef_io__connect_vcchib_vccd_and_vswitch_vddio_slice_20um.gds
      lef_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef
      spice_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_io/spice/sky130_ef_io.spice
      # spice_file: /tools/C/nayiri/sky130/chipyard-jun23_tapeout/vlsi/sky130_ef_io.spice
      provides:
        - lib_type: sky130_ef_io__connect_vcchib_vccd_and_vswitch_vddio_slice_20um
          vt: RVT
  - library:
      gds_file: /tools/C/sehuang/sky130/ucb_chip_io/gds/sky130_ef_io__analog_pad_esd2.gds
      lef_file: /tools/C/sehuang/sky130/ucb_chip_io/lef/sky130_ef_io__analog_pad_esd2.lef
      spice_file: /tools/C/sehuang/sky130/ucb_chip_io/cdl_out/sky130_ef_io__analog_pad_esd2.cdl
      provides:
        - lib_type: iocell
  - library:
      gds_file: ${technology.sky130.caravel}/gds/simple_por.gds
      lef_file: ${technology.sky130.caravel}/lef/simple_por.lef
      spice_file: ${technology.sky130.caravel}/spi/lvs/caravel.spice # TODO: which netlist to actually use?
      # spice_file: ${technology.sky130.caravel}/spi/lvs/simple_por.spice # TODO: which netlist to actually use?
      verilog_sim: ${technology.sky130.caravel}/verilog/rtl/simple_por.v
      provides:
        - lib_type: por
          vt: RVT

vlsi.inputs.dont_use_mode: append
vlsi.inputs.dont_use_list_meta: append
vlsi.inputs.dont_use_list:
  - sky130_fd_sc_hvl__*
