M:PUTCHAR
F:G$putchar$0_0$0({2}DF,SI:S),Z,0,0,0,0,0
S:G$TA_REG_TMP$0_0$0({1}SC:U),E,0,0
S:G$BYTE_TMP$0_0$0({1}SC:U),E,0,0
S:G$BIT_TMP$0_0$0({1}SB0$1:U),H,0,0
S:G$P0$0_0$0({1}SC:U),I,0,0
S:G$SP$0_0$0({1}SC:U),I,0,0
S:G$DPL$0_0$0({1}SC:U),I,0,0
S:G$DPH$0_0$0({1}SC:U),I,0,0
S:G$RCTRIM0$0_0$0({1}SC:U),I,0,0
S:G$RCTRIM1$0_0$0({1}SC:U),I,0,0
S:G$RWKL$0_0$0({1}SC:U),I,0,0
S:G$PCON$0_0$0({1}SC:U),I,0,0
S:G$TCON$0_0$0({1}SC:U),I,0,0
S:G$TMOD$0_0$0({1}SC:U),I,0,0
S:G$TL0$0_0$0({1}SC:U),I,0,0
S:G$TL1$0_0$0({1}SC:U),I,0,0
S:G$TH0$0_0$0({1}SC:U),I,0,0
S:G$TH1$0_0$0({1}SC:U),I,0,0
S:G$CKCON$0_0$0({1}SC:U),I,0,0
S:G$WKCON$0_0$0({1}SC:U),I,0,0
S:G$P1$0_0$0({1}SC:U),I,0,0
S:G$SFRS$0_0$0({1}SC:U),I,0,0
S:G$CAPCON0$0_0$0({1}SC:U),I,0,0
S:G$CAPCON1$0_0$0({1}SC:U),I,0,0
S:G$CAPCON2$0_0$0({1}SC:U),I,0,0
S:G$CKDIV$0_0$0({1}SC:U),I,0,0
S:G$CKSWT$0_0$0({1}SC:U),I,0,0
S:G$CKEN$0_0$0({1}SC:U),I,0,0
S:G$SCON$0_0$0({1}SC:U),I,0,0
S:G$SBUF$0_0$0({1}SC:U),I,0,0
S:G$SBUF_1$0_0$0({1}SC:U),I,0,0
S:G$EIE$0_0$0({1}SC:U),I,0,0
S:G$EIE1$0_0$0({1}SC:U),I,0,0
S:G$CHPCON$0_0$0({1}SC:U),I,0,0
S:G$P2$0_0$0({1}SC:U),I,0,0
S:G$AUXR1$0_0$0({1}SC:U),I,0,0
S:G$BODCON0$0_0$0({1}SC:U),I,0,0
S:G$IAPTRG$0_0$0({1}SC:U),I,0,0
S:G$IAPUEN$0_0$0({1}SC:U),I,0,0
S:G$IAPAL$0_0$0({1}SC:U),I,0,0
S:G$IAPAH$0_0$0({1}SC:U),I,0,0
S:G$IE$0_0$0({1}SC:U),I,0,0
S:G$SADDR$0_0$0({1}SC:U),I,0,0
S:G$WDCON$0_0$0({1}SC:U),I,0,0
S:G$BODCON1$0_0$0({1}SC:U),I,0,0
S:G$P3M1$0_0$0({1}SC:U),I,0,0
S:G$P3M2$0_0$0({1}SC:U),I,0,0
S:G$IAPFD$0_0$0({1}SC:U),I,0,0
S:G$IAPCN$0_0$0({1}SC:U),I,0,0
S:G$P3$0_0$0({1}SC:U),I,0,0
S:G$P0M1$0_0$0({1}SC:U),I,0,0
S:G$P0M2$0_0$0({1}SC:U),I,0,0
S:G$P1M1$0_0$0({1}SC:U),I,0,0
S:G$P1M2$0_0$0({1}SC:U),I,0,0
S:G$TOE$0_0$0({1}SC:U),I,0,0
S:G$IPH$0_0$0({1}SC:U),I,0,0
S:G$IP$0_0$0({1}SC:U),I,0,0
S:G$SADEN$0_0$0({1}SC:U),I,0,0
S:G$SADEN_1$0_0$0({1}SC:U),I,0,0
S:G$SADDR_1$0_0$0({1}SC:U),I,0,0
S:G$I2DAT$0_0$0({1}SC:U),I,0,0
S:G$I2STAT$0_0$0({1}SC:U),I,0,0
S:G$I2CLK$0_0$0({1}SC:U),I,0,0
S:G$I2TOC$0_0$0({1}SC:U),I,0,0
S:G$I2CON$0_0$0({1}SC:U),I,0,0
S:G$I2ADDR$0_0$0({1}SC:U),I,0,0
S:G$ADCRL$0_0$0({1}SC:U),I,0,0
S:G$ADCRH$0_0$0({1}SC:U),I,0,0
S:G$T3CON$0_0$0({1}SC:U),I,0,0
S:G$RL3$0_0$0({1}SC:U),I,0,0
S:G$RH3$0_0$0({1}SC:U),I,0,0
S:G$TA$0_0$0({1}SC:U),I,0,0
S:G$T2CON$0_0$0({1}SC:U),I,0,0
S:G$T2MOD$0_0$0({1}SC:U),I,0,0
S:G$RCMP2L$0_0$0({1}SC:U),I,0,0
S:G$RCMP2H$0_0$0({1}SC:U),I,0,0
S:G$TL2$0_0$0({1}SC:U),I,0,0
S:G$TH2$0_0$0({1}SC:U),I,0,0
S:G$ADCMPL$0_0$0({1}SC:U),I,0,0
S:G$ADCMPH$0_0$0({1}SC:U),I,0,0
S:G$PSW$0_0$0({1}SC:U),I,0,0
S:G$PWM0PH$0_0$0({1}SC:U),I,0,0
S:G$PWM0C0H$0_0$0({1}SC:U),I,0,0
S:G$PWM0C1H$0_0$0({1}SC:U),I,0,0
S:G$PWM0C2H$0_0$0({1}SC:U),I,0,0
S:G$PWM0C3H$0_0$0({1}SC:U),I,0,0
S:G$PNP$0_0$0({1}SC:U),I,0,0
S:G$PWM0FBD$0_0$0({1}SC:U),I,0,0
S:G$PWM0CON0$0_0$0({1}SC:U),I,0,0
S:G$PWM0PL$0_0$0({1}SC:U),I,0,0
S:G$PWM0C0L$0_0$0({1}SC:U),I,0,0
S:G$PWM0C1L$0_0$0({1}SC:U),I,0,0
S:G$PWM0C2L$0_0$0({1}SC:U),I,0,0
S:G$PWM0C3L$0_0$0({1}SC:U),I,0,0
S:G$PIOCON0$0_0$0({1}SC:U),I,0,0
S:G$PWM0CON1$0_0$0({1}SC:U),I,0,0
S:G$ACC$0_0$0({1}SC:U),I,0,0
S:G$ADCCON1$0_0$0({1}SC:U),I,0,0
S:G$ADCCON2$0_0$0({1}SC:U),I,0,0
S:G$ADCDLY$0_0$0({1}SC:U),I,0,0
S:G$C0L$0_0$0({1}SC:U),I,0,0
S:G$C0H$0_0$0({1}SC:U),I,0,0
S:G$C1L$0_0$0({1}SC:U),I,0,0
S:G$C1H$0_0$0({1}SC:U),I,0,0
S:G$ADCCON0$0_0$0({1}SC:U),I,0,0
S:G$PICON$0_0$0({1}SC:U),I,0,0
S:G$PINEN$0_0$0({1}SC:U),I,0,0
S:G$PIPEN$0_0$0({1}SC:U),I,0,0
S:G$PIF$0_0$0({1}SC:U),I,0,0
S:G$C2L$0_0$0({1}SC:U),I,0,0
S:G$C2H$0_0$0({1}SC:U),I,0,0
S:G$EIP$0_0$0({1}SC:U),I,0,0
S:G$B$0_0$0({1}SC:U),I,0,0
S:G$CAPCON3$0_0$0({1}SC:U),I,0,0
S:G$CAPCON4$0_0$0({1}SC:U),I,0,0
S:G$SPCR$0_0$0({1}SC:U),I,0,0
S:G$SPSR$0_0$0({1}SC:U),I,0,0
S:G$SPDR$0_0$0({1}SC:U),I,0,0
S:G$AINDIDS0$0_0$0({1}SC:U),I,0,0
S:G$EIPH$0_0$0({1}SC:U),I,0,0
S:G$SCON_1$0_0$0({1}SC:U),I,0,0
S:G$PWM0DTEN$0_0$0({1}SC:U),I,0,0
S:G$PWM0DTCNT$0_0$0({1}SC:U),I,0,0
S:G$PWM0MEN$0_0$0({1}SC:U),I,0,0
S:G$PWM0MD$0_0$0({1}SC:U),I,0,0
S:G$PORDIS$0_0$0({1}SC:U),I,0,0
S:G$EIP1$0_0$0({1}SC:U),I,0,0
S:G$EIPH1$0_0$0({1}SC:U),I,0,0
S:G$P3S$0_0$0({1}SC:U),I,0,0
S:G$P3SR$0_0$0({1}SC:U),I,0,0
S:G$P0S$0_0$0({1}SC:U),I,0,0
S:G$P0SR$0_0$0({1}SC:U),I,0,0
S:G$P1S$0_0$0({1}SC:U),I,0,0
S:G$P1SR$0_0$0({1}SC:U),I,0,0
S:G$PWM0INTC$0_0$0({1}SC:U),I,0,0
S:G$PWM0C4H$0_0$0({1}SC:U),I,0,0
S:G$PWM0C5H$0_0$0({1}SC:U),I,0,0
S:G$PIOCON1$0_0$0({1}SC:U),I,0,0
S:G$PWM0C4L$0_0$0({1}SC:U),I,0,0
S:G$PWM0C5L$0_0$0({1}SC:U),I,0,0
S:G$SPCR2$0_0$0({1}SC:U),I,0,0
S:G$LVRDIS$0_0$0({1}SC:U),I,0,0
S:G$ADCBAL$0_0$0({1}SC:U),I,0,0
S:G$ADCBAH$0_0$0({1}SC:U),I,0,0
S:G$ADCCON3$0_0$0({1}SC:U),I,0,0
S:G$P2M1$0_0$0({1}SC:U),I,0,0
S:G$P2M2$0_0$0({1}SC:U),I,0,0
S:G$P2SR$0_0$0({1}SC:U),I,0,0
S:G$P2S$0_0$0({1}SC:U),I,0,0
S:G$ADCSN$0_0$0({1}SC:U),I,0,0
S:G$ADCCN$0_0$0({1}SC:U),I,0,0
S:G$ADCSR$0_0$0({1}SC:U),I,0,0
S:G$P0UP$0_0$0({1}SC:U),I,0,0
S:G$P1UP$0_0$0({1}SC:U),I,0,0
S:G$P2UP$0_0$0({1}SC:U),I,0,0
S:G$P3UP$0_0$0({1}SC:U),I,0,0
S:G$RWKH$0_0$0({1}SC:U),I,0,0
S:G$AINDIDS1$0_0$0({1}SC:U),I,0,0
S:G$P0DW$0_0$0({1}SC:U),I,0,0
S:G$P1DW$0_0$0({1}SC:U),I,0,0
S:G$P2DW$0_0$0({1}SC:U),I,0,0
S:G$P3DW$0_0$0({1}SC:U),I,0,0
S:G$AUXR2$0_0$0({1}SC:U),I,0,0
S:G$AUXR3$0_0$0({1}SC:U),I,0,0
S:G$AUXR4$0_0$0({1}SC:U),I,0,0
S:G$AUXR5$0_0$0({1}SC:U),I,0,0
S:G$AUXR6$0_0$0({1}SC:U),I,0,0
S:G$AUXR7$0_0$0({1}SC:U),I,0,0
S:G$AUXR8$0_0$0({1}SC:U),I,0,0
S:G$PWM1PH$0_0$0({1}SC:U),I,0,0
S:G$PWM1C0H$0_0$0({1}SC:U),I,0,0
S:G$PWM1C1H$0_0$0({1}SC:U),I,0,0
S:G$PWM1MD$0_0$0({1}SC:U),I,0,0
S:G$PWM1MEN$0_0$0({1}SC:U),I,0,0
S:G$PWM1PL$0_0$0({1}SC:U),I,0,0
S:G$PWM1C0L$0_0$0({1}SC:U),I,0,0
S:G$PWM1C1L$0_0$0({1}SC:U),I,0,0
S:G$PWM1CON0$0_0$0({1}SC:U),I,0,0
S:G$PWM1CON1$0_0$0({1}SC:U),I,0,0
S:G$PWM1INTC$0_0$0({1}SC:U),I,0,0
S:G$PIOCON2$0_0$0({1}SC:U),I,0,0
S:G$PWM2PH$0_0$0({1}SC:U),I,0,0
S:G$PWM2C0H$0_0$0({1}SC:U),I,0,0
S:G$PWM2C1H$0_0$0({1}SC:U),I,0,0
S:G$PWM2MD$0_0$0({1}SC:U),I,0,0
S:G$PWM2MEN$0_0$0({1}SC:U),I,0,0
S:G$PWM2PL$0_0$0({1}SC:U),I,0,0
S:G$PWM2C0L$0_0$0({1}SC:U),I,0,0
S:G$PWM2C1L$0_0$0({1}SC:U),I,0,0
S:G$PWM2CON0$0_0$0({1}SC:U),I,0,0
S:G$PWM2CON1$0_0$0({1}SC:U),I,0,0
S:G$PWM2INTC$0_0$0({1}SC:U),I,0,0
S:G$PWM3PH$0_0$0({1}SC:U),I,0,0
S:G$PWM3C0H$0_0$0({1}SC:U),I,0,0
S:G$PWM3C1H$0_0$0({1}SC:U),I,0,0
S:G$PWM3MD$0_0$0({1}SC:U),I,0,0
S:G$PWM3MEN$0_0$0({1}SC:U),I,0,0
S:G$EIP2$0_0$0({1}SC:U),I,0,0
S:G$EIPH2$0_0$0({1}SC:U),I,0,0
S:G$PWM3PL$0_0$0({1}SC:U),I,0,0
S:G$PWM3C0L$0_0$0({1}SC:U),I,0,0
S:G$PWM3C1L$0_0$0({1}SC:U),I,0,0
S:G$PWM3CON0$0_0$0({1}SC:U),I,0,0
S:G$PWM3CON1$0_0$0({1}SC:U),I,0,0
S:G$PWM3INTC$0_0$0({1}SC:U),I,0,0
S:G$XTLCON$0_0$0({1}SC:U),I,0,0
S:G$SC0DR$0_0$0({1}SC:U),I,0,0
S:G$SC0EGT$0_0$0({1}SC:U),I,0,0
S:G$SC0ETURD0$0_0$0({1}SC:U),I,0,0
S:G$SC0ETURD1$0_0$0({1}SC:U),I,0,0
S:G$SC0IE$0_0$0({1}SC:U),I,0,0
S:G$SC0IS$0_0$0({1}SC:U),I,0,0
S:G$SC0TSR$0_0$0({1}SC:U),I,0,0
S:G$SC1DR$0_0$0({1}SC:U),I,0,0
S:G$SC1EGT$0_0$0({1}SC:U),I,0,0
S:G$SC1ETURD0$0_0$0({1}SC:U),I,0,0
S:G$SC1ETURD1$0_0$0({1}SC:U),I,0,0
S:G$SC1IE$0_0$0({1}SC:U),I,0,0
S:G$SC1IS$0_0$0({1}SC:U),I,0,0
S:G$SC1TSR$0_0$0({1}SC:U),I,0,0
S:G$SC2DR$0_0$0({1}SC:U),I,0,0
S:G$SC2EGT$0_0$0({1}SC:U),I,0,0
S:G$SC2ETURD0$0_0$0({1}SC:U),I,0,0
S:G$SC2ETURD1$0_0$0({1}SC:U),I,0,0
S:G$SC2IE$0_0$0({1}SC:U),I,0,0
S:G$SC2IS$0_0$0({1}SC:U),I,0,0
S:G$SC2TSR$0_0$0({1}SC:U),I,0,0
S:G$SC0CR0$0_0$0({1}SC:U),I,0,0
S:G$SC0CR1$0_0$0({1}SC:U),I,0,0
S:G$SC1CR0$0_0$0({1}SC:U),I,0,0
S:G$SC1CR1$0_0$0({1}SC:U),I,0,0
S:G$SC2CR0$0_0$0({1}SC:U),I,0,0
S:G$SC2CR1$0_0$0({1}SC:U),I,0,0
S:G$PIPS7$0_0$0({1}SC:U),I,0,0
S:G$PIPS0$0_0$0({1}SC:U),I,0,0
S:G$PIPS1$0_0$0({1}SC:U),I,0,0
S:G$PIPS2$0_0$0({1}SC:U),I,0,0
S:G$PIPS3$0_0$0({1}SC:U),I,0,0
S:G$PIPS4$0_0$0({1}SC:U),I,0,0
S:G$PIPS5$0_0$0({1}SC:U),I,0,0
S:G$PIPS6$0_0$0({1}SC:U),I,0,0
S:G$SM0_1$0_0$0({1}SX:U),J,0,0
S:G$FE_1$0_0$0({1}SX:U),J,0,0
S:G$SM1_1$0_0$0({1}SX:U),J,0,0
S:G$SM2_1$0_0$0({1}SX:U),J,0,0
S:G$REN_1$0_0$0({1}SX:U),J,0,0
S:G$TB8_1$0_0$0({1}SX:U),J,0,0
S:G$RB8_1$0_0$0({1}SX:U),J,0,0
S:G$TI_1$0_0$0({1}SX:U),J,0,0
S:G$RI_1$0_0$0({1}SX:U),J,0,0
S:G$ADCF$0_0$0({1}SX:U),J,0,0
S:G$ADCS$0_0$0({1}SX:U),J,0,0
S:G$ETGSEL1$0_0$0({1}SX:U),J,0,0
S:G$ETGSEL0$0_0$0({1}SX:U),J,0,0
S:G$ADCHS3$0_0$0({1}SX:U),J,0,0
S:G$ADCHS2$0_0$0({1}SX:U),J,0,0
S:G$ADCHS1$0_0$0({1}SX:U),J,0,0
S:G$ADCHS0$0_0$0({1}SX:U),J,0,0
S:G$PWMRUN$0_0$0({1}SX:U),J,0,0
S:G$LOAD$0_0$0({1}SX:U),J,0,0
S:G$PWMF$0_0$0({1}SX:U),J,0,0
S:G$CLRPWM$0_0$0({1}SX:U),J,0,0
S:G$CY$0_0$0({1}SX:U),J,0,0
S:G$AC$0_0$0({1}SX:U),J,0,0
S:G$F0$0_0$0({1}SX:U),J,0,0
S:G$RS1$0_0$0({1}SX:U),J,0,0
S:G$RS0$0_0$0({1}SX:U),J,0,0
S:G$OV$0_0$0({1}SX:U),J,0,0
S:G$P$0_0$0({1}SX:U),J,0,0
S:G$TF2$0_0$0({1}SX:U),J,0,0
S:G$TR2$0_0$0({1}SX:U),J,0,0
S:G$CM_RL2$0_0$0({1}SX:U),J,0,0
S:G$I2CEN$0_0$0({1}SX:U),J,0,0
S:G$STA$0_0$0({1}SX:U),J,0,0
S:G$STO$0_0$0({1}SX:U),J,0,0
S:G$SI$0_0$0({1}SX:U),J,0,0
S:G$AA$0_0$0({1}SX:U),J,0,0
S:G$I2CPX$0_0$0({1}SX:U),J,0,0
S:G$PADC$0_0$0({1}SX:U),J,0,0
S:G$PBOD$0_0$0({1}SX:U),J,0,0
S:G$PS$0_0$0({1}SX:U),J,0,0
S:G$PT1$0_0$0({1}SX:U),J,0,0
S:G$PX1$0_0$0({1}SX:U),J,0,0
S:G$PT0$0_0$0({1}SX:U),J,0,0
S:G$PX0$0_0$0({1}SX:U),J,0,0
S:G$P37$0_0$0({1}SX:U),J,0,0
S:G$P36$0_0$0({1}SX:U),J,0,0
S:G$P35$0_0$0({1}SX:U),J,0,0
S:G$P34$0_0$0({1}SX:U),J,0,0
S:G$P33$0_0$0({1}SX:U),J,0,0
S:G$P32$0_0$0({1}SX:U),J,0,0
S:G$P31$0_0$0({1}SX:U),J,0,0
S:G$P30$0_0$0({1}SX:U),J,0,0
S:G$EA$0_0$0({1}SX:U),J,0,0
S:G$EADC$0_0$0({1}SX:U),J,0,0
S:G$EBOD$0_0$0({1}SX:U),J,0,0
S:G$ES$0_0$0({1}SX:U),J,0,0
S:G$ET1$0_0$0({1}SX:U),J,0,0
S:G$EX1$0_0$0({1}SX:U),J,0,0
S:G$ET0$0_0$0({1}SX:U),J,0,0
S:G$EX0$0_0$0({1}SX:U),J,0,0
S:G$P20$0_0$0({1}SX:U),J,0,0
S:G$SM0$0_0$0({1}SX:U),J,0,0
S:G$FE$0_0$0({1}SX:U),J,0,0
S:G$SM1$0_0$0({1}SX:U),J,0,0
S:G$SM2$0_0$0({1}SX:U),J,0,0
S:G$REN$0_0$0({1}SX:U),J,0,0
S:G$TB8$0_0$0({1}SX:U),J,0,0
S:G$RB8$0_0$0({1}SX:U),J,0,0
S:G$TI$0_0$0({1}SX:U),J,0,0
S:G$RI$0_0$0({1}SX:U),J,0,0
S:G$P17$0_0$0({1}SX:U),J,0,0
S:G$P16$0_0$0({1}SX:U),J,0,0
S:G$TXD_1$0_0$0({1}SX:U),J,0,0
S:G$P15$0_0$0({1}SX:U),J,0,0
S:G$P14$0_0$0({1}SX:U),J,0,0
S:G$SDA$0_0$0({1}SX:U),J,0,0
S:G$P13$0_0$0({1}SX:U),J,0,0
S:G$SCL$0_0$0({1}SX:U),J,0,0
S:G$P12$0_0$0({1}SX:U),J,0,0
S:G$P11$0_0$0({1}SX:U),J,0,0
S:G$P10$0_0$0({1}SX:U),J,0,0
S:G$TF1$0_0$0({1}SX:U),J,0,0
S:G$TR1$0_0$0({1}SX:U),J,0,0
S:G$TF0$0_0$0({1}SX:U),J,0,0
S:G$TR0$0_0$0({1}SX:U),J,0,0
S:G$IE1$0_0$0({1}SX:U),J,0,0
S:G$IT1$0_0$0({1}SX:U),J,0,0
S:G$IE0$0_0$0({1}SX:U),J,0,0
S:G$IT0$0_0$0({1}SX:U),J,0,0
S:G$P07$0_0$0({1}SX:U),J,0,0
S:G$RXD$0_0$0({1}SX:U),J,0,0
S:G$P06$0_0$0({1}SX:U),J,0,0
S:G$TXD$0_0$0({1}SX:U),J,0,0
S:G$P05$0_0$0({1}SX:U),J,0,0
S:G$P04$0_0$0({1}SX:U),J,0,0
S:G$STADC$0_0$0({1}SX:U),J,0,0
S:G$P03$0_0$0({1}SX:U),J,0,0
S:G$P02$0_0$0({1}SX:U),J,0,0
S:G$RXD_1$0_0$0({1}SX:U),J,0,0
S:G$P01$0_0$0({1}SX:U),J,0,0
S:G$MISO$0_0$0({1}SX:U),J,0,0
S:G$P00$0_0$0({1}SX:U),J,0,0
S:G$MOSI$0_0$0({1}SX:U),J,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_fast$0_0$0({2}DF,SV:S),C,0,0
S:G$printf_fast_f$0_0$0({2}DF,SV:S),C,0,0
S:G$printf_tiny$0_0$0({2}DF,SV:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$FsysSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ClockEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$ClockDisable$0_0$0({2}DF,SV:S),C,0,0
S:G$ClockSwitch$0_0$0({2}DF,SV:S),C,0,0
S:G$MODIFY_HIRC$0_0$0({2}DF,SV:S),C,0,0
S:G$Timer0_Delay$0_0$0({2}DF,SV:S),C,0,0
S:G$Timer1_Delay$0_0$0({2}DF,SV:S),C,0,0
S:G$Timer2_Delay$0_0$0({2}DF,SV:S),C,0,0
S:G$Timer3_Delay$0_0$0({2}DF,SV:S),C,0,0
S:G$Timer_Interrupt_Enable$0_0$0({2}DF,SV:S),C,0,0
