// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cabac_top_cabac_top,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.576200,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=2049,HLS_SYN_LUT=4084,HLS_VERSION=2021_2}" *)

module cabac_top (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_ctx_AWVALID,
        m_axi_ctx_AWREADY,
        m_axi_ctx_AWADDR,
        m_axi_ctx_AWID,
        m_axi_ctx_AWLEN,
        m_axi_ctx_AWSIZE,
        m_axi_ctx_AWBURST,
        m_axi_ctx_AWLOCK,
        m_axi_ctx_AWCACHE,
        m_axi_ctx_AWPROT,
        m_axi_ctx_AWQOS,
        m_axi_ctx_AWREGION,
        m_axi_ctx_AWUSER,
        m_axi_ctx_WVALID,
        m_axi_ctx_WREADY,
        m_axi_ctx_WDATA,
        m_axi_ctx_WSTRB,
        m_axi_ctx_WLAST,
        m_axi_ctx_WID,
        m_axi_ctx_WUSER,
        m_axi_ctx_ARVALID,
        m_axi_ctx_ARREADY,
        m_axi_ctx_ARADDR,
        m_axi_ctx_ARID,
        m_axi_ctx_ARLEN,
        m_axi_ctx_ARSIZE,
        m_axi_ctx_ARBURST,
        m_axi_ctx_ARLOCK,
        m_axi_ctx_ARCACHE,
        m_axi_ctx_ARPROT,
        m_axi_ctx_ARQOS,
        m_axi_ctx_ARREGION,
        m_axi_ctx_ARUSER,
        m_axi_ctx_RVALID,
        m_axi_ctx_RREADY,
        m_axi_ctx_RDATA,
        m_axi_ctx_RLAST,
        m_axi_ctx_RID,
        m_axi_ctx_RUSER,
        m_axi_ctx_RRESP,
        m_axi_ctx_BVALID,
        m_axi_ctx_BREADY,
        m_axi_ctx_BRESP,
        m_axi_ctx_BID,
        m_axi_ctx_BUSER,
        bitStream_dout,
        bitStream_empty_n,
        bitStream_read,
        bitOut_din,
        bitOut_full_n,
        bitOut_write,
        initd,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_CTX_ID_WIDTH = 1;
parameter    C_M_AXI_CTX_ADDR_WIDTH = 64;
parameter    C_M_AXI_CTX_DATA_WIDTH = 32;
parameter    C_M_AXI_CTX_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_WUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_RUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_BUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_USER_VALUE = 0;
parameter    C_M_AXI_CTX_PROT_VALUE = 0;
parameter    C_M_AXI_CTX_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_CTX_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_ctx_AWVALID;
input   m_axi_ctx_AWREADY;
output  [C_M_AXI_CTX_ADDR_WIDTH - 1:0] m_axi_ctx_AWADDR;
output  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_AWID;
output  [7:0] m_axi_ctx_AWLEN;
output  [2:0] m_axi_ctx_AWSIZE;
output  [1:0] m_axi_ctx_AWBURST;
output  [1:0] m_axi_ctx_AWLOCK;
output  [3:0] m_axi_ctx_AWCACHE;
output  [2:0] m_axi_ctx_AWPROT;
output  [3:0] m_axi_ctx_AWQOS;
output  [3:0] m_axi_ctx_AWREGION;
output  [C_M_AXI_CTX_AWUSER_WIDTH - 1:0] m_axi_ctx_AWUSER;
output   m_axi_ctx_WVALID;
input   m_axi_ctx_WREADY;
output  [C_M_AXI_CTX_DATA_WIDTH - 1:0] m_axi_ctx_WDATA;
output  [C_M_AXI_CTX_WSTRB_WIDTH - 1:0] m_axi_ctx_WSTRB;
output   m_axi_ctx_WLAST;
output  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_WID;
output  [C_M_AXI_CTX_WUSER_WIDTH - 1:0] m_axi_ctx_WUSER;
output   m_axi_ctx_ARVALID;
input   m_axi_ctx_ARREADY;
output  [C_M_AXI_CTX_ADDR_WIDTH - 1:0] m_axi_ctx_ARADDR;
output  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_ARID;
output  [7:0] m_axi_ctx_ARLEN;
output  [2:0] m_axi_ctx_ARSIZE;
output  [1:0] m_axi_ctx_ARBURST;
output  [1:0] m_axi_ctx_ARLOCK;
output  [3:0] m_axi_ctx_ARCACHE;
output  [2:0] m_axi_ctx_ARPROT;
output  [3:0] m_axi_ctx_ARQOS;
output  [3:0] m_axi_ctx_ARREGION;
output  [C_M_AXI_CTX_ARUSER_WIDTH - 1:0] m_axi_ctx_ARUSER;
input   m_axi_ctx_RVALID;
output   m_axi_ctx_RREADY;
input  [C_M_AXI_CTX_DATA_WIDTH - 1:0] m_axi_ctx_RDATA;
input   m_axi_ctx_RLAST;
input  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_RID;
input  [C_M_AXI_CTX_RUSER_WIDTH - 1:0] m_axi_ctx_RUSER;
input  [1:0] m_axi_ctx_RRESP;
input   m_axi_ctx_BVALID;
output   m_axi_ctx_BREADY;
input  [1:0] m_axi_ctx_BRESP;
input  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_BID;
input  [C_M_AXI_CTX_BUSER_WIDTH - 1:0] m_axi_ctx_BUSER;
input  [7:0] bitStream_dout;
input   bitStream_empty_n;
output   bitStream_read;
output  [31:0] bitOut_din;
input   bitOut_full_n;
output   bitOut_write;
input  [127:0] initd;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bitStream_read;
reg bitOut_write;

wire   [0:0] ap_local_deadlock;
(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] globalCtx;
reg    bitOut_blk_n;
wire    ap_CS_fsm_state25;
reg   [7:0] reg_297;
wire    ap_CS_fsm_state13;
wire    grp_decode_decision_fu_227_ap_ready;
wire    grp_decode_decision_fu_227_ap_done;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
reg   [7:0] reg_302;
reg   [31:0] reg_307;
reg   [31:0] reg_312;
reg   [31:0] reg_317;
reg   [63:0] globalCtx_read_reg_470;
wire   [0:0] initd_firstSlice_fu_322_p1;
reg   [0:0] initd_firstSlice_reg_507;
wire   [0:0] icmp_ln79_fu_396_p2;
reg   [0:0] icmp_ln79_reg_511;
wire   [0:0] icmp_ln79_1_fu_403_p2;
reg   [0:0] icmp_ln79_1_reg_516;
wire   [5:0] qp_assign_fu_436_p3;
reg   [5:0] qp_assign_reg_521;
reg   [0:0] binVal_reg_532;
reg   [0:0] binVal_1_reg_537;
reg   [0:0] binVal_2_reg_542;
reg   [0:0] binVal_3_reg_547;
reg   [0:0] binVal_4_reg_552;
reg   [0:0] binVal_5_reg_557;
reg   [8:0] ctxTables_address0;
reg    ctxTables_ce0;
reg    ctxTables_we0;
reg   [7:0] ctxTables_d0;
wire   [7:0] ctxTables_q0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_ready;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_streamCtxRAM_din;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_streamCtxRAM_write;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WVALID;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WDATA;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WSTRB;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WLAST;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WID;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_RREADY;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_BREADY;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_din;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_write;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_streamCtxRAM_read;
wire   [8:0] grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_address0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_ce0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_we0;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_d0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_bitStream_read;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_0_ap_vld;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_1;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_1_ap_vld;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_3_025_out;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_3_025_out_ap_vld;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_2_024_out;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_2_024_out_ap_vld;
wire    grp_decode_decision_fu_227_ap_start;
wire    grp_decode_decision_fu_227_ap_idle;
reg    grp_decode_decision_fu_227_init_offset;
reg   [0:0] grp_decode_decision_fu_227_mode_offset;
reg   [31:0] grp_decode_decision_fu_227_state_ivlCurrRange_V_read;
reg   [31:0] grp_decode_decision_fu_227_state_ivlOffset_V_read;
reg   [31:0] grp_decode_decision_fu_227_state_bstate_currIdx_read;
reg   [7:0] grp_decode_decision_fu_227_state_bstate_n_bits_held_read;
reg   [7:0] grp_decode_decision_fu_227_state_bstate_held_aligned_word_read;
reg   [0:0] grp_decode_decision_fu_227_ctxAddr_offset;
wire   [8:0] grp_decode_decision_fu_227_ctxTables_address0;
wire    grp_decode_decision_fu_227_ctxTables_ce0;
wire    grp_decode_decision_fu_227_ctxTables_we0;
wire   [7:0] grp_decode_decision_fu_227_ctxTables_d0;
wire   [31:0] grp_decode_decision_fu_227_ap_return_0;
wire   [31:0] grp_decode_decision_fu_227_ap_return_1;
wire   [7:0] grp_decode_decision_fu_227_ap_return_2;
wire   [7:0] grp_decode_decision_fu_227_ap_return_3;
wire   [0:0] grp_decode_decision_fu_227_ap_return_4;
wire   [31:0] grp_decode_decision_fu_227_ap_return_5;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WVALID;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WDATA;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WSTRB;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WLAST;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WID;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_RREADY;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_BREADY;
wire   [8:0] grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ctxTables_address0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ctxTables_ce0;
reg    ctx_AWVALID;
wire    ctx_AWREADY;
reg    ctx_WVALID;
wire    ctx_WREADY;
reg    ctx_ARVALID;
wire    ctx_ARREADY;
wire    ctx_RVALID;
reg    ctx_RREADY;
wire   [7:0] ctx_RDATA;
wire    ctx_RLAST;
wire   [0:0] ctx_RID;
wire   [10:0] ctx_RFIFONUM;
wire   [0:0] ctx_RUSER;
wire   [1:0] ctx_RRESP;
wire    ctx_BVALID;
reg    ctx_BREADY;
wire   [1:0] ctx_BRESP;
wire   [0:0] ctx_BID;
wire   [0:0] ctx_BUSER;
reg   [9:0] ctxWritten_reg_173;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [7:0] streamCtxRAM_din;
wire    streamCtxRAM_full_n;
reg    streamCtxRAM_write;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [7:0] streamCtxRAM_dout;
wire    streamCtxRAM_empty_n;
reg    streamCtxRAM_read;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg   [7:0] tempBst_0_fu_146;
reg   [7:0] tempBst_1_fu_150;
reg    grp_decode_decision_fu_227_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [0:0] initd_cabac_init_flag_fu_346_p3;
wire   [0:0] initType_1_fu_358_p2;
wire   [31:0] initd_sType_fu_326_p4;
wire   [0:0] icmp_ln69_fu_368_p2;
wire   [1:0] zext_ln67_fu_354_p1;
wire   [0:0] icmp_ln69_1_fu_382_p2;
wire   [1:0] zext_ln67_1_fu_364_p1;
wire   [1:0] initType_2_fu_374_p3;
wire   [1:0] initType_3_fu_388_p3;
wire   [0:0] tmp_fu_410_p3;
wire   [30:0] trunc_ln_fu_336_p4;
wire   [30:0] a_assign_fu_418_p3;
wire   [0:0] cmp_i1_i_i_i_i_i_fu_430_p2;
wire   [5:0] empty_31_fu_426_p1;
wire   [6:0] outVal_fu_453_p8;
reg   [26:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 27'd1;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg = 1'b0;
#0 grp_decode_decision_fu_227_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg = 1'b0;
end

cabac_top_ctxTables_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
ctxTables_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ctxTables_address0),
    .ce0(ctxTables_ce0),
    .we0(ctxTables_we0),
    .d0(ctxTables_d0),
    .q0(ctxTables_q0)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1 grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_ready),
    .streamCtxRAM_din(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_streamCtxRAM_din),
    .streamCtxRAM_full_n(streamCtxRAM_full_n),
    .streamCtxRAM_write(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_streamCtxRAM_write),
    .icmp_ln79(icmp_ln79_reg_511),
    .icmp_ln79_1(icmp_ln79_1_reg_516),
    .zext_ln40(qp_assign_reg_521)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1 grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_ready),
    .m_axi_ctx_AWVALID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWVALID),
    .m_axi_ctx_AWREADY(1'b0),
    .m_axi_ctx_AWADDR(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWADDR),
    .m_axi_ctx_AWID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWID),
    .m_axi_ctx_AWLEN(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWLEN),
    .m_axi_ctx_AWSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWSIZE),
    .m_axi_ctx_AWBURST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWBURST),
    .m_axi_ctx_AWLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWLOCK),
    .m_axi_ctx_AWCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWCACHE),
    .m_axi_ctx_AWPROT(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWPROT),
    .m_axi_ctx_AWQOS(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWQOS),
    .m_axi_ctx_AWREGION(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWREGION),
    .m_axi_ctx_AWUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_AWUSER),
    .m_axi_ctx_WVALID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WVALID),
    .m_axi_ctx_WREADY(1'b0),
    .m_axi_ctx_WDATA(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WDATA),
    .m_axi_ctx_WSTRB(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WSTRB),
    .m_axi_ctx_WLAST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WLAST),
    .m_axi_ctx_WID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WID),
    .m_axi_ctx_WUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_WUSER),
    .m_axi_ctx_ARVALID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARVALID),
    .m_axi_ctx_ARREADY(ctx_ARREADY),
    .m_axi_ctx_ARADDR(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARADDR),
    .m_axi_ctx_ARID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARID),
    .m_axi_ctx_ARLEN(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARLEN),
    .m_axi_ctx_ARSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARSIZE),
    .m_axi_ctx_ARBURST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARBURST),
    .m_axi_ctx_ARLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARLOCK),
    .m_axi_ctx_ARCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARCACHE),
    .m_axi_ctx_ARPROT(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARPROT),
    .m_axi_ctx_ARQOS(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARQOS),
    .m_axi_ctx_ARREGION(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARREGION),
    .m_axi_ctx_ARUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARUSER),
    .m_axi_ctx_RVALID(ctx_RVALID),
    .m_axi_ctx_RREADY(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_RREADY),
    .m_axi_ctx_RDATA(ctx_RDATA),
    .m_axi_ctx_RLAST(ctx_RLAST),
    .m_axi_ctx_RID(ctx_RID),
    .m_axi_ctx_RFIFONUM(ctx_RFIFONUM),
    .m_axi_ctx_RUSER(ctx_RUSER),
    .m_axi_ctx_RRESP(ctx_RRESP),
    .m_axi_ctx_BVALID(1'b0),
    .m_axi_ctx_BREADY(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_BREADY),
    .m_axi_ctx_BRESP(2'd0),
    .m_axi_ctx_BID(1'd0),
    .m_axi_ctx_BUSER(1'd0),
    .globalCtx(globalCtx_read_reg_470),
    .streamCtxRAM_din(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_din),
    .streamCtxRAM_full_n(streamCtxRAM_full_n),
    .streamCtxRAM_write(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_write)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_7_1 grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_ready),
    .streamCtxRAM_dout(streamCtxRAM_dout),
    .streamCtxRAM_empty_n(streamCtxRAM_empty_n),
    .streamCtxRAM_read(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_streamCtxRAM_read),
    .ctxWritten(ctxWritten_reg_173),
    .ctxTables_address0(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_address0),
    .ctxTables_ce0(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_ce0),
    .ctxTables_we0(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_we0),
    .ctxTables_d0(grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_d0)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_11 grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_ready),
    .bitStream_dout(bitStream_dout),
    .bitStream_empty_n(bitStream_empty_n),
    .bitStream_read(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_bitStream_read),
    .tempBst_0(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_0),
    .tempBst_0_ap_vld(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_0_ap_vld),
    .tempBst_1(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_1),
    .tempBst_1_ap_vld(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_1_ap_vld),
    .tempBst_3_025_out(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_3_025_out),
    .tempBst_3_025_out_ap_vld(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_3_025_out_ap_vld),
    .tempBst_2_024_out(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_2_024_out),
    .tempBst_2_024_out_ap_vld(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_2_024_out_ap_vld)
);

cabac_top_decode_decision grp_decode_decision_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_decode_decision_fu_227_ap_start),
    .ap_done(grp_decode_decision_fu_227_ap_done),
    .ap_idle(grp_decode_decision_fu_227_ap_idle),
    .ap_ready(grp_decode_decision_fu_227_ap_ready),
    .init_offset(grp_decode_decision_fu_227_init_offset),
    .mode_offset(grp_decode_decision_fu_227_mode_offset),
    .state_ivlCurrRange_V_read(grp_decode_decision_fu_227_state_ivlCurrRange_V_read),
    .state_ivlOffset_V_read(grp_decode_decision_fu_227_state_ivlOffset_V_read),
    .state_bstate_currIdx_read(grp_decode_decision_fu_227_state_bstate_currIdx_read),
    .state_bstate_n_bits_held_read(grp_decode_decision_fu_227_state_bstate_n_bits_held_read),
    .state_bstate_held_aligned_word_read(grp_decode_decision_fu_227_state_bstate_held_aligned_word_read),
    .bStream(tempBst_0_fu_146),
    .bStream1(tempBst_1_fu_150),
    .p_read(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_2_024_out),
    .p_read1(grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_3_025_out),
    .ctxAddr_offset(grp_decode_decision_fu_227_ctxAddr_offset),
    .ctxTables_address0(grp_decode_decision_fu_227_ctxTables_address0),
    .ctxTables_ce0(grp_decode_decision_fu_227_ctxTables_ce0),
    .ctxTables_we0(grp_decode_decision_fu_227_ctxTables_we0),
    .ctxTables_d0(grp_decode_decision_fu_227_ctxTables_d0),
    .ctxTables_q0(ctxTables_q0),
    .ap_return_0(grp_decode_decision_fu_227_ap_return_0),
    .ap_return_1(grp_decode_decision_fu_227_ap_return_1),
    .ap_return_2(grp_decode_decision_fu_227_ap_return_2),
    .ap_return_3(grp_decode_decision_fu_227_ap_return_3),
    .ap_return_4(grp_decode_decision_fu_227_ap_return_4),
    .ap_return_5(grp_decode_decision_fu_227_ap_return_5)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_13_1 grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_ready),
    .m_axi_ctx_AWVALID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWVALID),
    .m_axi_ctx_AWREADY(ctx_AWREADY),
    .m_axi_ctx_AWADDR(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWADDR),
    .m_axi_ctx_AWID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWID),
    .m_axi_ctx_AWLEN(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWLEN),
    .m_axi_ctx_AWSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWSIZE),
    .m_axi_ctx_AWBURST(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWBURST),
    .m_axi_ctx_AWLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWLOCK),
    .m_axi_ctx_AWCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWCACHE),
    .m_axi_ctx_AWPROT(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWPROT),
    .m_axi_ctx_AWQOS(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWQOS),
    .m_axi_ctx_AWREGION(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWREGION),
    .m_axi_ctx_AWUSER(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWUSER),
    .m_axi_ctx_WVALID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WVALID),
    .m_axi_ctx_WREADY(ctx_WREADY),
    .m_axi_ctx_WDATA(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WDATA),
    .m_axi_ctx_WSTRB(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WSTRB),
    .m_axi_ctx_WLAST(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WLAST),
    .m_axi_ctx_WID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WID),
    .m_axi_ctx_WUSER(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WUSER),
    .m_axi_ctx_ARVALID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARVALID),
    .m_axi_ctx_ARREADY(1'b0),
    .m_axi_ctx_ARADDR(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARADDR),
    .m_axi_ctx_ARID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARID),
    .m_axi_ctx_ARLEN(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARLEN),
    .m_axi_ctx_ARSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARSIZE),
    .m_axi_ctx_ARBURST(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARBURST),
    .m_axi_ctx_ARLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARLOCK),
    .m_axi_ctx_ARCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARCACHE),
    .m_axi_ctx_ARPROT(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARPROT),
    .m_axi_ctx_ARQOS(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARQOS),
    .m_axi_ctx_ARREGION(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARREGION),
    .m_axi_ctx_ARUSER(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_ARUSER),
    .m_axi_ctx_RVALID(1'b0),
    .m_axi_ctx_RREADY(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_RREADY),
    .m_axi_ctx_RDATA(8'd0),
    .m_axi_ctx_RLAST(1'b0),
    .m_axi_ctx_RID(1'd0),
    .m_axi_ctx_RFIFONUM(11'd0),
    .m_axi_ctx_RUSER(1'd0),
    .m_axi_ctx_RRESP(2'd0),
    .m_axi_ctx_BVALID(ctx_BVALID),
    .m_axi_ctx_BREADY(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_BREADY),
    .m_axi_ctx_BRESP(ctx_BRESP),
    .m_axi_ctx_BID(ctx_BID),
    .m_axi_ctx_BUSER(ctx_BUSER),
    .globalCtx(globalCtx_read_reg_470),
    .ctxWritten(ctxWritten_reg_173),
    .ctxTables_address0(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ctxTables_address0),
    .ctxTables_ce0(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ctxTables_ce0),
    .ctxTables_q0(ctxTables_q0),
    .empty(ctxWritten_reg_173)
);

cabac_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .globalCtx(globalCtx),
    .ap_local_deadlock(ap_local_deadlock)
);

cabac_top_ctx_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CTX_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CTX_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CTX_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CTX_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CTX_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CTX_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CTX_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CTX_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CTX_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CTX_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CTX_CACHE_VALUE ))
ctx_m_axi_U(
    .AWVALID(m_axi_ctx_AWVALID),
    .AWREADY(m_axi_ctx_AWREADY),
    .AWADDR(m_axi_ctx_AWADDR),
    .AWID(m_axi_ctx_AWID),
    .AWLEN(m_axi_ctx_AWLEN),
    .AWSIZE(m_axi_ctx_AWSIZE),
    .AWBURST(m_axi_ctx_AWBURST),
    .AWLOCK(m_axi_ctx_AWLOCK),
    .AWCACHE(m_axi_ctx_AWCACHE),
    .AWPROT(m_axi_ctx_AWPROT),
    .AWQOS(m_axi_ctx_AWQOS),
    .AWREGION(m_axi_ctx_AWREGION),
    .AWUSER(m_axi_ctx_AWUSER),
    .WVALID(m_axi_ctx_WVALID),
    .WREADY(m_axi_ctx_WREADY),
    .WDATA(m_axi_ctx_WDATA),
    .WSTRB(m_axi_ctx_WSTRB),
    .WLAST(m_axi_ctx_WLAST),
    .WID(m_axi_ctx_WID),
    .WUSER(m_axi_ctx_WUSER),
    .ARVALID(m_axi_ctx_ARVALID),
    .ARREADY(m_axi_ctx_ARREADY),
    .ARADDR(m_axi_ctx_ARADDR),
    .ARID(m_axi_ctx_ARID),
    .ARLEN(m_axi_ctx_ARLEN),
    .ARSIZE(m_axi_ctx_ARSIZE),
    .ARBURST(m_axi_ctx_ARBURST),
    .ARLOCK(m_axi_ctx_ARLOCK),
    .ARCACHE(m_axi_ctx_ARCACHE),
    .ARPROT(m_axi_ctx_ARPROT),
    .ARQOS(m_axi_ctx_ARQOS),
    .ARREGION(m_axi_ctx_ARREGION),
    .ARUSER(m_axi_ctx_ARUSER),
    .RVALID(m_axi_ctx_RVALID),
    .RREADY(m_axi_ctx_RREADY),
    .RDATA(m_axi_ctx_RDATA),
    .RLAST(m_axi_ctx_RLAST),
    .RID(m_axi_ctx_RID),
    .RUSER(m_axi_ctx_RUSER),
    .RRESP(m_axi_ctx_RRESP),
    .BVALID(m_axi_ctx_BVALID),
    .BREADY(m_axi_ctx_BREADY),
    .BRESP(m_axi_ctx_BRESP),
    .BID(m_axi_ctx_BID),
    .BUSER(m_axi_ctx_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(ctx_ARVALID),
    .I_ARREADY(ctx_ARREADY),
    .I_ARADDR(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARADDR),
    .I_ARID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARID),
    .I_ARLEN(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARLEN),
    .I_ARSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARSIZE),
    .I_ARLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARLOCK),
    .I_ARCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARCACHE),
    .I_ARQOS(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARQOS),
    .I_ARPROT(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARPROT),
    .I_ARUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARUSER),
    .I_ARBURST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARBURST),
    .I_ARREGION(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARREGION),
    .I_RVALID(ctx_RVALID),
    .I_RREADY(ctx_RREADY),
    .I_RDATA(ctx_RDATA),
    .I_RFIFONUM(ctx_RFIFONUM),
    .I_RID(ctx_RID),
    .I_RUSER(ctx_RUSER),
    .I_RRESP(ctx_RRESP),
    .I_RLAST(ctx_RLAST),
    .I_AWVALID(ctx_AWVALID),
    .I_AWREADY(ctx_AWREADY),
    .I_AWADDR(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWADDR),
    .I_AWID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWID),
    .I_AWLEN(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWLEN),
    .I_AWSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWSIZE),
    .I_AWLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWLOCK),
    .I_AWCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWCACHE),
    .I_AWQOS(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWQOS),
    .I_AWPROT(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWPROT),
    .I_AWUSER(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWUSER),
    .I_AWBURST(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWBURST),
    .I_AWREGION(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWREGION),
    .I_WVALID(ctx_WVALID),
    .I_WREADY(ctx_WREADY),
    .I_WDATA(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WDATA),
    .I_WID(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WID),
    .I_WUSER(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WUSER),
    .I_WLAST(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WLAST),
    .I_WSTRB(grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WSTRB),
    .I_BVALID(ctx_BVALID),
    .I_BREADY(ctx_BREADY),
    .I_BRESP(ctx_BRESP),
    .I_BID(ctx_BID),
    .I_BUSER(ctx_BUSER)
);

cabac_top_fifo_w8_d512_A streamCtxRAM_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(streamCtxRAM_din),
    .if_full_n(streamCtxRAM_full_n),
    .if_write(streamCtxRAM_write),
    .if_dout(streamCtxRAM_dout),
    .if_empty_n(streamCtxRAM_empty_n),
    .if_read(streamCtxRAM_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (initd_firstSlice_fu_322_p1 == 1'd1))) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_decode_decision_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
            grp_decode_decision_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_decode_decision_fu_227_ap_ready == 1'b1)) begin
            grp_decode_decision_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
                ctxWritten_reg_173[0] <= 1'b1;
        ctxWritten_reg_173[2] <= 1'b1;
        ctxWritten_reg_173[9] <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (initd_firstSlice_reg_507 == 1'd0))) begin
                ctxWritten_reg_173[0] <= 1'b0;
        ctxWritten_reg_173[2] <= 1'b0;
        ctxWritten_reg_173[9] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        binVal_1_reg_537 <= grp_decode_decision_fu_227_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        binVal_2_reg_542 <= grp_decode_decision_fu_227_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        binVal_3_reg_547 <= grp_decode_decision_fu_227_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        binVal_4_reg_552 <= grp_decode_decision_fu_227_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        binVal_5_reg_557 <= grp_decode_decision_fu_227_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        binVal_reg_532 <= grp_decode_decision_fu_227_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        globalCtx_read_reg_470 <= globalCtx;
        initd_firstSlice_reg_507 <= initd_firstSlice_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (initd_firstSlice_fu_322_p1 == 1'd1))) begin
        icmp_ln79_1_reg_516 <= icmp_ln79_1_fu_403_p2;
        icmp_ln79_reg_511 <= icmp_ln79_fu_396_p2;
        qp_assign_reg_521 <= qp_assign_fu_436_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (grp_decode_decision_fu_227_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state21) & (grp_decode_decision_fu_227_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state19) & (grp_decode_decision_fu_227_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state17) & (grp_decode_decision_fu_227_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state15) & (grp_decode_decision_fu_227_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (grp_decode_decision_fu_227_ap_done == 1'b1)))) begin
        reg_297 <= grp_decode_decision_fu_227_ap_return_3;
        reg_302 <= grp_decode_decision_fu_227_ap_return_2;
        reg_307 <= grp_decode_decision_fu_227_ap_return_1;
        reg_312 <= grp_decode_decision_fu_227_ap_return_0;
        reg_317 <= grp_decode_decision_fu_227_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_0_ap_vld == 1'b1))) begin
        tempBst_0_fu_146 <= grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_1_ap_vld == 1'b1))) begin
        tempBst_1_fu_150 <= grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_tempBst_1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_decision_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_decision_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_decision_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_decision_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_decision_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_decision_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if (((grp_decode_decision_fu_227_ap_done == 1'b0) | (bitOut_full_n == 1'b0))) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        bitOut_blk_n = bitOut_full_n;
    end else begin
        bitOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((grp_decode_decision_fu_227_ap_done == 1'b0) | (bitOut_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state25))) begin
        bitOut_write = 1'b1;
    end else begin
        bitOut_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        bitStream_read = grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_bitStream_read;
    end else begin
        bitStream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ctxTables_address0 = grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ctxTables_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state25))) begin
        ctxTables_address0 = grp_decode_decision_fu_227_ctxTables_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_address0 = grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_address0;
    end else begin
        ctxTables_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ctxTables_ce0 = grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ctxTables_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state25))) begin
        ctxTables_ce0 = grp_decode_decision_fu_227_ctxTables_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_ce0 = grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_ce0;
    end else begin
        ctxTables_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state25))) begin
        ctxTables_d0 = grp_decode_decision_fu_227_ctxTables_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_d0 = grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_d0;
    end else begin
        ctxTables_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state25))) begin
        ctxTables_we0 = grp_decode_decision_fu_227_ctxTables_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_we0 = grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ctxTables_we0;
    end else begin
        ctxTables_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        ctx_ARVALID = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_ARVALID;
    end else begin
        ctx_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        ctx_AWVALID = grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_AWVALID;
    end else begin
        ctx_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        ctx_BREADY = grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_BREADY;
    end else begin
        ctx_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        ctx_RREADY = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_m_axi_ctx_RREADY;
    end else begin
        ctx_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        ctx_WVALID = grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_m_axi_ctx_WVALID;
    end else begin
        ctx_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_ctxAddr_offset = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_decode_decision_fu_227_ctxAddr_offset = 1'd1;
    end else begin
        grp_decode_decision_fu_227_ctxAddr_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_init_offset = 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_init_offset = 1'd1;
    end else begin
        grp_decode_decision_fu_227_init_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_mode_offset = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_mode_offset = 1'd0;
    end else begin
        grp_decode_decision_fu_227_mode_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_state_bstate_currIdx_read = reg_307;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_state_bstate_currIdx_read = 32'd0;
    end else begin
        grp_decode_decision_fu_227_state_bstate_currIdx_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_state_bstate_held_aligned_word_read = reg_297;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_state_bstate_held_aligned_word_read = 8'd0;
    end else begin
        grp_decode_decision_fu_227_state_bstate_held_aligned_word_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_state_bstate_n_bits_held_read = reg_302;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_state_bstate_n_bits_held_read = 8'd0;
    end else begin
        grp_decode_decision_fu_227_state_bstate_n_bits_held_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_state_ivlCurrRange_V_read = reg_312;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_state_ivlCurrRange_V_read = 32'd0;
    end else begin
        grp_decode_decision_fu_227_state_ivlCurrRange_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_decode_decision_fu_227_state_ivlOffset_V_read = reg_317;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_decode_decision_fu_227_state_ivlOffset_V_read = 32'd0;
    end else begin
        grp_decode_decision_fu_227_state_ivlOffset_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        streamCtxRAM_din = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_din;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        streamCtxRAM_din = grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_streamCtxRAM_din;
    end else begin
        streamCtxRAM_din = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        streamCtxRAM_read = grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_streamCtxRAM_read;
    end else begin
        streamCtxRAM_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        streamCtxRAM_write = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_streamCtxRAM_write;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        streamCtxRAM_write = grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_streamCtxRAM_write;
    end else begin
        streamCtxRAM_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (initd_firstSlice_fu_322_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (initd_firstSlice_fu_322_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_decode_decision_fu_227_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_decode_decision_fu_227_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_decode_decision_fu_227_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (grp_decode_decision_fu_227_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (grp_decode_decision_fu_227_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (grp_decode_decision_fu_227_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if ((~((grp_decode_decision_fu_227_ap_done == 1'b0) | (bitOut_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_assign_fu_418_p3 = ((tmp_fu_410_p3[0:0] == 1'b1) ? 31'd0 : trunc_ln_fu_336_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

assign bitOut_din = outVal_fu_453_p8;

assign cmp_i1_i_i_i_i_i_fu_430_p2 = ((a_assign_fu_418_p3 < 31'd51) ? 1'b1 : 1'b0);

assign empty_31_fu_426_p1 = a_assign_fu_418_p3[5:0];

assign grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg;

assign grp_decode_decision_fu_227_ap_start = grp_decode_decision_fu_227_ap_start_reg;

assign icmp_ln69_1_fu_382_p2 = ((initd_sType_fu_326_p4 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_368_p2 = ((initd_sType_fu_326_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_403_p2 = ((initType_3_fu_388_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_396_p2 = ((initType_3_fu_388_p3 == 2'd1) ? 1'b1 : 1'b0);

assign initType_1_fu_358_p2 = (initd_cabac_init_flag_fu_346_p3 ^ 1'd1);

assign initType_2_fu_374_p3 = ((icmp_ln69_fu_368_p2[0:0] == 1'b1) ? zext_ln67_fu_354_p1 : 2'd2);

assign initType_3_fu_388_p3 = ((icmp_ln69_1_fu_382_p2[0:0] == 1'b1) ? zext_ln67_1_fu_364_p1 : initType_2_fu_374_p3);

assign initd_cabac_init_flag_fu_346_p3 = initd[32'd96];

assign initd_firstSlice_fu_322_p1 = initd[0:0];

assign initd_sType_fu_326_p4 = {{initd[63:32]}};

assign outVal_fu_453_p8 = {{{{{{{binVal_reg_532}, {binVal_1_reg_537}}, {binVal_2_reg_542}}, {binVal_3_reg_547}}, {binVal_4_reg_552}}, {binVal_5_reg_557}}, {grp_decode_decision_fu_227_ap_return_4}};

assign qp_assign_fu_436_p3 = ((cmp_i1_i_i_i_i_i_fu_430_p2[0:0] == 1'b1) ? empty_31_fu_426_p1 : 6'd51);

assign tmp_fu_410_p3 = initd[32'd95];

assign trunc_ln_fu_336_p4 = {{initd[94:64]}};

assign zext_ln67_1_fu_364_p1 = initType_1_fu_358_p2;

assign zext_ln67_fu_354_p1 = initd_cabac_init_flag_fu_346_p3;

always @ (posedge ap_clk) begin
    ctxWritten_reg_173[1] <= 1'b0;
    ctxWritten_reg_173[8:3] <= 6'b000000;
end

endmodule //cabac_top
