SPI
====

Registers
---------

This chapter details all possible registers in the controller. They are arranged hierarchically into maps and 
blocks (banks). For configurable IP titles, your actual configuration might not contain all of these registers.

**Attention**: For configurable IP titles, do not use this document to determine the exact attributes of your 
register map. It is for reference purposes only.

1 Memory Access Attributes
^^^^^^^^^^^^^^^^^^^^^^^^^^

The Memory Access attribute is defined as <ReadBehavior>/<WriteBehavior> which are defined in the 
following table.

.. table:: Table 1-1 : Possible Read and Write Behaviors

  +----------------------------+-----------------------------------------------------+
  | Read (or Write) Behavior   | Description                                         |
  +============================+=====================================================+
  | RC                         | A read clears this register field.                  |
  +----------------------------+-----------------------------------------------------+
  | RS                         | A read sets this register field.                    |
  +----------------------------+-----------------------------------------------------+
  | RM                         | A read modifies the contents of this register field.|
  +----------------------------+-----------------------------------------------------+
  | Wo                         | You can only write to this register once field.     |
  +----------------------------+-----------------------------------------------------+
  | W1C                        | A write of 1 clears this register field.            |
  +----------------------------+-----------------------------------------------------+
  | W1S                        | A write of 1 sets this register field.              |
  +----------------------------+-----------------------------------------------------+
  | W1T                        | A write of 1 toggles this register field.           |
  +----------------------------+-----------------------------------------------------+
  | W0C                        | A write of 0 clears this register field.            |
  +----------------------------+-----------------------------------------------------+
  | W0S                        | A write of 0 sets this register field.              |
  +----------------------------+-----------------------------------------------------+
  | W0T                        | A write of 0 toggles this register field.           |
  +----------------------------+-----------------------------------------------------+
  | WC                         | Any write clears this register field.               |
  +----------------------------+-----------------------------------------------------+
  | WS                         | Any write sets this register field.                 |
  +----------------------------+-----------------------------------------------------+
  | WM                         | Any write toggles this register field.              |
  +----------------------------+-----------------------------------------------------+
  | no Read Behavior attribute | You cannot read this register. It is Write-Only.    |
  +----------------------------+-----------------------------------------------------+
  | no Write Behavior attribute| You cannot write to this register. It is Read-Only. |
  +----------------------------+-----------------------------------------------------+

.. table:: Table 1-2 : Memory Access Examples

  +----------------------------+-----------------------------------------------------------------+
  | Memory Access              | Description                                                     |
  +============================+=================================================================+
  | R                          | Read-only register field.                                       |
  +----------------------------+-----------------------------------------------------------------+
  | W                          | Write-only register field.                                      |
  +----------------------------+-----------------------------------------------------------------+
  | R/W                        | Read/write register field.                                      |
  +----------------------------+-----------------------------------------------------------------+
  | R/W1C                      | You can read this register field. Writing 1 clears it.          |
  +----------------------------+-----------------------------------------------------------------+
  | RC/W1C                     | Reading this register field clears it. Writing 1 clears it.     |
  +----------------------------+-----------------------------------------------------------------+
  | R/Wo                       | You can read this register field. You can only write to it once.|
  +----------------------------+-----------------------------------------------------------------+

.. table:: Table 1-3 : Optional Attributes

  +--------------------------+--------------------------------------------------------------------+
  | Attribute                | Description                                                        |
  +==========================+====================================================================+
  | Volatile                 | As defined by the IP-XACT specification. If true,                  |
  +                          +                                                                    +
  |                          | indicates in the case of a write followed by read, or in           |
  +                          +                                                                    +
  |                          | the case of two consecutive reads, there is no guarantee           |
  +                          +                                                                    +
  |                          | as to what is returned by the read on the second                   |
  +                          +                                                                    +
  |                          | transaction or that this return value is consistent with           |
  +                          +                                                                    +
  |                          | the write or read of the first transaction. The element            |
  +                          +                                                                    +
  |                          | implies there is some additional mechanism by which this           |
  +                          +                                                                    +
  |                          | field can acquire new values other than by                         |
  +                          +                                                                    +
  |                          | reads/writes/resets and other access methods known to              |
  +                          +                                                                    +
  |                          | IP-XACT. For example, when the core updates the register           |
  +                          +                                                                    +
  |                          | field contents.                                                    |
  +--------------------------+--------------------------------------------------------------------+
  | Testable                 | As defined by the IP-XACT specification. Possible values           |
  +                          +                                                                    +
  |                          | are unconstrained, untestable, readOnly, writeAsRead,              |
  +                          +                                                                    + 
  |                          | restore. Untestable means that this field is untestable            |
  +                          +                                                                    +
  |                          | by a simple automated register test. For example, the              |
  +                          +                                                                    +
  |                          | read-write access of the register is controlled by a pin           |
  +                          +                                                                    +
  |                          | or another register. readOnly means that you should not            |
  +                          +                                                                    +
  |                          | write to this register; only read from it. This might              |
  +                          +                                                                    +
  |                          | apply for a register that modifies the contents of                 |
  +                          +                                                                    +
  |                          | another register.                                                  |
  +--------------------------+--------------------------------------------------------------------+
  | Reset Mask               | As defined by the IP-XACT specification. Indicates that            |
  +                          +                                                                    +
  |                          | this register field has an unknown reset value. For                |
  +                          +                                                                    +
  |                          | example, the reset value is set by another register or             |
  +                          +                                                                    +
  |                          | an input pin; or the register is implemented using RAM.            |
  +--------------------------+--------------------------------------------------------------------+
  | \*\ Varies               | Indicates that the memory access (or reset) attribute              |
  +                          +                                                                    +
  |                          | (read, write behavior) is not fixed. For example, the              |
  +                          +                                                                    +
  |                          | read-write access of the register is controlled by a pin           |
  +                          +                                                                    +
  |                          | or another register. Or when the access depends on some            |
  +                          +                                                                    +
  |                          | configuration parameter; in this case the post-                    |
  +                          +                                                                    +
  |                          | configuration report in coreConsultant gives the actual            |
  +                          +                                                                    +
  |                          | access value.                                                      |
  +--------------------------+--------------------------------------------------------------------+

2 Detailed description of the register
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

2.1 CTRLR0 
""""""""""
- Name: Control Register 0 
- Description: This register controls the serial data transfer. It is impossible to write to this register 
  when the SSI is enabled. The SSI is enabled and disabled by writing to the SSIENR 
  register.
  Reset Value: SSI_CTRLR0_RST 
- Size: 32 bits 
- Offset: 0x0 
- Exists: Always 

.. table::  CTRLR0 Register Fields

  +------+----------------+----------+------------------------------------------------------------------------------+
  | Bits | Name           |Memory    | Description                                                                  |                                                                                                                                                                                                                                                                   
  |      |                |Access    |                                                                              |                                                                                                                                                                                                                                                                    
  +======+================+==========+==============================================================================+
  |31:25 | RSVD_CTRLR0    |  R       | SSTE Reserved bits - Read Only                                               |                                                                                                                                                                                                                                                                    
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                    
  |      |                |          | Value After Reset: 0x0                                                       |                                                                                                                                                                                                                                                                    
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                   
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                                   
  +------+----------------+----------+------------------------------------------------------------------------------+
  | 24   |  SSTE          |\*\ Varies| Slave Select Toggle Enable.                                                  |                                                                                                                                                                                                                                                                    
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | When operating in SPI mode with clock phase (SCPH) set to 0, this            |
  +      +                +          +                                                                              +
  |      |                |          | register controls the behavior of the slave select line (ss_*_n)             |
  +      +                +          +                                                                              +
  |      |                |          | between data frames. If this register field is set to 1 the ss_*_n line will |
  +      +                +          +                                                                              +                                                                                                                                                               
  |      |                |          | toggle between consecutive data frames, with the serial clock (sclk) being   |
  +      +                +          +                                                                              + 
  |      |                |          | held to its default value while ss_*_n is high; if this register field is    |
  +      +                +          +                                                                              +
  |      |                |          | set to 0 the ss_*_n willstay low and sclk will run continuously for the      |
  +      +                +          +                                                                              +
  |      |                |          | duration of thetransfer.                                                     | 
  +      +                +          +                                                                              +                                                                                                                                                                 
  |      |                |          | Note: This register is only valid when SSI_SCPH0_SSTOGGLE is set to 1.       |                                                                                                                                                                                                                                                                   
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                    
  |      |                |          | Value After Reset: "(SSI_SCPH0_SSTOGGLE==0) ? \\"0\\": \\"1\\""              |                                                                                                                                                                                                                                                                   
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                    
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                                    
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_SCPH0_SSTOGGLE==0) ? \\"read-only\\": \\"read-write\\"" |   
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 23   | RSVD_CTRLR0_23 |  R       | CTRLR0_23 Reserved bits - Read Only                                          |                                                                                                                                                                                                                                                             
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: 0x0                                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+
  |22:21 |  SPI_FRF       |\*\ Varies| SPI Frame Format:                                                            |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Selects data frame format for Transmitting/Receiving the data Bits only valid|                             
  +      +                +          +                                                                              +
  |      |                |          | when SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode. When    |
  +      +                +          +                                                                              +  
  |      |                |          | SSI_SPI_MODE is configured for "Dual Mode", 10/11 combination is reserved.   |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                            
  |      |                |          | When SSI_SPI_MODE is configured for "Quad Mode", 11 combination is reserved. |
  +      +                +          +                                                                              +
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (STD_SPI_FRF): Standard SPI Frame Format                                 |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (DUAL_SPI_FRF): Dual SPI Frame Format                                    |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x2 (QUAD_SPI_FRF): Quad SPI Frame Format                                    |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x3 (OCTAL_SPI_FRF): Octal SPI Frame Format                                  |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: 0x0                                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_SPI_MODE==0) ? \\"read-only\\": \\"read-write\\""       |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 20:16|  DFS_32        |\*\ Varies| Data Frame Size in 32-bit transfer size mode. Used to select the data frame  | 
  +      +                +          +                                                                              +
  |      |                |          | size in 32-bit transfer mode. These bits areonly valid when SSI_MAX_XFER_SIZE| 
  +      +                +          +                                                                              +          
  |      |                |          | is configured to 32. When the data frame size is programmed to be less than  |
  +      +                +          +                                                                              +                                                       
  |      |                |          | 32 bits, the receive data are automatically right-justified by the receive   |
  +      +                +          +                                                                              +
  |      |                |          | logic, with the upper bits of the receive FIFO zero-padded. You are          |
  +      +                +          +                                                                              +
  |      |                |          | responsible for making sure that transmit data is right-justified before     |
  +      +                +          +                                                                              +
  |      |                |          | writing into the transmit FIFO. The transmit logic ignores the upper unused  |                                                                                                                                                                                                                                                                                 
  +      +                +          +                                                                              +
  |      |                |          | bits when transmitting the data.                                             |
  +      +                +          +                                                                              +
  |      |                |          | Note: When SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode    |
  +      +                +          +                                                                              +
  |      |                |          | and SPI_FRF is not set to 2'b00.                                             |
  +      +                +          +                                                                              +                                                                                                                                                                                                                             
  |      |                |          | DFS value should be multiple of 2 if SPI_FRF = 0x01,                         |                                                                                                                                                                                                                                                            
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                           
  |      |                |          | DFS value should be multiple of 4 if SPI_FRF = 0x10,                         |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  |      |                |          | DFS value should be multiple of 8 if SPI_FRF = 0x11.                         |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x3 (FRAME_04BITS): 4-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 0x4 (FRAME_05BITS): 5-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x5 (FRAME_06BITS): 6-bit serial data transfer                               | 
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  |      |                |          | 0x6 (FRAME_07BITS): 7-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x7 (FRAME_08BITS): 8-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x8 (FRAME_09BITS): 9-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x9 (FRAME_10BITS): 10-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xa (FRAME_11BITS): 11-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xb (FRAME_12BITS): 12-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xc (FRAME_13BITS): 13-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xd (FRAME_14BITS): 14-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xe (FRAME_15BITS): 15-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xf (FRAME_16BITS): 16-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 0x10 (FRAME_17BITS): 17-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x11 (FRAME_18BITS): 18-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+                                                                                                                                                                                                                                                             
  |      |                |          | 0x12 (FRAME_19BITS): 19-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x13 (FRAME_20BITS): 20-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x14 (FRAME_21BITS): 21-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x15 (FRAME_22BITS): 22-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x16 (FRAME_23BITS): 23-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x17 (FRAME_24BITS): 24-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x18 (FRAME_25BITS): 25-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x19 (FRAME_26BITS): 26-bit serial data transfer                             |                                                                                                                                                                                                                                                             
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1a (FRAME_27BITS): 27-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 0x1b (FRAME_28BITS): 28-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1c (FRAME_29BITS): 29-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1d (FRAME_30BITS): 30-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1e (FRAME_31BITS): 31-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+                                                                                                                                                                                                                                                             
  |      |                |          | 0x1f (FRAME_32BITS): 32-bit serial data transfer                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: "(SSI_MAX_XFER_SIZE                                       |
  +      +                +          +                                                                              +  
  |      |                |          | ==32) ? \\"0x7\\" : \\"0x0\\""                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_MAX_XFER_SIZE                                           |
  +      +                +          +                                                                              +  
  |      |                |          | ==32) ? \\"read-write\\" : \\"read-only\\""                                  |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+ 
  | 15:12| CFS            | R/W      | Control Frame Size. Selects the length of the control word for the Microwire | 
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                
  |      |                |          | frame format.                                                                |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                          
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 0x0 (SIZE_01_BIT): 1-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (SIZE_02_BIT): 2-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x2 (SIZE_03_BIT): 3-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x3 (SIZE_04_BIT): 4-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 0x4 (SIZE_05_BIT): 5-bit Control Word                                        |                                                                                                                                                                                                                                                             
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x5 (SIZE_06_BIT): 6-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x6 (SIZE_07_BIT): 7-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x7 (SIZE_08_BIT): 8-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x8 (SIZE_09_BIT): 9-bit Control Word                                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x9 (SIZE_10_BIT): 10-bit Control Word                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xa (SIZE_11_BIT): 11-bit Control Word                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xb (SIZE_12_BIT): 12-bit Control Word                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xc (SIZE_13_BIT): 13-bit Control Word                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xd (SIZE_14_BIT): 14-bit Control Word                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xe (SIZE_15_BIT): 15-bit Control Word                                       |     
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+                                                                                                                                                                                                                                                         
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xf (SIZE_16_BIT): 16-bit Control Word                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: 0x0                                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 11   | SRL            | R/W      | Shift Register Loop. Used for testing purposes only. When internally active, |
  +      +                +          +                                                                              +
  |      |                |          | connects the transmit shift register output to the receive shift register    |
  +      +                +          +                                                                              +  
  |      |                |          | input. Can be used in both serial-slave and serial-master modes. When the    |
  +      +                +          +                                                                              +
  |      |                |          | ssi is configured as a slave in loopback mode, the ss_in_n and ssi_clk       |
  +      +                +          +                                                                              +
  |      |                |          | signals must be provided by an external source. In this mode, the slave      |
  +      +                +          +                                                                              +
  |      |                |          | cannot generate these signals because there is nothing to which to loop back |          
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                          
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (TESTING_MODE): Test mode: Tx & Rx shift reg connected                   |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (NORMAL_MODE): Normal mode operation                                     |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: 0x0                                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |   
  +------+----------------+----------+------------------------------------------------------------------------------+

 
.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 10   | SLV_OE         | R/W      | Slave Output Enable. Relevant only when the SSI is configured as a           |
  +      +                +          +                                                                              +
  |      |                |          | serial-slave device. When configured as a serial master, this bit field has  |
  +      +                +          +                                                                              +
  |      |                |          | no functionality. This bit enables or disables the setting of the ssi_oe_n   |
  +      +                +          +                                                                              +    
  |      |                |          | output from the SSI serial slave. When SLV_OE = 1, the ssi_oe_n output can   |
  +      +                +          +                                                                              +
  |      |                |          | never be active. When the ssi_oe_n output controls the tri-state buffer on   |
  +      +                +          +                                                                              +
  |      |                |          | the txd output from the slave, a high impedance state is always present on   |
  +      +                +          +                                                                              +
  |      |                |          | the slave txd output when SLV_OE = 1. This is useful when the master         |
  +      +                +          +                                                                              +
  |      |                |          | transmits in broadcast mode (master transmits data to all slave devices).    |
  +      +                +          +                                                                              +
  |      |                |          | Only one slave may respond with data on the master rxd line. This bit is     |
  +      +                +          +                                                                              +
  |      |                |          | enabled after reset and must be disabled by software                         |
  +      +                +          +                                                                              +
  |      |                |          | (when broadcast mode is used), if you do not want this device to respond     |
  +      +                +          +                                                                              +
  |      |                |          | with data.                                                                   |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (DISABLED): Slave Output is disabled                                     |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (ENABLED): Slave Output is enabled                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: 0x0                                                       |  
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                            
  |      |                |          | Exists: SSI_IS_MASTER == 0                                                   |    
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 9:8  | TMOD           | R/W      | Transfer Mode.                                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +
  |      |                |          | Selects the mode of transfer for serial communication. This field does not   | 
  +      +                +          +                                                                              +                                                                                                                                                  
  |      |                |          | affect the transfer duplicity. Only indicates whether the receive or transmit|
  +      +                +          +                                                                              +               
  |      |                |          | data are valid. In transmit-only mode, data received from the external       |
  +      +                +          +                                                                              +                                       
  |      |                |          | Idevice is not valid and is not stored in the receive FIFO memory; it is     |
  +      +                +          +                                                                              +                                                                                
  |      |                |          | overwritten on the next transfer. In receive-only mode, transmitted data     |
  +      +                +          +                                                                              +    
  |      |                |          | are not valid. After the first write to the transmit FIFO, the same word is  |
  +      +                +          +                                                                              +
  |      |                |          | retransmitted for the duration of the transfer. In transmit-and-receive      |
  +      +                +          +                                                                              +
  |      |                |          | mode, both transmit and receive data are valid. The transfer continues       |
  +      +                +          +                                                                              +
  |      |                |          | until the transmit FIFO is empty. Data received from the external device     |
  +      +                +          +                                                                              +
  |      |                |          | are stored into the receive FIFO memory, where it can be accessed by the     |
  +      +                +          +                                                                              +
  |      |                |          | host processor.                                                              |
  +      +                +          +                                                                              +
  |      |                |          | In eeprom-read mode, receive data is not valid while control data is being   |
  +      +                +          +                                                                              +
  |      |                |          | transmitted. When all control data is sent to the EEPROM, receive data       |
  +      +                +          +                                                                              +
  |      |                |          | becomes valid and transmit data becomes invalid. All data in the transmit    |
  +      +                +          +                                                                              +
  |      |                |          | FIFO is considered control data in this mode. This transfer mode is only     |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                         
  |      |                |          | valid when the SSI is configured as master device.                           |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 00 - Transmit & Receive                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 01 - Transmit Only                                                           |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::  

  +------+----------------+----------+------------------------------------------------------------------------------+                                                                                                                                                                                                                                                              
  |      |                |          | 10 - Receive Only                                                            |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 11 - EEPROM Read                                                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | When SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode and      |
  +      +                +          +                                                                              +
  |      |                |          | SPI_FRF is not set to 2'b00. There are only two valid combinations:          |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                                                                                                
  |      |                |          | 10 - Read                                                                    |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 01 - Write                                                                   |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (TX_AND_RX): Transmit & receive                                          |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (TX_ONLY): Transmit only mode or Write (SPI_FRF != 2'b00)                |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x2 (RX_ONLY): Receive only mode or Read (SPI_FRF != 2'b00)                  |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x3 (EEPROM_READ): EEPROM Read mode                                          |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: 0x0                                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 7    | SCPOL          | \*Varies\| Serial Clock Polarity.                                                       |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Valid when the frame format (FRF) is set to Motorola SPI. Used to select the |
  +      +                +          +                                                                              +  
  |      |                |          | polarity of the inactive serial clock, which is held inactive when the SSI   |  
  +      +                +          +                                                                              +
  |      |                |          | master is not actively transferring data on the serial bus.                  |   
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                           
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (SCLK_LOW): Inactive state of serial clock is low                        |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (SCLK_HIGH): Inactive state of serial clock is high                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: SSI_DFLT_SCPOL                                            |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_HC_FRF==0) ? \\""Read-write\\"" : \\'Read-only\\""      |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 6    | SCPH           | \*Varies\| Serial Clock Phase.                                                          |
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Valid when the frame format (FRF) is set to Motorola SPI. The serial clock   |
  +      +                +          +                                                                              +  
  |      |                |          | phase selects the relationship of the serial clock with the slave select     |
  +      +                +          +                                                                              +
  |      |                |          | signal. When SCPH = 0, data are captured on the first edge of the serial     |
  +      +                +          +                                                                              +
  |      |                |          | clock. When SCPH = 1, the serial clock starts toggling one cycle after the   |
  +      +                +          +                                                                              +
  |      |                |          | slave select line is activated, and data are captured on the second edge of  |
  +      +                +          +                                                                              +
  |      |                |          | the serial clock.                                                            |
  +      +                +          +                                                                              +                                                                                                                    
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (SCPH_MIDDLE): Serial clock toggles in middle of first data bit          |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (SCPH_START): Serial clock toggles at start of first data bit            |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: SSI_DFLT_SCPH                                             |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_HC_FRF==0) ? \\"Read-write\\" : \\"Read-only\\""        |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+  
  | 5:4  | FRF            | \*Varies\| Frame Format. Selects which serial protocol transfers the data.              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x0 (MOTOROLA_SPI): Motorola SPI Frame Format                                |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x1 (TEXAS_SSP): Texas Instruments SSP Frame Format                          |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x2 (NS_MICROWIRE): National Microwire Frame Format                          |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x3 (RESERVED): Reserved value                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Value After Reset: SSI_DFLT_FRF                                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_HC_FRF==0) ? \\"Read-write\\" : \\"Read-only\\""        |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+
  | 3:0  | DFS            |\*\ Varies| Data Frame Size. This register field is only valid when SSI_MAX_XFER_SIZE is |
  +      +                +          +                                                                              +
  |      |                |          | configured to 16. If SSI_MAX_XFER_SIZE is configured to 32, then writing to  |
  +      +                +          +                                                                              +
  |      |                |          | this field will not have any effect. Selects the data frame length. When the |
  +      +                +          +                                                                              +
  |      |                |          | data frame size is programmed to be less than 16 bits, the receive data are  |
  +      +                +          +                                                                              +
  |      |                |          | automatically right-justified by the receive logic,  with the upper bits of  |
  +      +                +          +                                                                              +
  |      |                |          | the receive FIFO zero-padded. You must right-justify transmit data before    |
  +      +                +          +                                                                              +
  |      |                |          | writing into the transmit FIFO. The transmit logic ignores the upper unused  |
  +      +                +          +                                                                              +
  |      |                |          | bits when transmitting the data                                              |
  +      +                +          +                                                                              +
  |      |                |          | Note: When SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode    | 
  +      +                +          +                                                                              +
  |      |                |          | and SPI_FRF is not set to 2'b00.                                             |                                                                                                                            
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | DFS value should be multiple of 2 if SPI_FRF = 01,                           |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | DFS value should be multiple of 4 if SPI_FRF = 10,                           |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | DFS value should be multiple of 8 if SPI_FRF = 11.                           |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Values:                                                                      |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x3 (FRAME_04BITS): 4-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x4 (FRAME_05BITS): 5-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+


.. table::

  +------+----------------+----------+------------------------------------------------------------------------------+                                                                                                                                                                                                                                                              
  |      |                |          | 0x5 (FRAME_06BITS): 6-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x6 (FRAME_07BITS): 7-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x7 (FRAME_08BITS): 8-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x8 (FRAME_09BITS): 9-bit serial data transfer                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0x9 (FRAME_10BITS): 10-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xa (FRAME_11BITS): 11-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xb (FRAME_12BITS): 12-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xc (FRAME_13BITS): 13-bit serial data transfer                              |                                                                                                                                                                                                                                                             
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | 0xd (FRAME_14BITS): 14-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xe (FRAME_15BITS): 15-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | 0xf (FRAME_16BITS): 16-bit serial data transfer                              |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                             
  |      |                |          | Value After Reset: "(SSI_MAX_XFER_SIZE                                       |
  +      +                +          +                                                                              +  
  |      |                |          | ==16) ? \\"0x7\\" : \\"0x0\\""                                               |                                                                                                                                                                                                                                                              
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Exists: Always                                                               |                                                                                                                                                                                                                                                             
  +      +                +          +                                                                              +                                                                                                                                                                                                                                                              
  |      |                |          | Memory Access: "(SSI_MAX_XFER_SIZE                                           |
  +      +                +          +                                                                              +  
  |      |                |          | ==16) ? \\"read-write\\" : \\"read-only\\""                                  |                                                                                                                                                                                                                                                              
  +------+----------------+----------+------------------------------------------------------------------------------+

2.2 CTRLR1 
""""""""""
- Name: Control Register 1 
- Description: This register exists only when the SSI is configured as a master device. When 
  the SSI is configured as a serial slave, writing to this location has no effect; reading from this 
  location returns 0. Control register 1 controls the end of serial transfers when in receive-only mode. It 
  is impossible to write to this register when the SSI is enabled. The SSI is enabled 
  and disabled by writing to the SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x4 
- Exists: SSI_IS_MASTER == 1 

.. table:: CTRLR1 Register Fields

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                            |  
  +=======+================+===============+========================================================================+
  | 31:16 | RSVD_CTRLR1    | R             | CTRLR1 Reserved bits - Read Only                                       |                                                                                                                                                                                                                                                                                                        
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+
  | 15:0  | NDF            | R/W           | Number of Data Frames.                                                 |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | When TMOD = 10 or TMOD = 11, this register field sets the number of    |
  +       +                +               +                                                                        +
  |       |                |               | data frames to be continuously received by the SSI. The SSI continues  |
  +       +                +               +                                                                        +
  |       |                |               | to receive serial data until the number of data frames received is     |
  +       +                +               +                                                                        +
  |       |                |               | equal to this register value plus 1, which enables you to receive up   |
  +       +                +               +                                                                        +
  |       |                |               | to 64 KB of data in a continuous transfer.                             |
  +       +                +               +                                                                        +
  |       |                |               | When the SSI is configured as a serial slave, the transfer continues   |
  +       +                +               +                                                                        +
  |       |                |               | for as long as the slave is selected. Therefore, this register serves  |
  +       +                +               +                                                                        +
  |       |                |               | no purpose and is not present when the DW_apb_ssi is configured as a   |
  +       +                +               +                                                                        +
  |       |                |               | a serial slave.                                                        |
  +       +                +               +                                                                        +                                      
  |       |                |               | Value After Reset: 0x0                                                 |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+

2.3 SSIENR 
""""""""""
- Name: SSI Enable Register 
- Description: This register enables and disables the SSI.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x8 
- Exists: Always 

.. table::  SSIENR Register Fields

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                            |                                                                                                                                                                                                                                                                                                           
  +=======+================+===============+========================================================================+
  | 31:1  | RSVD_SSIENR    | R             | SSIENR Reserved bits - Read Only                                       |    
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                            
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+
  | 0     | SSI_EN         | R/W           | SSI Enable.                                                            |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Enables and disables all SSI operations. When disabled, all serial     |  
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                    
  |       |                |               | transfers are halted immediately. Transmit and receive FIFO buffers    |
  +       +                +               +                                                                        + 
  |       |                |               | are cleared when the device is disabled. It is impossible to program   |
  +       +                +               +                                                                        +
  |       |                |               | some of the SSI  control registers when enabled. When disabled, the    |
  +       +                +               +                                                                        +
  |       |                |               | ssi_sleep output is set (after delay) to inform the system that it is  |
  +       +                +               +                                                                        +  
  |       |                |               | safe to remove the ssi_clk, thus saving power consumption in the       |
  +       +                +               +                                                                        +  
  |       |                |               | system.                                                                |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                       
  |       |                |               | Values:                                                                |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x0 (DISABLE): Disables Serial Transfer                                |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x1 (ENABLED): Enables Serial Transfer                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+

2.4 MWCR  
""""""""
- Name: Microwire Control Register 
- Description: This register controls the direction of the data word for the half-duplex Microwire serial 
  protocol. It is impossible to write to this register when the SSI is enabled. The SSI 
  is enabled and disabled by writing to the SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0xc 
- Exists: Always 

.. table::  MWCR Register Fields

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                            |                                                                                                                                                                                                                                                                                                           
  +=======+================+===============+========================================================================+
  | 31:3  | RSVD_MWCR      | R             | MWCR Reserved bits - Read Only                                         |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+


.. table::

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | 2     | MHS            | R/W           | Microwire Handshaking.                                                 |     
  +       +                +               +                                                                        +
  |       |                |               | Relevant only when the SSI is configured as a serial-master device.    |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                         
  |       |                |               | When configured as a serial slave, this bit field has no functionality.| 
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                 
  |       |                |               | Used to enable and disable the busy/ready handshaking interface for the|
  +       +                +               +                                                                        +
  |       |                |               | Microwire protocol. When enabled, the DW_apb_ssi checks for a ready    |
  +       +                +               +                                                                        +
  |       |                |               | status from the target slave, after the transfer of the last           |
  +       +                +               +                                                                        +
  |       |                |               | data/control bit, before clearing the BUSY status in the SR register.  |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Values:                                                                |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x0 (DISABLE): Handshaking interface is disabled                       |                                                                                                                                                                                                                                                                                                         
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x1 (ENABLED): Handshaking interface is enabled                        |                                                                                                                                                                                                                                                                                                         
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Exists: SSI_IS_MASTER == 1                                             |   
  +-------+----------------+---------------+------------------------------------------------------------------------+


.. table::

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | 1     | MDD            | R/W           | Microwire Control.                                                     | 
  +       +                +               +                                                                        +
  |       |                |               | Defines the direction of the data word when the                        |    
  +       +                +               +                                                                        +
  |       |                |               | Microwire serial protocol is used. When this bit is set to 0, the data |
  +       +                +               +                                                                        + 
  |       |                |               | word is received by the SSI MacroCell from the external serial device. |
  +       +                +               +                                                                        +
  |       |                |               | When this bit is set to 1, the data word is transmitted from the SSI   |
  +       +                +               +                                                                        +
  |       |                |               | MacroCell to the external serial device.                               |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Values:                                                                |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x0 (RECEIVE): SSI receives data                                       |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | 0x1 (TRANSMIT): SSI transmits data                                     |                                                                                                                                                                                                                                                                                                          
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+
  | 0     | MWMOD          | R/W           | Microwire Transfer Mode.                                               |
  +       +                +               +                                                                        +                
  |       |                |               | Defines whether the Microwire transfer is sequential or nonsequential. |
  +       +                +               +                                                                        +  
  |       |                |               | When sequential mode is used, only one control word is needed to       |
  +       +                +               +                                                                        +  
  |       |                |               | transmit or receive a block of data words. When non-sequential mode is |
  +       +                +               +                                                                        + 
  |       |                |               | used,  there must be a control word for each data word that is         |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                        
  |       |                |               | transmitted or received.                                               |
  +       +                +               +                                                                        + 
  |       |                |               | Values:                                                                |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x0 (NON_SEQUENTIAL): Non-Sequential Microwire Transfer                |                                                                                                                                                                                                                                                                                                         
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x1 (SEQUENTIAL): Sequential Microwire Transfer                        |                                                                                                                                                                                                                                                                                                         
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+

2.5 SER   
"""""""
- Name: Slave Enable Register 
- Description: This register is valid only when the SSI is configured as a master device. When 
  the SSI is configured as a serial slave, writing to this location has no effect; reading from this 
  location returns 0. The register enables the individual slave select output lines from the SSI 
  master. Up to 16 slave-select output pins are available on the SSI master. Register bits can be 
  set or cleared when SSI_EN=0. 
  If SSI_EN=1, then register bits can be set (to delay the slave select assertion while TX FIFO is getting 
  filled) but cannot be cleared.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x10 
- Exists: SSI_IS_MASTER == 1 

.. table::  SER Register Fields

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                            |                                                                                                                                                                                                                                                                                                           
  +=======+================+===============+========================================================================+
  | 31:y  | RSVD_SER       | R             | SER Reserved bits - Read Only                                          |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Range Variable[y]: SSI_NUM_SLAVES                                      |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+         
  | x:0   | SER            |\*\ Varies     | Slave Select Enable Flag.                                              |                                                
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Each bit in this register corresponds to a slave select line (ss_x_n)  |  
  +       +                +               +                                                                        +  
  |       |                |               | from the DW_apb_ssi master. When a bit in this register is set (1),    |
  +       +                +               +                                                                        + 
  |       |                |               | the corresponding slave select line from the master is activated when  |
  +       +                +               +                                                                        +
  |       |                |               | a serial transfer begins.  It should be noted that setting or clearing |
  +       +                +               +                                                                        + 
  |       |                |               | bits in this register have no effect on the corresponding slave select |
  +       +                +               +                                                                        + 
  |       |                |               | outputs until a transfer is started. Before beginning a transfer,      |
  +       +                +               +                                                                        + 
  |       |                |               | you should enable the bit in this register that corresponds to the     |
  +       +                +               +                                                                        + 
  |       |                |               | slave device with which the master wants to communicate. When not      |
  +       +                +               +                                                                        + 
  |       |                |               | operating in broadcast mode, only one bit in this field should be set. |      
  +       +                +               +                                                                        +
  |       |                |               | Values:                                                                |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x0 (NOT_SELECTED): No slave selected                                  |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | 0x1 (SELECTED): Slave is selected                                      |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                          
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Range Variable[x]: SSI_NUM_SLAVES - 1                                  |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Memory Access: "(SSI_IS_MASTER==1) ? \\"read-write\\" :                |   
  +       +                +               +                                                                        + 
  |       |                |               | \\"read-only\\""                                                       |                                                                                                                                                                                                                                                                                                       
  +-------+----------------+---------------+------------------------------------------------------------------------+

2.6 BAUDR   
"""""""""
- Name: Baud Rate Select 
- Description: This register is valid only when the SSI is configured as a master device. When 
  the SSI is configured as a serial slave, writing to this location has no effect; reading from this 
  location returns 0. The register derives the frequency of the serial clock that regulates the data 
  transfer. The 16-bit field in this register defines the ssi_clk divider value. It is impossible to write to 
  this register when the SSI is enabled. The SSI is enabled and disabled by writing to 
  the SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x14 
- Exists: SSI_IS_MASTER == 1 

.. table::  BAUDR Register Fields

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                            |                                                                                                                                                                                       
  +=======+================+===============+========================================================================+
  | 31:16 | RSVD_BAUDR     | R             | BAUDR Reserved bits - Read Only                                        |                                                                                                                                                                                       
  +       +                +               +                                                                        +                                                                                                                                                                                       
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                       
  +       +                +               +                                                                        +                                                                                                                                                                                      
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                       
  +-------+----------------+---------------+------------------------------------------------------------------------+
  | 15:0  | SCKDV          | R/W           | SSI Clock Divider.                                                     |  
  +       +                +               +                                                                        +
  |       |                |               | The LSB for this field is always set to 0 and is unaffected by a write |
  +       +                +               +                                                                        +
  |       |                |               | operation, which ensures an even value is held in this                 |
  +       +                +               +                                                                        +
  |       |                |               | register. If the value is 0, the serial output clock (sclk_out) is     |
  +       +                +               +                                                                        +
  |       |                |               | disabled. The frequency of the sclk_out is derived from the            |
  +       +                +               +                                                                        +
  |       |                |               | following equation:                                                    |
  +       +                +               +                                                                        +
  |       |                |               | Fsclk_out = Fssi_clk/SCKDV                                             |
  +       +                +               +                                                                        +
  |       |                |               | where SCKDV is any even value between 2 and 65534. For example:        |
  +       +                +               +                                                                        +
  |       |                |               | for Fssi_clk = 3.6864MHz and SCKDV =2 Fsclk_out = 3.6864/2 = 1.8432MHz |
  +       +                +               +                                                                        +
  |       |                |               | The LSB for this field is always set to 0 and is unaffected by a write |
  +       +                +               +                                                                        +                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                       
  +       +                +               +                                                                        +                                                                                                                                                                                       
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                       
  +-------+----------------+---------------+------------------------------------------------------------------------+

2.7 TXFTLR    
""""""""""
- Name: Transmit FIFO Threshold Level 
- Description: This register controls the threshold value for the transmit FIFO memory. The 
  SSI is enabled and disabled by writing to the SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x18 
- Exists: Always 

.. table::  TXFTLR Register Fields

  +-------+----------------+---------------+------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                            |                                                                                                                                                                                                                                                                                                           
  +=======+================+===============+========================================================================+
  | 31:y  | RSVD_TXFTLR    | R             | TXFTLR Reserved bits - Read Only                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Range Variable[y]: TX_ABW                                              |                                                                                                                                                                                                                                                                                                           
  +-------+----------------+---------------+------------------------------------------------------------------------+
  | x:0   | TFT            |R/W            | Transmit FIFO Threshold.                                               |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                           
  |       |                |               | Controls the level of entries (or below) at which the transmit FIFO    |
  +       +                +               +                                                                        +
  |       |                |               | controller triggers an interrupt. The FIFO depth is configurable in    |
  +       +                +               +                                                                        +
  |       |                |               | the range 2-256; this register is sized to the number of address  bits |
  +       +                +               +                                                                        +
  |       |                |               | needed to access the FIFO. If you attempt to set this value greater    |
  +       +                +               +                                                                        +
  |       |                |               | than or equal to the depth of the FIFO, this field is not written and  |
  +       +                +               +                                                                        +
  |       |                |               | retains its current value. When the number of transmit FIFO entries is |
  +       +                +               +                                                                        +
  |       |                |               | less than or equal to this value, the transmit FIFO empty interrupt is |
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                                                                                                
  |       |                |               | triggered. For information on the Transmit FIFO Threshold values,      |
  +       +                +               +                                                                        +
  |       |                |               | see the "Master SPI and SSP Serial Transfers" in the SSI Databook.     |
  +       +                +               +                                                                        +
  |       |                |               | ssi_txe_intr is asserted when TFT or less data entries are             |
  +       +                +               +                                                                        +
  |       |                |               | present in transmit FIFO                                               |
  +       +                +               +                                                                        +
  |       |                |               | Value After Reset: 0x0                                                 |                                                                                                                                                                                                                                                                                                           
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Exists: Always                                                         |                                                                                                                                                                                                                                                                                                          
  +       +                +               +                                                                        +                                                                                                                                                                                                                                                                                                          
  |       |                |               | Range Variable[x]: TX_ABW - 1                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +-------+----------------+---------------+------------------------------------------------------------------------+

2.8 RXFTLR     
""""""""""
- Name: Receive FIFO Threshold Level 
- Description: This register controls the threshold value for the receive FIFO memory. The 
  SSI is enabled and disabled by writing to the SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x1c 
- Exists: Always

.. table::  RXFTLR Register Fields

  +------+----------------+---------------+-------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                             |    
  +======+================+===============+=========================================================================+
  | 31:y | RSVD_RXFTLR    | R             | RXFTLR Reserved bits - Read Only                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | Range Variable[y]: RX_ABW                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | x:0  | RFT            | R/W           | Receive FIFO Threshold.                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | Controls the level of entries (or above) at which the receive FIFO      |
  +      +                +               +                                                                         + 
  |      |                |               | controller triggers an interrupt. The FIFO depth is configurable in the | 
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  |      |                |               | range 2-256. This register is sized to the number of address bits needed| 
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
  |      |                |               | to access the FIFO. If you attempt to set this value greater than the   |
  +      +                +               +                                                                         + 
  |      |                |               | depth of the FIFO, this field is not written and retains its current    |
  +      +                +               +                                                                         + 
  |      |                |               | value.  When the number of receive FIFO entries is greater than or      |
  +      +                +               +                                                                         + 
  |      |                |               | equal to this value + 1, the receive FIFO full interrupt is triggered.  |
  +      +                +               +                                                                         + 
  |      |                |               | For information on the Receive FIFO Threshold values, see the           |
  +      +                +               +                                                                         + 
  |      |                |               | "Master SPI and SSP Serial Transfers" in the SSI Databook.              |
  +      +                +               +                                                                         +
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  |      |                |               | Range Variable[x]: RX_ABW - 1                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+

2.9 TXFLR     
"""""""""
- Name: Transmit FIFO Level Register 
- Description: This register contains the number of valid data entries in the transmit FIFO memory.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x20 
- Exists: Always 

.. table::  TXFLR Register Fields

  +-------+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +=======+================+===============+=====================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
  | 31:y  | RSVD_TXFLR     | R             | TXFLR Reserved bits - Read Only                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Value After Reset: 0x0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Exists: Always                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Volatile: true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Range Variable[y]: TX_ABW + 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
  +-------+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | x:0   | TXFTL          | R             | Transmit FIFO Level.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Contains the number of valid data entries in the transmit FIFO.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Value After Reset: 0x0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Exists: Always                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Volatile: true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Range Variable[x]: TX_ABW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +-------+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

2.10 RXFLR     
""""""""""
- Name: Receive FIFO Level Register 
- Description: This register contains the number of valid data entries in the receive FIFO memory. 
  This register can be ready at any time.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x24 
- Exists: Always 

.. table::  RXFLR Register Fields

  +-------+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
  +=======+================+===============+=====================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
  | 31:y  | RSVD_RXFLR     | R             | RXFLR Reserved bits - Read Only                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Value After Reset: 0x0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Exists: Always                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Volatile: true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Range Variable[y]: RX_ABW + 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
  +-------+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
  | x:0   | RXFTL          | R             | Receive FIFO Level.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Contains the number of valid data entries in the receive FIFO.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Value After Reset: 0x0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Exists: Always                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Volatile: true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
  |       |                |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
  |       |                |               | Range Variable[x]: RX_ABW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
  +-------+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

2.11 SR     
"""""""
- Name: Status Register 
- Description: This is a read-only register used to indicate the current transfer status, FIFO status, and 
  any transmission/reception errors that may have occurred. The status register may be read at any 
  time. None of the bits in this register request an interrupt.
- Reset Value: 0x6 
- Size: 32 bits 
- Offset: 0x28 
- Exists: Always 

.. table::  SR Register Fields

  +------+----------------+---------------+-------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                             |  
  +======+================+===============+=========================================================================+
  | 31:7 | RSVD_SR        | R             | SR Reserved bits - Read Only                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 6    | DCOL           | R             | Data Collision Error.                                                   |
  +      +                +               +                                                                         + 
  |      |                |               | Relevant only when the SSI is configured as a master device. This bit   |
  +      +                +               +                                                                         +    
  |      |                |               | will be set if ss_in_n input is asserted by other master, when the SSI  |
  +      +                +               +                                                                         + 
  |      |                |               | master is in the middle of the transfer. This informs the processor     |
  +      +                +               +                                                                         + 
  |      |                |               | that the last data transfer was halted before completion. This bit is   |
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | 0x0 (NO_ERROR_CONDITION): No Error                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | 0x1 (TX_COLLISION_ERROR): Transmit Data Collision Error                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  |      |                |               | Exists: SSI_IS_MASTER == 1                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |      |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 5    | TXE            | R             | Transmission Error.                                                     |
  +      +                +               +                                                                         + 
  |      |                |               | Set if the transmit FIFO is empty when a transfer is                    |
  +      +                +               +                                                                         + 
  |      |                |               | started. This bit can be set only when the SSI is configured as a slave |
  +      +                +               +                                                                         + 
  |      |                |               | device. Data from the previous transmission is resent on the txd line.  |
  +      +                +               +                                                                         + 
  |      |                |               | This bit is cleared when read.                                          |
  +      +                +               +                                                                         + 
  |      |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | 0x0 (NO_ERROR): No Error                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | 0x1 (TX_ERROR): Transmission Error                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                |               | Exists: SSI_IS_MASTER == 0                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | Volatile: true                                                          | 
  +------+----------------+---------------+-------------------------------------------------------------------------+


.. table::
  
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 4    | RFF            | R             | Receive FIFO Full.                                                      |
  +      +                +               +                                                                         + 
  |      |                |               | When the receive FIFO is completely full, this bit is                   |
  +      +                +               +                                                                         + 
  |      |                |               | set. When the receive FIFO contains one or more empty location,         |  
  +      +                +               +                                                                         +   
  |      |                |               | this bit is cleared.                                                    | 
  +      +                +               +                                                                         +       
  |      |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (NOT_FULL): Receive FIFO is not full                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | 0x1 (FULL): Receive FIFO is full                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 3    | RFNE           | R             | Receive FIFO Not Empty.                                                 |
  +      +                +               +                                                                         + 
  |      |                |               | Set when the receive FIFO contains one or more entries and is cleared   |
  +      +                +               +                                                                         + 
  |      |                |               | to completely empty the receive FIFO.                                   |
  +      +                +               +                                                                         + 
  |      |                |               | Values:                                                                 |  
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | 0x0 (EMPTY): Receive FIFO is empty                                      |  
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
  |      |                |               | 0x1 (NOT_EMPTY): Receive FIFO is not empty                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | Volatile: true                                                          |   
  +------+----------------+---------------+-------------------------------------------------------------------------+


.. table::
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 2    | TFE            | R             | Transmit FIFO Empty.                                                    | 
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | When the transmit FIFO is completely empty, this bit is set.            |
  +      +                +               +                                                                         +    
  |      |                |               | When the transmit FIFO contains one or more valid entries,              |
  +      +                +               +                                                                         + 
  |      |                |               | this bit is cleared. This bit field does not request an interrupt.      |
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |      |                |               | 0x0 (NOT_EMPTY): Transmit FIFO is not empty                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | 0x1 (EMPTY): Transmit FIFO is empty                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  |      |                |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
  |      |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 1    | TFNF           | R             | Transmit FIFO Not Full.                                                 |
  +      +                +               +                                                                         + 
  |      |                |               | Set when the transmit FIFO contains one or more  empty locations, and   | 
  +      +                +               +                                                                         +    
  |      |                |               | is cleared when the FIFO is full.                                       | 
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | 0x0 (FULL): Transmit FIFO is full                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | 0x1 (NOT_FULL): Transmit FIFO is not Full                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+
  | 0    | BUSY           | R             | SSI Busy Flag.                                                          |
  +      +                +               +                                                                         + 
  |      |                |               | When set, indicates that a serial transfer is in  progress; when        | 
  +      +                +               +                                                                         + 
  |      |                |               | cleared indicates that the DW_apb_ssi is idle or disabled.              | 
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
  |      |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  |      |                |               | 0x0 (INACTIVE): SSI is idle or disabled                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | 0x1 (ACTIVE): SSI is actively transferring data                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +      +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
  +------+----------------+---------------+-------------------------------------------------------------------------+

2.12 IMR     
""""""""
- Name: Interrupt Mask Register 
- Description: This read/write reigster masks or enables all interrupts generated by the SSI. 
  When the SSI is configured as a slave device, the MSTIM bit field is not present. This 
  changes the reset value from 0x3F for serial-master configurations to 0x1F for serial-slave 
  configurations.
- Reset Value: (SSI_IS_MASTER == 1) ? 0x3F : 0x1F 
- Size: 32 bits 
- Offset: 0x2c 
- Exists: Always 

.. table::  IMR Register Fields

  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | Bits | Name            | Memory Access | Description                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +======+=================+===============+=========================================================================+
  | 31:6 | RSVD_IMR        | R             | IMR Reserved bits - Read Only                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
  |      |                 |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                 |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | 5    | MSTIM           | \*\ Varies    | Multi-Master Contention Interrupt Mask. This bit field is not present   |
  +      +                 +               +                                                                         +
  |      |                 |               | if the DW_apb_ssi is configured as a serial-slave device.               |
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | 0x0 (MASKED): ssi_mst_intr interrupt is masked                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                 |               | 0x1 (UNMASKED): ssi_mst_intr interrupt is not masked                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Value After Reset: "(SSI_IS_MASTER==1) ? \\"1\\" : \\"0\\""             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Exists: SSI_IS_MASTER == 1                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Memory Access: "(SSI_IS_MASTER==1) ? \\"read-write\\" : \"read-only\\"" |  
  +------+-----------------+---------------+-------------------------------------------------------------------------+


.. table::

  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | 4    | RXFIM           | R/W           | Receive FIFO Full Interrupt Mask.                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x0 (MASKED): ssi_rxf_intr interrupt is masked                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x1 (UNMASKED): ssi_rxf_intr interrupt is not masked                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | 3    | RXOIM           | R/W           | Receive FIFO Overflow Interrupt Mask.                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x0 (MASKED): ssi_rxo_intr interrupt is masked                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x1 (UNMASKED): ssi_rxo_intr interrupt is not masked                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Exists: Always                                                          |    
  +------+-----------------+---------------+-------------------------------------------------------------------------+


.. table::

  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | 2    | RXUIM           | R/W           | Receive FIFO Underflow Interrupt Mask.                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x0 (MASKED): ssi_rxu_intr interrupt is masked                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x1 (UNMASKED): ssi_rxu_intr interrupt is not masked                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                 |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | 1    | TXOIM           | R/W           | Transmit FIFO Overflow Interrupt Mask.                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | 0x0 (MASKED): ssi_txo_intr interrupt is masked                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | 0x1 (UNMASKED): ssi_txo_intr interrupt is not masked                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                 |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | 0    | TXEIM           | R/W           | Transmit FIFO Empty Interrupt Mask.                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | 0x0 (MASKED): ssi_txe_intr interrupt is masked                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
  |      |                 |               | 0x1 (UNMASKED): ssi_txe_intr interrupt is not masked                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                 |               | Value After Reset: 0x1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                 +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |      |                 |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +------+-----------------+---------------+-------------------------------------------------------------------------+

2.13 ISR     
""""""""
- Name: Interrupt Status Register 
- Description: This register reports the status of the SSI interrupts after they have been 
  masked.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x30 
- Exists: Always 

.. table::  ISR Register Fields

  +------+-----------------+---------------+-------------------------------------------------------------------------+
  | Bits  | Name           | Memory Access | Description                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +=======+================+===============+=========================================================================+
  | 31:6  | RSVD_ISR       | R             | ISR Reserved bits - Read Only                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
  |       |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +-------+----------------+---------------+-------------------------------------------------------------------------+
  | 5     | MSTIS          | R             | Multi-Master Contention Interrupt Status. This bit field is not present |
  |       |                |               | if the SSI is configured as a serial-slave device.                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
  |       |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x0 (INACTIVE): ssi_mst_intr interrupt not active after masking         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x1 (ACTIVE): ssi_mst_intr interrupt is active after masking            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: SSI_IS_MASTER == 1                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          | 
  +-------+----------------+---------------+-------------------------------------------------------------------------+


.. table::

  +-------+----------------+---------------+-------------------------------------------------------------------------+
  | 4     | RXFIS          | R             | Receive FIFO Full Interrupt Status                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x0 (INACTIVE): ssi_rxf_intr interrupt is not active after masking      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x1 (ACTIVE): ssi_rxf_intr interrupt is full after masking              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +-------+----------------+---------------+-------------------------------------------------------------------------+
  | 3     | RXOIS          | R             | Receive FIFO Overflow Interrupt Status                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x0 (INACTIVE): ssi_rxo_intr interrupt is not active after masking      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x1 (ACTIVE): ssi_rxo_intr interrupt is active after masking            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          |  
  +-------+----------------+---------------+-------------------------------------------------------------------------+


.. table::

  +-------+----------------+---------------+-------------------------------------------------------------------------+
  | 2     | RXUIS          | R             | Receive FIFO Underflow Interrupt Status                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x0 (INACTIVE): ssi_rxu_intr interrupt is not active after masking      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x1 (ACTIVE): ssi_rxu_intr interrupt is active after masking            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +-------+----------------+---------------+-------------------------------------------------------------------------+
  | 1     | TXOIS          | R             | Transmit FIFO Overflow Interrupt Status                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x0 (INACTIVE): ssi_txo_intr interrupt is not active after masking      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x1 (ACTIVE): ssi_txo_intr interrupt is active after masking            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +-------+----------------+---------------+-------------------------------------------------------------------------+
  | 0     | TXEIS          | R             | Transmit FIFO Empty Interrupt Status                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Values:                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x0 (INACTIVE): ssi_txe_intr interrupt is not active after masking      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | 0x1 (ACTIVE):  ssi_txe_intr interrupt is active after masking           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Value After Reset: 0x0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Exists: Always                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +       +                +               +                                                                         +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |       |                |               | Volatile: true                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +-------+----------------+---------------+-------------------------------------------------------------------------+

2.14 RISR     
"""""""""
- Name: Raw Interrupt Status Register 
- Description: This read-only register reports the status of the SSI interrupts prior to 
  masking.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x34 
- Exists: Always 

.. table::  RISR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +======+================+===============+==========================================================================+
  | 31:6 | RSVD_RISR      | R             | RISR Reserved bits - Read Only                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +------+----------------+---------------+--------------------------------------------------------------------------+ 
  | 5    | MSTIR          | R             | Multi-Master Contention Raw Interrupt Status. This bit field is not      |
  +      +                +               +                                                                          + 
  |      |                |               | present if the DW_apb_ssi is configured as a serial-slave device.        |  
  +      +                +               +                                                                          +     
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (INACTIVE): ssi_mst_intr interrupt is not active prior to masking    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ACTIVE):  ssi_mst_intr interrupt is active prior masking            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Exists: SSI_IS_MASTER == 1                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           | 
  +------+----------------+---------------+--------------------------------------------------------------------------+


.. table::

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 4    | RXFIR          | R             | Receive FIFO Full Raw Interrupt Status                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (INACTIVE): ssi_rxf_intr interrupt is not active prior to masking    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ACTIVE): ssi_rxf_intr interrupt is active prior to masking          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 3    | RXOIR          | R             | Receive FIFO Overflow Raw Interrupt Status                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (INACTIVE): ssi_rxo_intr interrupt is active prior masking           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ACTIVE): ssi_rxo_intr interrupt is not active prior to masking      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |  
  +------+----------------+---------------+--------------------------------------------------------------------------+ 


.. table::

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 2    | RXUIR          | R             | Receive FIFO Underflow Raw Interrupt Status                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (INACTIVE): ssi_rxu_intr interrupt is not active prior to masking    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ACTIVE):  ssi_rxu_intr interrupt is active prior to masking         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 1    | TXOIR          | R             | Transmit FIFO Overflow Raw Interrupt Status                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (INACTIVE): ssi_txo_intr interrupt is not active prior masking       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ACTIVE): ssi_txo_intr interrupt is active prior masking             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | TXEIR          | R             | Transmit FIFO Empty Raw Interrupt Status                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (INACTIVE): ssi_txe_intr interrupt is not active prior to masking    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ACTIVE): ssi_txe_intr interrupt is active prior to masking          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
  +------+----------------+---------------+--------------------------------------------------------------------------+


2.15 TXOICR     
"""""""""""
- Name: Transmit FIFO Overflow Interrupt Clear Registers. 
- Description: Transmit FIFO Overflow Interrupt Clear Register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x38 
- Exists: Always 

.. table::  TXOICR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:1 | RSVD_TXOICR    | R             | TXOICR Reserved bits - Read Only                                         |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | TXOICR         | R             | Clear Transmit FIFO Overflow Interrupt.                                  |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This register reflects the status of the interrupt. A read from this     |
  +      +                +               +                                                                          +
  |      |                |               | register clears the ssi_txo_intr interrupt; writing has no effect.       |  
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.16 RXOICR     
"""""""""""
- Name: Receive FIFO Overflow Interrupt Clear Register 
- Description: Receive FIFO Overflow Interrupt Clear Register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x3c 
- Exists: Always 

.. table::  RXOICR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:1 | RSVD_RXOICR    | R             | RXOICR Reserved bits - Read Only                                         |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | RXOICR         | R             | Clear Receive FIFO Overflow Interrupt.                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This register reflects the status of the interrupt. A read from this     |
  +      +                +               +                                                                          + 
  |      |                |               | register clears the ssi_rxo_intr interrupt; writing has no effect.       | 
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                  
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                           
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.17 RXUICR     
"""""""""""
- Name: Receive FIFO Underflow Interrupt Clear Register 
- Description: Receive FIFO Underflow Interrupt Clear Register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x40 
- Exists: Always 

.. table::  RXUICR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:1 | RSVD_RXUICR    | R             | RXUICR Reserved bits - Read Only                                         |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | RXUICR         | R             | Clear Receive FIFO  Underflow Interrupt.                                 |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This register reflects the status of the interrupt. A read from this     |
  +      +                +               +                                                                          + 
  |      |                |               | register clears the ssi_rxu_intr interrupt; writing has no effect.       | 
  +      +                +               +                                                                          +                                                                                                                                                                                                                                               
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.18 MSTICR      
"""""""""""
- Name: Multi-Master Interrupt Clear Register 
- Description: Multi-Master Interrupt Clear Register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x44 
- Exists: Always 

.. table::  MSTICR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:1 | RSVD_MSTICR    | R             | MSTICR Reserved bits - Read Only                                         |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | MSTICR         | R             | Clear Multi-Master Contention Interrupt.                                 |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This register reflects the status of the interrupt. A read from this     |
  +      +                +               +                                                                          +
  |      |                |               | register clears the ssi_mst_intr interrupt; writing has no effect.       |  
  +      +                +               +                                                                          +                                                                                                                                                                                                                                              
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.19 ICR       
""""""""
- Name: Interrupt Clear Register 
- Description: Interrupt Clear Register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x48 
- Exists: Always 

.. table::  ICR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:1 | RSVD_ICR       | R             | ICR Reserved bits - Read Only                                            |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | ICR            | R             | Clear Interrupt.                                                         |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This register is set if any of the interrupts below are active. A read   |
  +      +                +               +                                                                          +
  |      |                |               | clears the ssi_txo_intr, ssi_rxu_intr, ssi_rxo_intr, and the ssi_mst_intr|
  +      +                +               +                                                                          +
  |      |                |               | interrupts. Writing to this register has no effect.                      |
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.20 DMACR       
""""""""""
- Name: DMA Control Register 
- Description: This register is only valid when SSI is configured with a set of DMA Controller 
  interface signals (SSI_HAS_DMA = 1). When SSI is not configured for DMA operation, this 
  register will not exist and writing to the register's address will have no effect; reading from this 
  register address will return zero. The register is used to enable the DMA Controller interface 
  operation.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x4c 
- Exists: SSI_HAS_DMA == 1 

.. table::  DMACR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:2 | RSVD_DMACR     | R             | DMACR Reserved bits - Read Only                                          |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 1    | TDMAE          | R/W           | Transmit DMA Enable.                                                     |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This bit enables/disables the transmit FIFO DMA channel.                 |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (DISABLE): Transmit DMA disabled                                     |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | 0x1 (ENABLED): Transmit DMA enabled                                      |                                                                                                                                                                                                                                              
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | 0    | RDMAE          | R/W           | Receive DMA Enable.                                                      |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This bit enables/disables the receive FIFO DMA channel                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Values:                                                                  |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | 0x0 (DISABLE): Receive DMA disabled                                      |                                                                                                                                                                                                                                              
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.21 DMATDLR       
""""""""""""
- Name: DMA Transmit Data Level 
- Description: This register is only valid when the SSI is configured with a set of DMA 
  interface signals (SSI_HAS_DMA = 1). When SSI is not configured for DMA operation, this 
  register will not exist and writing to its address will have no effect; reading from its address will 
  return zero.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x50 
- Exists: SSI_HAS_DMA == 1 

.. table::  DMATDLR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:y | RSVD_DMATDLR   | R             | DMATDLR Reserved bits - Read Only                                        |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Range Variable[y]: TX_ABW                                                |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | x:0  | DMATDL         | R/W           | Transmit Data Level.                                                     |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This bit field controls the level at which a DMA request is made by the  |
  +      +                +               +                                                                          +
  |      |                |               | transmit logic. It is equal to the watermark level; that is, the         |
  +      +                +               +                                                                          +
  |      |                |               | dma_tx_req signal is generated when the number of valid data entries in  |
  +      +                +               +                                                                          +   
  |      |                |               | the transmit FIFO is equal to or below this field value, and TDMAE = 1.  |
  +      +                +               +                                                                          +
  |      |                |               | For information on the DMATDL decode values, see the "Slave SPI and SSP  |
  +      +                +               +                                                                          +
  |      |                |               | Serial Transfers" section in the DW_apb_ssi Databook.                    |
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                
  |      |                |               | dma_tx_req is asserted when DMATDL or less data entries are present in   |
  +      +                +               +                                                                          +
  |      |                |               | the transmit FIFO                                                        |
  +      +                +               +                                                                          +
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Range Variable[x]: TX_ABW - 1                                            |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.22 DMARDLR       
""""""""""""
- Name: DMA Receive Data Level 
- Description: This register is only valid when SSI is configured with a set of DMA interface 
  signals (SSI_HAS_DMA = 1). When SSI is not configured for DMA operation, this register 
  will not exist and writing to its address will have no effect; reading from its address will return zero.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x54 
- Exists: SSI_HAS_DMA == 1 

.. table::  DMARDLR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:y | RRSVD_DMARDLR  | R             | DMARDLR Reserved bits - Read Only                                        |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Range Variable[y]: RX_ABW                                                |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | x:0  | DMATDL         | R/W           | Receive Data Level.                                                      |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | This bit field controls the level at which a DMA request is made by the  | 
  +      +                +               +                                                                          +                                      
  |      |                |               | receive logic. The watermark level = DMARDL+1; that is, dma_rx_req is    |
  +      +                +               +                                                                          +    
  |      |                |               | generated when the number of valid data entries in the receive FIFO      |
  +      +                +               +                                                                          + 
  |      |                |               | is equal to or above this field value + 1, and RDMAE=1. For information  |
  +      +                +               +                                                                          +   
  |      |                |               | on the DMARDL decode values, see the "Slave SPI and SSP Serial Transfers"|
  +      +                +               +                                                                          +   
  |      |                |               | section in the DW_apb_ssi Databook. dma_rx_req is asserted when DMARDL   |
  +      +                +               +                                                                          +
  |      |                |               | or more valid data entries are present in the receive FIFO.              |
  +      +                +               +                                                                          +                                                                                                                                                                                                                                   
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Range Variable[x]: RX_ABW - 1                                            |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.23 IDR       
""""""""
- Name: Identification Register 
- Description: This register contains the peripherals identification code, which is written into the 
  register at configuration time using coreConsultant.
- Reset Value: SSI_ID 
- Size: 32 bits 
- Offset: 0x58 
- Exists: Always 

.. table::  IDR Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:0 | IDCODE         | R             | Identification code.                                                     |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | The register contains the peripheral's identification code, which is     |
  +      +                +               +                                                                          +
  |      |                |               | written into the register at configuration time using CoreConsultant.    |                                                                                                                                                                                                                                                                                                                     
  +      +                +               +                                                                          +
  |      |                |               | Value After Reset: SSI_ID                                                |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.24 SSI_VERSION_ID        
"""""""""""""""""""
- Name: coreKit version ID Register 
- Description: This read-only register stores the specific SSI component version.
- Reset Value: SSI_VERSION_ID 
- Size: 32 bits 
- Offset: 0x5c 
- Exists: Always 

.. table::  SSI_VERSION_ID Register Fields

  +------+------------------+---------------+------------------------------------------------------------------------+
  | Bits | Name             | Memory Access | Description                                                            |                                                                                                                                                                                                                                                  
  +======+==================+===============+========================================================================+
  | 31:0 | SSI_COMP_VERSION | R             | Contains the hex representation of the Synopsys component version.     | 
  +      +                  +               +                                                                        +                                                                                    
  |      |                  |               | Consists of ASCII value for each number in the version, followed by    |
  +      +                  +               +                                                                        +
  |      |                  |               | \*\. For example 32_30_31_2A represents the version 2.01\*\.           |
  +      +                  +               +                                                                        +     
  |      |                  |               | Value After Reset: SSI_VERSION_ID                                      |                                                                                                                                                                                                                                                  
  +      +                  +               +                                                                        +                                                                                                                                                                                                                                                  
  |      |                  |               | Exists: Always                                                         |                                                                                                                                                                                                                                                  
  +------+------------------+---------------+------------------------------------------------------------------------+

2.25 DRx (for x = 0; x <= 35)        
"""""""""""""""""""""""""""""
- Name: Data Register x 
- Description: The SSI data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) 
  read/write buffer for the transmit/receive FIFOs. If the configuration parameter 
  SSI_MAX_XFER_SIZE is set to 32, then all 32 bits are valid, otherwise, only 16 bits ([15:0]) of the 
  register are valid. When the register is read, data in the receive FIFO buffer is accessed. When it is 
  written to, data are moved into the transmit FIFO buffer; a write can occur only when SSI_EN = 1. 
  FIFOs are reset when SSI_EN = 0.NOTE: The DR register in the SSI occupies thirty-six 32-bit 
  address locations of the memory map to facilitate AHB burst transfers. Writing to any of these 
  address locations has the same effect as pushing the data from the pwdata bus into the transmit FIFO. 
  Reading from any of these locations has the same effect as popping data from the receive FIFO onto 
  the prdata bus. The FIFO buffers on the SSI are not addressable.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0x60 
- Exists: Always 

.. table::  DRx Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:16| RSVD_DR        | R             | DR{i} Reserved bits - Read Only                                          |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Exists: SSI_MAX_XFER_SIZE == 16                                          |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+
  | x:0  | DR             | R/W           | Data Register. When writing to this register, you must rightjustify the  |
  +      +                +               +                                                                          +
  |      |                |               | data. Read data are automatically right-justified. If SSI_MAX_XFER_SIZE  | 
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                          
  |      |                |               | configuration parameter is set to 32, all 32 bits are valid. Otherwise,  |
  +      +                +               +                                                                          +
  |      |                |               | only 16 bits ([15:0]) of the register are valid. Read = Receive FIFO     |
  +      +                +               +                                                                          +
  |      |                |               | buffer Write = Transmit FIFO buffer.                                     |
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                                                                                       
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Volatile: true                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                 
  |      |                |               | Range Variable[x]: SSI_MAX_XFER_SIZE - 1                                 |                                                                                                                                                                                                                                                
  +------+----------------+---------------+--------------------------------------------------------------------------+

2.26 RX_SAMPLE_DLY        
""""""""""""""""""
- Name: RX Sample Delay Register 
- Description: This register is only valid when the SSI is configured with rxd sample delay 
  logic (SSI_HAS_RX_SAMPLE_DELAY==1). When the SSI is not configured with rxd 
  sample delay logic, this register will not exist and writing to its address location will have no effect; 
  reading from its address will return zero. 
  This register control the number of ssi_clk cycles that are delayed (from the default sample time) 
  before the actual sample of the rxd input occurs. It is impossible to write to this register when the 
  SSI is enabled. The SSI is enabled and disabled by writing to the SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0xf0 
- Exists: SSI_HAS_RX_SAMPLE_DELAY == 1 

.. table::  RX_SAMPLE_DLY Register Fields

  +------+-----------------------+---------------+-------------------------------------------------------------------+
  | Bits | Name                  | Memory Access | Description                                                       |                                                                                                                                                                                                                                                       
  +======+=======================+===============+===================================================================+
  | 31:8 | RSVD_RX_SAMPLE_DLY    | R             | SAMPLE_DLY Reserved bits - Read Only                              |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                       
  |      |                       |               | Value After Reset: 0x0                                            |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                       
  |      |                       |               | Exists: Always                                                    |                                                                                                                                                                                                                                                       
  +------+-----------------------+---------------+-------------------------------------------------------------------+
  | 7:0  | RSD                   | R/W           | Rxd Sample Delay.                                                 |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                      
  |      |                       |               | This register is used to delay the sample of the rxd input port.  | 
  +      +                       +               +                                                                   +
  |      |                       |               | Each value represents a single ssi_clk delay on the sample of rxd.| 
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                                                                                      
  |      |                       |               | **Note:** If this register is programmed with a value that exceeds|
  +      +                       +               +                                                                   +                                                                                                                                        
  |      |                       |               | the depth of the internal shift registers (SSI_RX_DLY_SR_DEPTH)   |
  +      +                       +               +                                                                   +
  |      |                       |               | zero delay will be applied to the rxd sample.                     |
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                                                               
  |      |                       |               | Value After Reset: 0x0                                            |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                       
  |      |                       |               | Exists: Always                                                    |                                                                                                                                                                                                                                                       
  +------+-----------------------+---------------+-------------------------------------------------------------------+

2.27 SPI_CTRLR0        
"""""""""""""""
- Name: SPI Control Register 
- Description: This register is valid only when SSI_SPI_MODE is either set to "Dual" or "Quad" or 
  "Octal" mode. This register is used to control the serial data transfer in SPI mode of operation. The 
  register is only relevant when SPI_FRF is set to either 01 or 10 or 11. It is not possible to write to this 
  register when the SSI is enabled (SSI_EN=1). The SSI is enabled and disabled by 
  writing to the SSIENR register.
- Reset Value: 0x00000200 
- Size: 32 bits 
- Offset: 0xf4 
- Exists: SSI_SPI_MODE != 0 

.. table::  SPI_CTRLR0 Register Fields

  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | Bits | Name              | Memory Access | Description                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +======+===================+===============+=======================================================================+
  | 31:19| RSVD_SPI_CTRLR0   | R             | SPI_CTRLR0 Reserved bits - Read Only                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 18   | SPI_RXDS_EN       | \*\ Varies    | Read data strobe enable bit.                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Once this bit is set to 1 SSI will use Read data strobe (rxd) to      |  
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  |      |                   |               | capture read data in DDR mode.                                        |
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Memory Access: "(SSI_HAS_RXDS==0) ? \\"Read-only\\":\\"read-write\\"" |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 17   | INST_DDR_EN       | \*\ Varies    | Instruction DDR Enable bit.                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | This will enable Dual-data rate transfer for Instruction phase.       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Memory Access: "(SSI_HAS_DDR==0) ? \\"Read-only\\":\\"read-write\\""  |   
  +------+-------------------+---------------+-----------------------------------------------------------------------+


.. table::

  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 16   | SPI_DDR_EN        | \*\ Varies    | SPI DDR Enable bit.                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | This will enable Dual-data rate transfers in Dual/Quad/Octal frame    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +
  |      |                   |               | formats of SPI.                                                       |
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Memory Access: "(SSI_HAS_DDR==0) ? \\"Read-only\\":\\"read-write\""   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 15:11| WAIT_CYCLES       | R/W           | Wait cycles                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Number of wait cycles in Dual/Quad/Octal mode between control frames  | 
  +      +                   +               +                                                                       +               
  |      |                   |               | transmit and data reception. This value is specified as number of     |
  +      +                   +               +                                                                       +
  |      |                   |               | SPI clock cycles. For information on the WAIT_CYCLES decode value, see|
  +      +                   +               +                                                                       + 
  |      |                   |               | "Read Operation in Enhanced SPI Modes" section in the SSI Databook.   | 
  +      +                   +               +                                                                       +   
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 10   | RSVD_SPI_CTRLR0_10| R             | CTRLR0_10 Reserved bits - Read Only                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Value After Reset: 0x0                                                | 
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+


.. table::

  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 9:8  | INST_L            | R/W           | Instruction Length                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Dual/Quad/Octal mode instruction length in bits.                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Values:                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | 0x0 (INST_L_0): 0-bit (No Instruction)                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | 0x1 (INST_L_1): 4-bit Instruction                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | 0x2 (INST_L_2): 8-bit Instruction                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | 0x3 (INST_L_3): 16-bit Instruction                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  |      |                   |               | Value After Reset: 0x2                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 7:6  |RSVD_SPI_CTRLR0_6_7| R             | CTRLR0_6_7 Reserved bits - Read Only                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+


.. table::

  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 5:2  | ADDR_L            | R/W           | Address Length.                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  |      |                   |               | This bit defines Length of Address to be transmitted. Only after this |
  +      +                   +               +                                                                       +
  |      |                   |               | much bits are programmed in to the FIFO the transfer can begin.       |
  +      +                   +               +                                                                       +
  |      |                   |               | For information on the ADDR_Ldecode value, see "Read Operation in     |
  +      +                   +               +                                                                       +
  |      |                   |               | Enhanced SPI Modes" section in the SSI Databook.                      |
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
  |      |                   |               | Values:                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | 0x0 (ADDR_L_0): 0-bit Address Width                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
  |      |                   |               | 0x1 (ADDR_L_1): 4-bit Address Width                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x2 (ADDR_L_2): 8-bit Address Width                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x3 (ADDR_L_3): 12-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x4 (ADDR_L_4): 16-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x5 (ADDR_L_5): 20-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x6 (ADDR_L_6): 24-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x7 (ADDR_L_7): 28-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x8 (ADDR_L_8): 32-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0x9 (ADDR_L_9): 36-bit Address Width                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0xa (ADDR_L_10): 40-bit Address Width                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0xb (ADDR_L_11): 44-bit Address Width                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0xc (ADDR_L_12): 48-bit Address Width                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0xd (ADDR_L_13): 52-bit Address Width                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0xe (ADDR_L_14): 56-bit Address Width                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | 0xf (ADDR_L_15): 60-bit Address Width                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | Value After Reset: 0x0                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | Exists: Always                                                        |   
  +------+-------------------+---------------+-----------------------------------------------------------------------+


.. table::
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
  +------+-------------------+---------------+-----------------------------------------------------------------------+
  | 1:0  | TRANS_TYPE        | R/W           | Address and instruction transfer format.                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | Selects whether SSI will transmit instruction/address either in       |
  +      +                   +               +                                                                       +
  |      |                   |               | Standard SPI mode or the SPI mode selected in CTRLR0.SPI_FRF field.   |
  +      +                   +               +                                                                       +
  |      |                   |               | 00 - Instruction and Address will be sent in Standard SPI Mode.       |
  +      +                   +               +                                                                       +
  |      |                   |               | 01 - Instruction will be sent in Standard SPI Mode and                |
  +      +                   +               +                                                                       +
  |      |                   |               | Address will be sent in the mode specified by CTRLR0.SPI_FRF.         |
  +      +                   +               +                                                                       +
  |      |                   |               | 10 - Both Instruction and Address will be sent in the mode specified  |
  +      +                   +               +                                                                       +
  |      |                   |               | by SPI_FRF. 11 - Reserved.                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
  +      +                   +               +                                                                       +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
  |      |                   |               | Exists: Always                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
  +------+-------------------+---------------+-----------------------------------------------------------------------+

2.28 TXD_DRIVE_EDGE         
"""""""""""""""""""
- Name: Transmit Drive Edge Register 
- Description: This Register is valid only when SSI_HAS_DDR is equal to 1. This register is used to 
  control the driving edge of TXD register in DDR mode. It is not possible to write to this register when 
  the SSI is enabled (SSI_EN=1). The SSI is enabled and disabled by writing to the 
  SSIENR register.
- Reset Value: 0x0 
- Size: 32 bits 
- Offset: 0xf8 
- Exists: SSI_HAS_DDR != 0 

.. table::  TXD_DRIVE_EDGE Register Fields

  +------+-----------------------+---------------+-------------------------------------------------------------------+
  | Bits | Name                  | Memory Access | Description                                                       |                                                                                                                                                                                                                                                       
  +======+=======================+===============+===================================================================+
  | 31:8 | RRSVD_TXD_D           | R             | DRIVE_EDGE Reserved bits - Read Only                              |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +  
  |      | RIVE_EDGE             |               |                                                                   |                                                                                                                                                                                                                                                     
  |      |                       |               | Value After Reset: 0x0                                            |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                       
  |      |                       |               | Exists: Always                                                    |                                                                                                                                                                                                                                                       
  +------+-----------------------+---------------+-------------------------------------------------------------------+
  | 7:0  | TDE                   | R/W           | TXD Drive edge - value of which decides the driving edge of tramit| 
  +      +                       +               +                                                                   +  
  |      |                       |               | data. The maximum value of this regster is = (BAUDR/2) -1.        |
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                                                                                
  |      |                       |               | Value After Reset: 0x0                                            |                                                                                                                                                                                                                                                       
  +      +                       +               +                                                                   +                                                                                                                                                                                                                                                       
  |      |                       |               | Exists: Always                                                    |                                                                                                                                                                                                                                                       
  +------+-----------------------+---------------+-------------------------------------------------------------------+

2.29 RSVD          
"""""""""
- Name: RSVD - Reserved address location 
- Description: RSVD - Reserved address location. 
- Size: 32 bits 
- Offset: 0xfc 
- Exists: Always 

.. table::  RSVD Register Fields

  +------+----------------+---------------+--------------------------------------------------------------------------+
  | Bits | Name           | Memory Access | Description                                                              |                                                                                                                                                                                                                                                
  +======+================+===============+==========================================================================+
  | 31:0 | RSVD           | R             | RSVD 31to0 Reserved address location                                     |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                               
  |      |                |               | Value After Reset: 0x0                                                   |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Exists: Always                                                           |                                                                                                                                                                                                                                                
  +      +                +               +                                                                          +                                                                                                                                                                                                                                                
  |      |                |               | Volatile: true                                                           |    
  +------+----------------+---------------+--------------------------------------------------------------------------+
