
---------- Begin Simulation Statistics ----------
final_tick                                90599015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691644                       # Number of bytes of host memory used
host_op_rate                                   186920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   536.04                       # Real time elapsed on the host
host_tick_rate                              169014355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090599                       # Number of seconds simulated
sim_ticks                                 90599015500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.684970                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095717                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2102340                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81390                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728430                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                334                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             850                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              516                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478925                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65524                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          211                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196967                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.811980                       # CPI: cycles per instruction
system.cpu.discardedOps                        191342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42611621                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403475                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001767                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47573573                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.551882                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        181198031                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531866     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693523     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950840     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196967                       # Class of committed instruction
system.cpu.tickCycles                       133624458                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   127                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4335                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1487544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2975599                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            467                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111079                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56792                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136101                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19972224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19972224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200987                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082691750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854757500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            953161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1490634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          164945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           534894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          534894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       952411                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4461851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4463654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    183479040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              183546432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168338                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1656393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1651591     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4802      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1656393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2867657500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2230959496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1125000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1286985                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1287064                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data             1286985                       # number of overall hits
system.l2.overall_hits::total                 1287064                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200320                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200991                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            200320                       # number of overall misses
system.l2.overall_misses::total                200991                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16912373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16965209000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16912373000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16965209000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487305                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488055                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487305                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488055                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.134687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.134687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78742.175857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84426.782149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84407.804330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78742.175857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84426.782149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84407.804330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111079                       # number of writebacks
system.l2.writebacks::total                    111079                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200987                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46126000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14908941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14955067500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46126000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14908941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14955067500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.134684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.134684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135067                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68742.175857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74427.112662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74408.133362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68742.175857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74427.112662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74408.133362                       # average overall mshr miss latency
system.l2.replacements                         168338                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1379555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1379555                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1379555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1379555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            398793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                398793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11815992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11815992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        534894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            534894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.254445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.254445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86817.822793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86817.822793                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10454982500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10454982500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.254445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.254445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76817.822793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76817.822793                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78742.175857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78742.175857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46126000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46126000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68742.175857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68742.175857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        888192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            888192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5096380500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5096380500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       952411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        952411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79359.387409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79359.387409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4453959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4453959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69360.102780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69360.102780                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31963.045777                       # Cycle average of tags in use
system.l2.tags.total_refs                     2971260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.774596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.044984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.743846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31839.256947                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23971218                       # Number of tag accesses
system.l2.tags.data_accesses                 23971218                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111079                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111079                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            474001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141505114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141979115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       474001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           474001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       78467254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78467254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       78467254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           474001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141505114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            220446369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003591094500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111079                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111079                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2895208000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6663226750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14406.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33156.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137338                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69598                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200987                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111079                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.048977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.276606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.589739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69567     66.21%     66.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14290     13.60%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2487      2.37%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1840      1.75%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9701      9.23%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          477      0.45%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          595      0.57%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      0.39%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5700      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105069                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.245936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.787288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.260686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6478     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           39      0.59%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          124      1.87%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.715382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4337     65.28%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.51%     65.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2111     31.77%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.30%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7107648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   90598884000                       # Total gap between requests
system.mem_ctrls.avgGap                     290319.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7107648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 474000.735692321032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141486747.171110242605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78451713.418453201652                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111079                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18630750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6644596000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2136744338000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27765.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33170.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19236258.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            373707600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            198603735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716870280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287695080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7151336400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23238660030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15220624320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47187497445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.838965                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  39331753000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3025100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48242162500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            376577880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            200133120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717991260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292022460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7151336400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23531588160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14973948000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47243597280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.458175                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38689142250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3025100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48884773250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9665713                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9665713                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9665713                       # number of overall hits
system.cpu.icache.overall_hits::total         9665713                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          750                       # number of overall misses
system.cpu.icache.overall_misses::total           750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55561000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55561000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55561000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55561000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9666463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9666463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9666463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9666463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74081.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74081.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74081.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74081.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          303                       # number of writebacks
system.cpu.icache.writebacks::total               303                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54811000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54811000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73081.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73081.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73081.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73081.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    303                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9665713                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9665713                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55561000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55561000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9666463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9666463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74081.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74081.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73081.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73081.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.548381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9666463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               750                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12888.617333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.548381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19333676                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19333676                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50536885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50536885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50536998                       # number of overall hits
system.cpu.dcache.overall_hits::total        50536998                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1541687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1541687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1549984                       # number of overall misses
system.cpu.dcache.overall_misses::total       1549984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35122868478                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35122868478                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35122868478                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35122868478                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086982                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22782.100697                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22782.100697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22660.149058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22660.149058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       221357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9298                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.806948                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1379555                       # number of writebacks
system.cpu.dcache.writebacks::total           1379555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1479014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1479014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487305                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32108209499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32108209499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32760867904                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32760867904                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028554                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028554                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21709.199169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21709.199169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22027.000450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22027.000450                       # average overall mshr miss latency
system.cpu.dcache.replacements                1487241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40183357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40183357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       944898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        944898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16230389499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16230389499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17176.869354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17176.869354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       944120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       944120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15270565499                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15270565499                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16174.390437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16174.390437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10353528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10353528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       596789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       596789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18892478979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18892478979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.054500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.054500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31656.882045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31656.882045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61895                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61895                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       534894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       534894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16837644000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16837644000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31478.468631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31478.468631                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          113                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           113                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8297                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8297                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.986564                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.986564                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8291                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8291                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    652658405                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    652658405                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985850                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985850                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78718.900615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78718.900615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.994364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.978958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.994364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105661421                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105661421                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  90599015500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
