Source Block: hdl/library/axi_jesd_gt/axi_jesd_gt.v@273:283@HdlIdDef
  // internal signals

  wire    [  8:0]                               up_status_extn_s;
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;
  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];
  wire                                          up_drp_ready_gt_s[15:0];

Diff Content:
- 278   wire    [  8:0]                               tx_rst_done_extn_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@271:281
  wire                                          up_drp_rst;

  // internal signals

  wire    [  8:0]                               up_status_extn_s;
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;

Clone Blocks 2:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@272:282

  // internal signals

  wire    [  8:0]                               up_status_extn_s;
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;
  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];

Clone Blocks 3:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@277:287
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;
  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];
  wire                                          up_drp_ready_gt_s[15:0];
  wire    [  7:0]                               up_drp_rxrate_gt_s[15:0];
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_data_p_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_data_n_s;
  wire    [((PCORE_NUM_OF_LANES*32)-1):0]       rx_data_s;

Clone Blocks 4:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@270:280
  wire                                          up_clk;
  wire                                          up_drp_rst;

  // internal signals

  wire    [  8:0]                               up_status_extn_s;
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;

Clone Blocks 5:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@276:286
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;
  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];
  wire                                          up_drp_ready_gt_s[15:0];
  wire    [  7:0]                               up_drp_rxrate_gt_s[15:0];
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_data_p_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_data_n_s;

Clone Blocks 6:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@274:284

  wire    [  8:0]                               up_status_extn_s;
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;
  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];
  wire                                          up_drp_ready_gt_s[15:0];
  wire    [  7:0]                               up_drp_rxrate_gt_s[15:0];

Clone Blocks 7:
hdl/library/axi_jesd_gt/axi_jesd_gt.v@275:285
  wire    [  8:0]                               up_status_extn_s;
  wire    [  8:0]                               rx_rst_done_extn_s;
  wire    [  8:0]                               rx_pll_locked_extn_s;
  wire    [  8:0]                               tx_rst_done_extn_s;
  wire    [  8:0]                               tx_pll_locked_extn_s;
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;
  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;
  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];
  wire                                          up_drp_ready_gt_s[15:0];
  wire    [  7:0]                               up_drp_rxrate_gt_s[15:0];
  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_data_p_s;

