// Seed: 3139365543
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4
);
  tri id_6;
  for (id_7 = 1; 1'd0; id_6 = id_7) always $display(1, id_4, id_3);
  module_0 modCall_1 (id_7);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  buf primCall (id_3, id_2);
  module_0 modCall_1 (id_2);
  assign modCall_1.id_1 = 0;
endmodule
