09:41:56 DEBUG : Logs will be stored at 'C:/Vivado_Projects/FFT_FPGA/vitis/IDE.log'.
09:42:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado_Projects\FFT_FPGA\vitis\temp_xsdb_launch_script.tcl
09:42:01 INFO  : Registering command handlers for Vitis TCF services
09:42:02 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

09:42:02 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.
'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

09:42:02 INFO  : Platform repository initialization has completed.
09:42:07 INFO  : XSCT server has started successfully.
09:42:13 INFO  : plnx-install-location is set to ''
09:42:13 INFO  : Successfully done setting XSCT server connection channel  
09:42:13 INFO  : Successfully done query RDI_DATADIR 
09:42:13 INFO  : Successfully done setting workspace for the tool. 
09:46:30 INFO  : Result from executing command 'getProjects': FFT_sw
09:46:30 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
09:47:09 INFO  : Result from executing command 'getProjects': FFT_sw
09:47:09 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
10:27:49 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:49:55 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:52:37 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:00:27 DEBUG : Logs will be stored at 'C:/Vivado_Projects/FFT_FPGA/vitis/IDE.log'.
17:00:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado_Projects\FFT_FPGA\vitis\temp_xsdb_launch_script.tcl
17:00:28 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

17:00:28 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

17:00:28 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

17:00:33 INFO  : Registering command handlers for Vitis TCF services
17:00:33 INFO  : Platform repository initialization has completed.
17:00:34 INFO  : XSCT server has started successfully.
17:00:34 INFO  : plnx-install-location is set to ''
17:00:34 INFO  : Successfully done setting XSCT server connection channel  
17:00:45 INFO  : Successfully done setting workspace for the tool. 
17:00:45 INFO  : Successfully done query RDI_DATADIR 
17:01:48 INFO  : Result from executing command 'getProjects': FFT_sw
17:01:48 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:01:49 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:55 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:02:55 INFO  : 'jtag frequency' command is executed.
17:02:55 INFO  : Context for 'APU' is selected.
17:02:55 INFO  : System reset is completed.
17:02:58 INFO  : 'after 3000' command is executed.
17:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:03:01 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:03:01 INFO  : Context for 'APU' is selected.
17:03:01 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:01 INFO  : Context for 'APU' is selected.
17:03:01 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:03:01 INFO  : 'ps7_init' command is executed.
17:03:01 INFO  : 'ps7_post_config' command is executed.
17:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:02 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:02 INFO  : 'con' command is executed.
17:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:02 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\debugger_vdma_zed-default.tcl'
17:03:51 INFO  : Disconnected from the channel tcfchan#3.
17:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:52 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:03:52 INFO  : 'jtag frequency' command is executed.
17:03:55 INFO  : Context for 'APU' is selected.
17:03:55 INFO  : System reset is completed.
17:03:58 INFO  : 'after 3000' command is executed.
17:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:04:01 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:04:01 INFO  : Context for 'APU' is selected.
17:04:01 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:01 INFO  : Context for 'APU' is selected.
17:04:01 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:04:02 INFO  : 'ps7_init' command is executed.
17:04:02 INFO  : 'ps7_post_config' command is executed.
17:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:03 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:03 INFO  : 'con' command is executed.
17:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:03 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\debugger_vdma_zed-default.tcl'
17:10:02 INFO  : Disconnected from the channel tcfchan#4.
17:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:03 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:10:03 INFO  : 'jtag frequency' command is executed.
17:10:03 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : System reset is completed.
17:10:06 INFO  : 'after 3000' command is executed.
17:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:10:08 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:10:08 INFO  : Context for 'APU' is selected.
17:10:08 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:08 INFO  : Context for 'APU' is selected.
17:10:08 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:10:09 INFO  : 'ps7_init' command is executed.
17:10:09 INFO  : 'ps7_post_config' command is executed.
17:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:10 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:10 INFO  : 'con' command is executed.
17:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:10 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\debugger_vdma_zed-default.tcl'
17:10:59 INFO  : Disconnected from the channel tcfchan#5.
17:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:11:01 INFO  : 'jtag frequency' command is executed.
17:11:01 INFO  : Context for 'APU' is selected.
17:11:01 INFO  : System reset is completed.
17:11:04 INFO  : 'after 3000' command is executed.
17:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:11:06 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:11:06 INFO  : Context for 'APU' is selected.
17:11:06 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:06 INFO  : Context for 'APU' is selected.
17:11:06 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:11:07 INFO  : 'ps7_init' command is executed.
17:11:07 INFO  : 'ps7_post_config' command is executed.
17:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:08 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:08 INFO  : 'con' command is executed.
17:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:08 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\debugger_vdma_zed-default.tcl'
17:15:14 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:16:13 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:16:19 INFO  : Disconnected from the channel tcfchan#6.
17:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:16:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:17:12 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:18:12 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:12 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:18:12 INFO  : 'jtag frequency' command is executed.
17:18:12 INFO  : Context for 'APU' is selected.
17:18:12 INFO  : System reset is completed.
17:18:15 INFO  : 'after 3000' command is executed.
17:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:18:18 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:18:18 INFO  : Context for 'APU' is selected.
17:18:18 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:18 INFO  : Context for 'APU' is selected.
17:18:18 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:18:18 INFO  : 'ps7_init' command is executed.
17:18:18 INFO  : 'ps7_post_config' command is executed.
17:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:19 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:19 INFO  : 'con' command is executed.
17:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:19 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:20:17 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:20:47 INFO  : Disconnected from the channel tcfchan#7.
17:20:48 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:21:48 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:51 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:21:51 INFO  : 'jtag frequency' command is executed.
17:21:51 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : System reset is completed.
17:21:54 INFO  : 'after 3000' command is executed.
17:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:21:57 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:21:57 INFO  : Context for 'APU' is selected.
17:21:57 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:57 INFO  : Context for 'APU' is selected.
17:21:57 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:21:57 INFO  : 'ps7_init' command is executed.
17:21:57 INFO  : 'ps7_post_config' command is executed.
17:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:58 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:58 INFO  : 'con' command is executed.
17:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:58 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:27:59 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:28:21 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:28:38 INFO  : Disconnected from the channel tcfchan#9.
17:28:54 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:29:54 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:57 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:29:57 INFO  : 'jtag frequency' command is executed.
17:29:57 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : System reset is completed.
17:30:00 INFO  : 'after 3000' command is executed.
17:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:30:02 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:30:02 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:02 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:30:03 INFO  : 'ps7_init' command is executed.
17:30:03 INFO  : 'ps7_post_config' command is executed.
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : 'con' command is executed.
17:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:03 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:32:52 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:33:15 INFO  : Disconnected from the channel tcfchan#11.
17:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:16 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:33:16 INFO  : 'jtag frequency' command is executed.
17:33:16 INFO  : Context for 'APU' is selected.
17:33:16 INFO  : System reset is completed.
17:33:19 INFO  : 'after 3000' command is executed.
17:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:33:21 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:33:21 INFO  : Context for 'APU' is selected.
17:33:21 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:33:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:21 INFO  : Context for 'APU' is selected.
17:33:21 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:33:22 INFO  : 'ps7_init' command is executed.
17:33:22 INFO  : 'ps7_post_config' command is executed.
17:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:22 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:22 INFO  : 'con' command is executed.
17:33:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:22 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:37:41 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:38:07 INFO  : Disconnected from the channel tcfchan#13.
17:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:38:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:38:44 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:39:44 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:44 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:39:44 INFO  : 'jtag frequency' command is executed.
17:39:44 INFO  : Context for 'APU' is selected.
17:39:44 INFO  : System reset is completed.
17:39:47 INFO  : 'after 3000' command is executed.
17:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:39:49 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:39:49 INFO  : Context for 'APU' is selected.
17:39:49 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:49 INFO  : Context for 'APU' is selected.
17:39:49 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:39:50 INFO  : 'ps7_init' command is executed.
17:39:50 INFO  : 'ps7_post_config' command is executed.
17:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:50 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:50 INFO  : 'con' command is executed.
17:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:50 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:41:02 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:41:36 INFO  : Disconnected from the channel tcfchan#15.
17:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:41:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:42:00 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:42:59 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:00 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:43:00 INFO  : 'jtag frequency' command is executed.
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : System reset is completed.
17:43:03 INFO  : 'after 3000' command is executed.
17:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:43:05 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:43:05 INFO  : Context for 'APU' is selected.
17:43:05 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:05 INFO  : Context for 'APU' is selected.
17:43:05 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:43:06 INFO  : 'ps7_init' command is executed.
17:43:06 INFO  : 'ps7_post_config' command is executed.
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : 'con' command is executed.
17:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:06 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:48:06 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:48:20 INFO  : Disconnected from the channel tcfchan#17.
17:48:31 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:49:31 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:34 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:49:34 INFO  : 'jtag frequency' command is executed.
17:49:34 INFO  : Context for 'APU' is selected.
17:49:34 INFO  : System reset is completed.
17:49:37 INFO  : 'after 3000' command is executed.
17:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:49:39 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:49:39 INFO  : Context for 'APU' is selected.
17:49:39 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:39 INFO  : Context for 'APU' is selected.
17:49:39 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:49:40 INFO  : 'ps7_init' command is executed.
17:49:40 INFO  : 'ps7_post_config' command is executed.
17:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:40 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:40 INFO  : 'con' command is executed.
17:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:40 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:54:07 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:54:49 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
17:55:02 INFO  : Disconnected from the channel tcfchan#19.
17:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:20 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:55:20 INFO  : 'jtag frequency' command is executed.
17:55:20 INFO  : Context for 'APU' is selected.
17:55:20 INFO  : System reset is completed.
17:55:23 INFO  : 'after 3000' command is executed.
17:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:55:25 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:55:25 INFO  : Context for 'APU' is selected.
17:55:25 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:25 INFO  : Context for 'APU' is selected.
17:55:25 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:55:26 INFO  : 'ps7_init' command is executed.
17:55:26 INFO  : 'ps7_post_config' command is executed.
17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:26 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:27 INFO  : 'con' command is executed.
17:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:27 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
17:55:45 INFO  : Disconnected from the channel tcfchan#21.
17:55:46 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:56:46 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:49 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
17:56:49 INFO  : 'jtag frequency' command is executed.
17:56:49 INFO  : Context for 'APU' is selected.
17:56:49 INFO  : System reset is completed.
17:56:52 INFO  : 'after 3000' command is executed.
17:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
17:56:54 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
17:56:54 INFO  : Context for 'APU' is selected.
17:56:54 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
17:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:54 INFO  : Context for 'APU' is selected.
17:56:54 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
17:56:54 INFO  : 'ps7_init' command is executed.
17:56:55 INFO  : 'ps7_post_config' command is executed.
17:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:55 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:55 INFO  : 'con' command is executed.
17:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:55 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
18:08:15 INFO  : Disconnected from the channel tcfchan#22.
18:08:25 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

18:08:39 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
18:09:24 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
18:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:28 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
18:09:28 INFO  : 'jtag frequency' command is executed.
18:09:28 INFO  : Context for 'APU' is selected.
18:09:28 INFO  : System reset is completed.
18:09:31 INFO  : 'after 3000' command is executed.
18:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
18:09:34 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
18:09:34 INFO  : Context for 'APU' is selected.
18:09:34 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
18:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:34 INFO  : Context for 'APU' is selected.
18:09:34 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
18:09:34 INFO  : 'ps7_init' command is executed.
18:09:34 INFO  : 'ps7_post_config' command is executed.
18:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:35 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:35 INFO  : 'con' command is executed.
18:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:35 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
18:10:17 INFO  : Disconnected from the channel tcfchan#23.
18:11:59 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
18:12:29 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
18:25:47 INFO  : Result from executing command 'getProjects': FFT_sw
18:25:47 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
18:25:48 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
18:26:11 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
18:27:45 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
18:27:52 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
19:03:23 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
19:04:33 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

19:05:32 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
19:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:35 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
19:05:35 INFO  : 'jtag frequency' command is executed.
19:05:35 INFO  : Context for 'APU' is selected.
19:05:35 INFO  : System reset is completed.
19:05:38 INFO  : 'after 3000' command is executed.
19:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
19:05:41 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
19:05:41 INFO  : Context for 'APU' is selected.
19:05:41 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
19:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:41 INFO  : Context for 'APU' is selected.
19:05:41 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
19:05:41 INFO  : 'ps7_init' command is executed.
19:05:41 INFO  : 'ps7_post_config' command is executed.
19:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:41 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:42 INFO  : 'con' command is executed.
19:05:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:42 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
19:07:07 WARN  : channel "tcfchan#26" closed
19:07:26 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
19:07:55 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

19:08:55 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
19:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:58 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
19:08:58 INFO  : 'jtag frequency' command is executed.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : System reset is completed.
19:09:01 INFO  : 'after 3000' command is executed.
19:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
19:09:03 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
19:09:03 INFO  : Context for 'APU' is selected.
19:09:03 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
19:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:03 INFO  : Context for 'APU' is selected.
19:09:03 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
19:09:04 INFO  : 'ps7_init' command is executed.
19:09:04 INFO  : 'ps7_post_config' command is executed.
19:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:04 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:04 INFO  : 'con' command is executed.
19:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:04 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
19:36:21 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
19:39:44 INFO  : No changes in MSS file content so sources will not be generated.
20:19:52 INFO  : Result from executing command 'getProjects': FFT_sw
20:19:52 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:19:54 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
20:25:11 INFO  : Result from executing command 'getProjects': FFT_sw
20:25:11 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:25:11 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
20:30:00 INFO  : No changes in MSS file content so sources will not be generated.
20:32:06 INFO  : No changes in MSS file content so sources will not be generated.
20:37:06 INFO  : No changes in MSS file content so sources will not be generated.
20:38:25 INFO  : No changes in MSS file content so sources will not be generated.
20:38:36 INFO  : Result from executing command 'getProjects': FFT_sw
20:38:36 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:38:37 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
20:40:39 INFO  : Result from executing command 'removePlatformRepo': 
20:41:00 INFO  : No changes in MSS file content so sources will not be generated.
20:42:01 INFO  : Result from executing command 'getProjects': FFT_sw
20:42:01 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:42:02 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
20:50:41 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
20:52:54 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
20:53:34 INFO  : Disconnected from the channel tcfchan#28.
20:53:35 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

20:54:34 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
20:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:37 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
20:54:37 INFO  : 'jtag frequency' command is executed.
20:54:37 INFO  : Context for 'APU' is selected.
20:54:37 INFO  : System reset is completed.
20:54:40 INFO  : 'after 3000' command is executed.
20:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
20:54:43 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
20:54:43 INFO  : Context for 'APU' is selected.
20:54:43 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
20:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:43 INFO  : Context for 'APU' is selected.
20:54:43 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
20:54:43 INFO  : 'ps7_init' command is executed.
20:54:43 INFO  : 'ps7_post_config' command is executed.
20:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:43 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:44 INFO  : 'con' command is executed.
20:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:44 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
20:55:19 INFO  : Disconnected from the channel tcfchan#35.
21:01:07 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
21:02:17 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
21:02:26 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:23:53 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:25:46 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:27:10 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:30:24 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:30:55 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:34:27 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:34:47 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
00:37:43 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

00:38:42 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
00:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:46 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
00:38:46 INFO  : 'jtag frequency' command is executed.
00:38:46 INFO  : Context for 'APU' is selected.
00:38:46 INFO  : System reset is completed.
00:38:49 INFO  : 'after 3000' command is executed.
00:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
00:38:51 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
00:38:51 INFO  : Context for 'APU' is selected.
00:38:51 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
00:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:51 INFO  : Context for 'APU' is selected.
00:38:51 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
00:38:52 INFO  : 'ps7_init' command is executed.
00:38:52 INFO  : 'ps7_post_config' command is executed.
00:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:53 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:53 INFO  : 'con' command is executed.
00:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:38:53 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
00:39:14 INFO  : Disconnected from the channel tcfchan#40.
01:06:21 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:08:22 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:08:41 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:09:19 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

01:10:18 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
01:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:21 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
01:10:21 INFO  : 'jtag frequency' command is executed.
01:10:21 INFO  : Context for 'APU' is selected.
01:10:21 INFO  : System reset is completed.
01:10:24 INFO  : 'after 3000' command is executed.
01:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
01:10:27 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
01:10:27 INFO  : Context for 'APU' is selected.
01:10:27 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
01:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:27 INFO  : Context for 'APU' is selected.
01:10:27 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
01:10:27 INFO  : 'ps7_init' command is executed.
01:10:27 INFO  : 'ps7_post_config' command is executed.
01:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:28 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:28 INFO  : 'con' command is executed.
01:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:10:28 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
01:11:57 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:12:31 INFO  : Disconnected from the channel tcfchan#42.
01:12:40 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:13:03 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

01:14:02 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
01:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:05 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
01:14:05 INFO  : 'jtag frequency' command is executed.
01:14:05 INFO  : Context for 'APU' is selected.
01:14:05 INFO  : System reset is completed.
01:14:08 INFO  : 'after 3000' command is executed.
01:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
01:14:11 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
01:14:11 INFO  : Context for 'APU' is selected.
01:14:11 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
01:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:11 INFO  : Context for 'APU' is selected.
01:14:11 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
01:14:11 INFO  : 'ps7_init' command is executed.
01:14:11 INFO  : 'ps7_post_config' command is executed.
01:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:12 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:12 INFO  : 'con' command is executed.
01:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:14:12 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
01:19:56 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:20:36 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:21:02 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
01:25:32 INFO  : Disconnected from the channel tcfchan#45.
10:16:36 DEBUG : Logs will be stored at 'C:/Vivado_Projects/FFT_FPGA/vitis/IDE.log'.
10:16:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado_Projects\FFT_FPGA\vitis\temp_xsdb_launch_script.tcl
10:16:37 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:16:37 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:16:37 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:16:41 INFO  : XSCT server has started successfully.
10:16:41 INFO  : plnx-install-location is set to ''
10:16:41 INFO  : Successfully done setting XSCT server connection channel  
10:16:41 INFO  : Successfully done setting workspace for the tool. 
10:16:43 INFO  : Platform repository initialization has completed.
10:16:43 INFO  : Registering command handlers for Vitis TCF services
10:16:51 INFO  : Successfully done query RDI_DATADIR 
10:28:47 INFO  : Result from executing command 'getProjects': FFT_sw
10:28:47 INFO  : Result from executing command 'getPlatforms': FFT_sw|C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/FFT_sw.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
10:28:47 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:36:31 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:39:54 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:40:21 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:40:45 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:44:21 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:47:35 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

10:48:34 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
10:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:38 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
10:48:38 INFO  : 'jtag frequency' command is executed.
10:48:38 INFO  : Context for 'APU' is selected.
10:48:38 INFO  : System reset is completed.
10:48:41 INFO  : 'after 3000' command is executed.
10:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
10:48:44 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
10:48:44 INFO  : Context for 'APU' is selected.
10:48:44 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
10:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:44 INFO  : Context for 'APU' is selected.
10:48:44 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
10:48:44 INFO  : 'ps7_init' command is executed.
10:48:44 INFO  : 'ps7_post_config' command is executed.
10:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:46 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:46 INFO  : 'con' command is executed.
10:48:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:46 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
10:50:57 INFO  : Checking for BSP changes to sync application flags for project 'vDMA_zed'...
10:51:28 INFO  : Disconnected from the channel tcfchan#3.
10:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:29 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
10:51:29 INFO  : 'jtag frequency' command is executed.
10:51:29 INFO  : Context for 'APU' is selected.
10:51:29 INFO  : System reset is completed.
10:51:32 INFO  : 'after 3000' command is executed.
10:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
10:51:34 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
10:51:34 INFO  : Context for 'APU' is selected.
10:51:34 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
10:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:34 INFO  : Context for 'APU' is selected.
10:51:34 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
10:51:34 INFO  : 'ps7_init' command is executed.
10:51:34 INFO  : 'ps7_post_config' command is executed.
10:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:35 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:36 INFO  : 'con' command is executed.
10:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:36 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
10:51:50 INFO  : Disconnected from the channel tcfchan#5.
10:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:51 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
10:51:51 INFO  : 'jtag frequency' command is executed.
10:51:51 INFO  : Context for 'APU' is selected.
10:51:51 INFO  : System reset is completed.
10:51:54 INFO  : 'after 3000' command is executed.
10:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
10:51:56 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
10:51:56 INFO  : Context for 'APU' is selected.
10:51:56 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
10:51:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:56 INFO  : Context for 'APU' is selected.
10:51:56 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
10:51:56 INFO  : 'ps7_init' command is executed.
10:51:56 INFO  : 'ps7_post_config' command is executed.
10:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:57 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:58 INFO  : 'con' command is executed.
10:51:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:58 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
10:52:10 INFO  : Disconnected from the channel tcfchan#6.
10:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:10 INFO  : Jtag cable 'Digilent Zed 210248B77E41' is selected.
10:52:10 INFO  : 'jtag frequency' command is executed.
10:52:10 INFO  : Context for 'APU' is selected.
10:52:10 INFO  : System reset is completed.
10:52:13 INFO  : 'after 3000' command is executed.
10:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}' command is executed.
10:52:16 INFO  : Device configured successfully with "C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit"
10:52:16 INFO  : Context for 'APU' is selected.
10:52:16 INFO  : Hardware design and registers information is loaded from 'C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa'.
10:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:16 INFO  : Context for 'APU' is selected.
10:52:16 INFO  : Sourcing of 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl' is done.
10:52:16 INFO  : 'ps7_init' command is executed.
10:52:16 INFO  : 'ps7_post_config' command is executed.
10:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:17 INFO  : The application 'C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B77E41" && level==0 && jtag_device_ctx=="jsn-Zed-210248B77E41-23727093-0"}
fpga -file C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado_Projects/FFT_FPGA/vitis/FFT_sw/export/FFT_sw/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado_Projects/FFT_FPGA/vitis/vDMA_zed/Debug/vDMA_zed.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:18 INFO  : 'con' command is executed.
10:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:18 INFO  : Launch script is exported to file 'C:\Vivado_Projects\FFT_FPGA\vitis\vDMA_zed_system\_ide\scripts\systemdebugger_vdma_zed_system_standalone.tcl'
