# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 18:15:57  augustus 16, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Array_readout_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Array_readout
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:15:57  AUGUSTUS 16, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE spi_master.vhd
set_global_assignment -name VHDL_FILE SPI_buffer_sender.vhd
set_global_assignment -name VHDL_FILE serial_counter.vhd
set_global_assignment -name VHDL_FILE controller.vhd
set_global_assignment -name VHDL_FILE Array_readout.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AF25 -to CLEAR
set_location_assignment PIN_Y2 -to CLK
set_location_assignment PIN_AE22 -to LOAD
set_location_assignment PIN_AG26 -to RST_chip
set_location_assignment PIN_AC22 -to SI_d
set_location_assignment PIN_AE21 -to SI_w
set_location_assignment PIN_AH26 -to SOX[15]
set_location_assignment PIN_AG23 -to SOX[14]
set_location_assignment PIN_AF26 -to SOX[13]
set_location_assignment PIN_AE24 -to SOX[12]
set_location_assignment PIN_AE25 -to SOX[11]
set_location_assignment PIN_AD25 -to SOX[10]
set_location_assignment PIN_AD22 -to SOX[9]
set_location_assignment PIN_AF21 -to SOX[8]
set_location_assignment PIN_AF22 -to SOX[7]
set_location_assignment PIN_AG25 -to SOX[6]
set_location_assignment PIN_AH25 -to SOX[5]
set_location_assignment PIN_AG22 -to SOX[4]
set_location_assignment PIN_AH22 -to SOX[3]
set_location_assignment PIN_AE20 -to SOX[2]
set_location_assignment PIN_AF20 -to SOX[1]
set_location_assignment PIN_AH23 -to SOX[0]
set_location_assignment PIN_J10 -to SPI_CS_N[0]
set_location_assignment PIN_H13 -to SPI_MISO
set_location_assignment PIN_J14 -to SPI_MOSI
set_location_assignment PIN_H14 -to SPI_SCLK
set_location_assignment PIN_AE23 -to CLK_chip
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
set_global_assignment -name CDF_FILE output_files/Chain4.cdf
set_global_assignment -name VHDL_FILE test_chip.vhd
set_global_assignment -name VHDL_FILE test_setup.vhd
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_instance_assignment -name IO_STANDARD "1.5 V" -to CLEAR
set_instance_assignment -name IO_STANDARD "1.5 V" -to LOAD
set_instance_assignment -name IO_STANDARD "1.5 V" -to RST_chip
set_instance_assignment -name IO_STANDARD "1.5 V" -to SI_d
set_instance_assignment -name IO_STANDARD "1.5 V" -to SI_w
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[15]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[14]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[13]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[12]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[11]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[10]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[9]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[8]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[7]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[6]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[5]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[4]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[3]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[2]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[1]
set_instance_assignment -name IO_STANDARD "1.5 V" -to SOX[0]
set_instance_assignment -name IO_STANDARD "1.5 V" -to CLK_chip
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_CS_N[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_MISO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_MOSI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_SCLK
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top