Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/fpga_arch_parse","auto_openfpga/basic/fpga_basic_elements","auto_openfpga/basic/initial_placement","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/clock_tree_insertion","auto_openfpga/clock_tree/connection_patterns","auto_openfpga/clock_tree/create_clock_tree","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/module_partition","auto_openfpga/partition/netlist_to_graph","auto_openfpga/partition/sg_execution_times","auto_openfpga/partition/switch_partition_01","auto_openfpga/partition/switch_partition_02","auto_openfpga/partition/switch_partition_03","auto_openfpga/partition/tile_creation","auto_openfpga/rendering/floorplan_rendering","auto_openfpga/rendering/render_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/fpga_arch_parse.rst","auto_openfpga/basic/fpga_basic_elements.rst","auto_openfpga/basic/initial_placement.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/clock_tree_insertion.rst","auto_openfpga/clock_tree/connection_patterns.rst","auto_openfpga/clock_tree/create_clock_tree.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/module_partition.rst","auto_openfpga/partition/netlist_to_graph.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/partition/switch_partition_01.rst","auto_openfpga/partition/switch_partition_02.rst","auto_openfpga/partition/switch_partition_03.rst","auto_openfpga/partition/tile_creation.rst","auto_openfpga/rendering/floorplan_rendering.rst","auto_openfpga/rendering/render_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[41,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[41,1,1,""],get_verilog_index:[41,1,1,""],size:[41,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[42,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[42,1,1,""],check_concat:[42,1,1,""],connect_instance_port:[42,1,1,""],connect_port:[42,1,1,""],is_port_cable:[42,2,1,""],size:[42,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[43,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[43,1,1,""],OptWires:[43,1,1,""],combine_cables:[43,1,1,""],combine_ports:[43,1,1,""],create_feedthrough:[43,1,1,""],create_feedthrough_multiple:[43,1,1,""],create_feedthroughs_ports:[43,1,1,""],create_ft_multiple:[43,1,1,""],create_ft_ports:[43,1,1,""],duplicate_port:[43,1,1,""],flatten_instance:[43,1,1,""],get_connectivity_network:[43,1,1,""],merge_instance:[43,1,1,""],merge_multiple_instance:[43,1,1,""],remove_port:[43,1,1,""]},"spydrnet_physical.ir.element":{Element:[44,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[44,2,1,""],get_verilog_index:[44,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[46,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[46,1,1,""]},"spydrnet_physical.ir.library":{Library:[47,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[47,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[48,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[48,2,1,""],port:[48,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[49,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[49,2,1,""]},"spydrnet_physical.util":{OpenFPGA:[60,0,1,""],RoutingRender:[62,0,1,""],Tile01:[63,0,1,""],get_attr:[64,3,1,""],get_names:[65,3,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[60,1,1,""],create_cb_bus:[60,1,1,""],create_grid_clb_bus:[60,1,1,""],create_grid_clb_feedthroughs:[60,1,1,""],create_grid_io_bus:[60,1,1,""],create_placement:[60,1,1,""],create_sb_bus:[60,1,1,""],create_tiles:[60,1,1,""],design_top_stat:[60,1,1,""],library:[60,2,1,""],place_pins:[60,1,1,""],register_config_generator:[60,1,1,""],register_placement_creator:[60,1,1,""],register_tile_generator:[60,1,1,""],remove_config_chain:[60,1,1,""],remove_undriven_nets:[60,1,1,""],render_floorplan:[60,1,1,""],save_netlist:[60,1,1,""],top_module:[60,2,1,""]},"spydrnet_physical.util.RoutingRender":{extract_info:[62,1,1,""],get_stats:[62,1,1,""],render_connection_box:[62,1,1,""],render_switch_pattern:[62,1,1,""],report_incoming_channels:[62,1,1,""],report_outgoing_channels:[62,1,1,""],save:[62,1,1,""],update_dimensions:[62,1,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[63,1,1,""],_bottom_right_tile:[63,1,1,""],_bottom_tile:[63,1,1,""],_left_tile:[63,1,1,""],_main_tile:[63,1,1,""],_right_tile:[63,1,1,""],_top_left_tile:[63,1,1,""],_top_right_tile:[63,1,1,""],_top_tile:[63,1,1,""],create_tiles:[63,1,1,""],merge_and_update:[63,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29,30,33,43],"00":[7,13,17,21,28],"001":[4,5,7,12,13,14,17],"002":[9,13],"008":[21,23],"01":[18,21,61],"013":[2,7],"016":[0,7],"017":[26,28],"019":[7,8],"02":[18,21],"03":[13,18,21],"032":[1,7],"034":[15,17],"04":21,"056":[16,17],"06":13,"068":[20,21],"070":[6,7],"090":17,"1":[1,6,10,11,15,16,19,20,22,23,24,25,27,29,30,33,47],"10":[6,16,19,20,22,23,26,27],"100":[6,16,19,23,24],"10000":19,"1096":11,"11":[6,19,22,27],"12":[11,19,22,25,27],"125":16,"1296":11,"13":[19,22,27],"14":[6,19,22,27],"1496":11,"15":[19,20,22,23,24,27],"150":[16,22,26,27],"151":7,"152":[10,13],"16":[11,19,21,22,25,27],"1696":11,"17":[19,22,27],"18":[6,19,22,27],"19":[19,22,27],"196":[21,22],"2":[1,6,15,19,20,22,23,24,25,27,30,33],"20":[6,16,19,22,26,27],"200":[11,16,22,27],"21":[22,27],"22":[22,27],"23":[22,27],"234":[27,28],"24":[21,22,27],"25":[22,27],"250":[16,26],"251":28,"26":[22,27],"27":[22,27],"28":[22,27],"29":[22,27],"296":11,"3":[1,6,10,11,15,19,20,22,23,24,25,27,30,33],"30":[16,22,26,27],"300":16,"31":[22,27],"32":[22,27],"323":[21,24],"326":19,"33":[22,27],"34":[22,27],"35":[16,22,27],"36":[22,27],"37":[22,27],"38":[22,27],"388":[11,13],"39":[19,22,27],"4":[1,6,10,11,15,16,19,20,22,25,26,27],"40":[16,26],"400":16,"41":19,"447":[19,21],"496":11,"4x4":9,"5":[6,15,16,19,20,22,23,27],"50":[6,11,22,26,27],"500":16,"543":13,"6":[6,9,15,19,20,22,24,27],"696":11,"7":[19,20,22,27],"700":16,"8":[19,20,22,27],"832":[21,25],"874":21,"896":11,"9":[6,11,19,20,22,25,27],"90":15,"96":11,"97":[11,25],"99":19,"999":[19,24],"boolean":22,"case":22,"class":[2,8,16,19,22,24,27,41,42,43,44,46,47,48,49,60,61,62,63],"default":[15,41,42,43,44,46,47,48,49],"do":[43,48],"export":38,"final":26,"float":[43,60],"function":[3,7,18,19,24,36,38,43,47,50,60,61],"import":[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27,45],"int":[22,23,41,42],"new":[43,47],"return":[16,19,22,23,24,27,41,42,43,44,46,47,48,60,64,65],"short":43,"switch":[18,22,28,56,62,63],"true":[0,1,2,6,8,10,11,15,16,19,20,22,23,24,25,26,42,43,60],"try":1,"while":[42,43],A:18,And:19,As:48,By:15,For:[1,38],IN:[1,43],If:[43,45],In:22,It:[23,43,56],On:26,The:[23,26,43,45,63],To:[23,38,56],_0:[19,24],_0_1:19,_0__:11,_1:[19,24,47],_1_1:19,_:[10,19,23,24,25,33,43,60],_____:27,____________________:22,________________________________________:27,_____________________________________l__:27,_____________________________________t__:27,____________________________________b___:27,____________________________________r___:27,___________________________________l____:27,___________________________________t____:27,__________________________________b_____:27,__________________________________r_____:27,_________________________________l______:27,_________________________________t______:27,________________________________b_______:27,________________________________r_______:27,_____________________________l__________:27,_____________________________t__________:27,____________________________b___________:27,____________________________r___________:27,___________________________l____________:27,___________________________t____________:27,__________________________b_____________:27,__________________________r_____________:27,_________________________l______________:27,_________________________t______________:27,________________________b_______________:27,________________________r_______________:27,_____________________l__________________:27,_____________________t__________________:27,____________________b___________________:27,____________________r___________________:27,___________________l____________________:27,___________________t____________________:27,__________________b_____________________:27,__________________r_____________________:27,__________________rr:22,_________________l______________________:27,_________________t______________________:27,________________b_______________________:27,________________r_______________________:27,________________rr__:22,______________bb____:22,______________bb__bb:22,______________rr____:22,______________tt__tt:22,_____________l__________________________:27,_____________t__________________________:27,____________b___________________________:27,____________bb______:22,____________bb__bb__:22,____________r___________________________:27,____________rr______:22,____________tt__tt__:22,___________l____________________________:27,___________l_____________l___________l__:27,___________t____________________________:27,___________t_____________t___________t__:27,__________b_____________________________:27,__________b_____________b___________b___:27,__________bb__________bb__________bb__bb:22,__________bb__________bb__bb__________bb:22,__________bb______bb:22,__________bb__bb__bb:22,__________ll________:22,__________ll__________ll__________ll__ll:22,__________ll__________ll__ll__________ll:22,__________r_____________________________:27,__________r_____________r___________r___:27,__________rr______rr:22,__________rr__rr__________rr__________rr:22,__________tt__tt____:22,__________tt__tt__________tt__________tt:22,_________l______________________________:27,_________l___________l_____________l____:27,_________t______________________________:27,_________t___________t_____________t____:27,_________tb__________t__b______t___tb_b_:27,________b_______________________________:27,________b___________b_____________b_____:27,________b__t________b____t____b___b__t_t:27,________bb__________bb__________bb__bb__:22,________bb__________bb__bb__________bb__:22,________bb______bb__:22,________bb__bb__bb__:22,________ll__________:22,________ll__________ll__________ll__ll__:22,________ll__________ll__ll__________ll__:22,________r_______________________________:27,________r___________r_____________r_____:27,________rl__________rl________rl__rl____:27,________rr______rr__:22,________rr__rr__________rr__________rr__:22,________tt__tt______:22,________tt__tt__________tt__________tt__:22,______bb__________bb:22,______bb__________bb__________bb__bb____:22,______bb__________bb__bb__________bb____:22,______ll____________:22,______ll__________ll__________ll__ll____:22,______ll__________ll__ll__________ll____:22,______ll__ll______ll:22,______rr______rr____:22,______rr______rr__rr:22,______rr__rr__________rr__________rr____:22,______tt____________:22,______tt______tt____:22,______tt__tt__________tt__________tt____:22,_____l__________________________________:27,_____l_____________l_____________l______:27,_____l____r________l___lr________l__r_r_:27,_____t__________________________________:27,_____t_____________t_____________t______:27,____b___________________________________:27,____b_____________b_____________b_______:27,____bb__________bb__:22,____bb__________bb__________bb__bb______:22,____bb__________bb__bb__________bb______:22,____bt____________bt__bt________bt______:27,____ll______________:22,____ll__________ll__________ll__ll______:22,____ll__________ll__ll__________ll______:22,____ll__ll______ll__:22,____r___________________________________:27,____r_____________r_____________r_______:27,____r______l______r___r__l______r____l_l:27,____rl____________rl__rl________rl______:27,____rr______rr______:22,____rr______rr__rr__:22,____rr__rr__________rr__________rr______:22,____tt______________:22,____tt______tt______:22,____tt__tt__________tt__________tt______:22,____x:27,___l____________________________________:27,___l_____________l___________l__________:27,___l____r______l_l__r________lr___r_____:27,___t____________________________________:27,___t_____________t___________t__________:27,___t____b______t_t__b________tb___b_____:27,___x_:27,__b_____________________________________:27,__b_____________b___________b___________:27,__b______t____b_b____t______b__t___t____:27,__bb__________bb__________bb__bb________:22,__bb______bb__bb____:22,__bb__bb____________:22,__bt__________btbt__________bt__________:27,__ll__________ll____:22,__ll__________ll__________ll__ll________:22,__ll______ll________:22,__ll__ll______ll____:22,__ll__ll______ll__ll:22,__ll__ll__ll______ll:22,__main__:[10,11,19,22,23,24,25,27],__module_experiments_cbx_1__1_:19,__name__:[10,11,19,22,23,24,25,27],__partition_experiments_01:6,__pin_i_0_:60,__pin_i_:60,__pin_inpad_0_:60,__pin_o_0_:60,__pin_o_:60,__pin_outpad_0_:60,__pin_outpad_:60,__r_____________________________________:27,__r_____________r___________r___________:27,__r______l____r_r____l______r__l___l____:27,__rr__________rr__________rr__________rr:22,__rr__________rr__rr__________rr________:22,__rr______rr______rr:22,__rr______rr__rr__rr:22,__rr__rr__________rr__________rr________:22,__rr__rr__rr__rr____:22,__tt__________tt__________tt__________tt:22,__tt__________tt__tt__________tt________:22,__tt______tt________:22,__tt______tt______tt:22,__tt__tt____________:22,__tt__tt__________tt:22,__tt__tt__________tt__________tt________:22,__x__:27,_annotate_netlist:26,_basic_hierarchy_floorplan:26,_bottom_left_til:63,_bottom_right_til:63,_bottom_til:63,_cbx_1__1_0:22,_cbx_1__1_1:22,_cbx_1__1_2:23,_cbx_1__1_3:23,_cbx_1__1_:27,_cbx_1__1_arrang:27,_cbx_1__1_extend:23,_cbx_1__2_0:22,_cbx_1__2_1:22,_cbx_1__2_2:23,_cbx_1__2_:27,_ccdff_:23,_clock_tree_floorplan:16,_dup:43,_external_metis_run:6,_feedthrough_design:16,_fishbone_pattern:15,_fishbone_pattern_0:16,_fishbone_pattern_90:15,_fishbone_pattern_margin:15,_fishbone_pattern_merg:15,_fishbone_pattern_scaling1:15,_fishbone_pattern_scaling2:15,_fpga_initial_plac:11,_ft_:43,_graph:23,_graph_pr:19,_grid:[19,24],_i_1:1,_in:[19,24,43],_in_:19,_includ:10,_initial_design:[0,2,8],_inst:1,_ipin_:[19,23,24],_l______________________________________:27,_l___________l_____________l____________:27,_l_____l__r__l__________r__l________r_r_:27,_left_til:63,_lr____l_____lr_r__________lr___________:27,_main_til:63,_module_experiments_:19,_module_experiments_cbx_1__1_:19,_nx_graph:[20,24],_nx_graph_pr:24,_nx_graph_split:20,_offset:26,_out:[24,43],_out_:19,_output:[19,25],_output_2:11,_output_bu:8,_output_wir:8,_part_0:19,_part_1:19,_partition_experiments_01:6,_partition_experiments_02:23,_partition_experiments_:24,_pin_i:[19,23,24],_pymetis_run:6,_right_til:63,_sb_1__1_:27,_side:26,_square_grid_design:16,_static:24,_t______________________________________:27,_t___________t_____________t____________:27,_t_____t__b__t__________b__t________b_b_:27,_t__b__t_____t____b___b____t____b_______:27,_task:[10,19,24],_temp:24,_tmp:10,_top_left_til:63,_top_right_til:63,_top_til:63,_ungrouped_design:2,_verilog:[10,11,19,22,23,24,25,27],_wrapper:47,_x___:27,about:43,absorb:43,across:56,ad:[19,43],add:[6,19,22,24,36,45,60],add_configuration_schem:60,add_edg:6,add_nod:[6,19,23,24],add_subgraph:[6,23,24],adjac:23,adjnci:6,affili:1,after:[25,39,60,63],aim:6,alia:43,align:16,all:[1,3,18,21,23,24,43,62,63],allow:[39,63],also:1,altern:47,an:[1,45],analyz:45,anchor:15,ani:[42,43,49],annot:[19,24,26],annotate_graph:[19,24],anyth:43,api:35,append:[10,19,22,23,24,25],ar:[6,19,22,23,43,45,60],arbitrari:27,arch:9,architectur:[13,18],arg:[43,60],arrai:[22,23],arrang:27,assig:23,assign:[19,24,42,43,60],assign_c:42,associ:48,attr:64,attribut:64,auto_bas:[7,24],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:13,auto_openfpga_clock_tre:17,auto_openfpga_jupyt:18,auto_openfpga_partit:21,auto_openfpga_python:18,auto_openfpga_rend:28,b:[19,22,23],b_______________________________________:27,b___________b_____________b_____________:27,b_____b____tb____________tb__________t_t:27,b____tb_____b______t___t__b______t______:27,base:[22,41,42,43,44,46,47,48,49,63],base_dir:[11,25],basenam:[22,27],basic:[13,15,28,34,61],basic_hierarchi:[0,8,20,26,31],bb__________bb__________bb__bb__________:22,bb______bb__bb______:22,bb__bb______________:22,becaus:1,beetween:[22,23,42,43],befor:[23,25,60],belong:42,below:63,between:1,bgcolor:23,bias:63,bleed:38,block:[23,43,61],bool:[27,42,43],both:22,bottom:[16,19,22,23,24,26,27,63],bottom_chan:22,bottom_grid:[23,24],bottom_grid_:23,bottom_grid_top_width_0_height_0_subtile_:60,bottom_left_grid_right_width_0_height_0_subtile_:60,bottom_left_til:25,bottom_pin_i:23,bottom_right_grid_left_width_0_height_0_subtile_:60,bottom_right_til:25,bottom_til:25,bottom_width_0_height_0_subtile_:60,box:[18,21,28,56,60,62,63],browser:38,bu:[10,11,25,43,60],bufg:1,bundl:45,bus_in:[8,20,26,29],bus_in_0:20,bus_in_1:20,bus_out:[20,26,29],bus_out_0:20,bus_out_1:20,buse:[61,63],byu:1,c6ecba:23,c:1,cabl:[8,10,25,43,45,46,64,65],cable0:8,cable_list:[10,25],cable_nam:43,calcul:22,call:[6,45],callabl:[43,47],can:[1,15,22,23,27,43,45],cannot:48,cb:[11,18,21,25,27,60],cb_modul:[23,24],cb_vweight:24,cbx11:10,cbx:[19,22,60,63],cbx_1__0_:[11,25],cbx_1__1:19,cbx_1__1_:[10,11,23,24,25],cbx_1__1__0:19,cbx_1__1__1:19,cbx_1__4_:[11,25],cbx_membership:[19,24],cby:[22,63],cby_0__1_:[11,25],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_1__1_:[11,24,25],cby_4__1_:[11,25],ccdff:[19,23,24],ccff:23,ccff_head:23,ccff_tail:[19,23],ccl:1,ce:1,cell:[3,7,43],celldefin:32,center:16,central:56,cfg_done:[19,23,24],chain:[10,23,25,60],chan:[19,24],chan_in_port:[19,24],chan_map:27,chang:43,chani:[19,27,62],channel:[19,22,24,27,62],channel_map:[27,62],chanx:[19,23,27,62],chanx_l:27,chanx_left:[23,24],chanx_left_in:23,chanx_left_out:23,chanx_port:23,chanx_r:27,chanx_right:[23,24],chanx_right_in:23,chanx_right_out:23,chany_b:27,chany_bottom:24,chany_t:27,chany_top:24,check:[42,49],check_all_scalar_connect:[10,25],check_concat:42,checked_previous_inst:1,child:1,children:1,circl:23,circuit:[6,45],cl:60,clb:[9,60,63],clean_and_annotate_cb_graph:19,clean_cb_graph:24,click:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27],clk:[1,16,33],clk_bottom_in:16,clk_cabl:16,clk_clk_ft_assign:16,clk_ft:16,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:16,clk_left_out:16,clk_right_in:16,clk_right_out:16,clk_top_out:16,clock:[17,34],clock_tree_insert:[14,17],clockwis:26,clr:1,cluster:[6,23,24],code:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27],collect:18,color:[6,19,23,24],com:38,combin:[43,56],combine_c:[10,25,43],combine_port:[23,43],command:[38,39],compon:26,compos:[0,2,8,11,16,19,23,24,26],concaten:42,config_chain_simpl:23,configur:[19,24,60],conn:[18,21],connect:[0,1,2,8,17,18,22,23,27,38,42,43,49,56,60,62,63],connect_instance_port:42,connect_port:42,connection_pattern:[15,16,17],connectionpattern:[15,16],consid:[26,42,43,60],constraint:[43,63],contain:65,continu:24,contracted_nod:[19,24],convert:[6,10,11,20,23,25,43,60,61,63],convert_node_labels_to_integ:[19,24],copi:48,corner:[56,63],corrospond:48,count:[1,11,22,25],crear:43,creat:[1,6,10,13,15,17,18,19,22,24,25,27,38,42,43,45,47,60,62,63,67],create_c:16,create_cb_bu:[10,11,25,60],create_clock_tre:[16,17],create_feedthrough:[8,43],create_feedthrough_multipl:43,create_feedthroughs_port:43,create_ft_connect:16,create_ft_multipl:43,create_ft_port:[16,43],create_grid_clb_bu:[10,11,25,60],create_grid_clb_feedthrough:[10,25,60],create_grid_io_bu:[10,11,25,60],create_librari:45,create_plac:[11,60],create_sb_bu:[10,11,25,60],create_til:[25,60,63],create_top_wrapp:47,create_unconn_wir:[2,8,16],creation:[25,60],crop_edg:15,cross:22,csr:[6,19,23,24],cur:22,current:[19,38,43,47],current_inst:1,current_netlist:1,custom:[43,67],custommodul:[10,19,23,24],cut:[6,19,22,23,24],d:1,data:[19,20,24],debug:[19,22,23,24,27],def:[1,10,11,16,19,22,23,24,25,27],definit:[1,2,8,16,26,42,45,47,60,64,65],definition_list:[19,23,24],definition_nam:43,demonst:[10,11,25],demonstr:[4,5,6,12,14,15,18,20,22,23,24,28],demostr:[0,2,8,27],depth:1,design:[1,3,5,7,8,11,19,25,36,60,63],design_top_stat:[11,25,60],desir:15,detail:[38,56],develop:38,dff:23,diagram:16,dict:43,diff:22,differ:[15,22,26,43],difffer:22,digon:60,dimens:[26,62],diment:23,dir:[19,24],direct:[1,26,43,62,67],directli:[38,48],disconnect:23,disconnect_pin:23,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:45,doe:43,dot:[19,23,24],down:23,download:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27],draw:[6,19,20,23,24],driver:43,dry_run:43,dryrun:43,dummi:16,dump:[19,24],duplic:43,duplicate_port:43,dwg:[11,16,26],e:[22,23],each:[1,6,22,23,43,60],eachv:[10,11,19,23,24,25],edf:45,edg:[6,19,20,23,24,38,43],edge_nam:[19,20],edif:45,element:[13,18,41,45,48],elif:24,els:[6,23,27,43],embed:[17,34],empti:45,enabl:1,enable_file_log:[2,10,11,19,22,23,24,25,27],enable_ibuf_inst:1,encod:[10,11,19,23,24,25],end:48,endcelldefin:32,endmodul:[29,30,32,33],enumer:[6,19,22,23,24,27],equal:22,error:43,evalu:6,even:1,eweight:[6,19,23,24],exampl:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27,35,45,60],exceed:1,execut:[6,7,13,17,21,28],exist:43,expect:[19,43,61],experiment:[3,7],extend:[15,41,42,43,44,46,48,49],extern:[6,19,23,24,43],extract:[22,62],extract_info:62,f3cfcf:23,f:[6,10,11,16,19,20,22,23,24,25,27],f_str:[19,23,24],fabric:56,fals:[11,20,22,23,42,43,49,62],fanout:43,fdce:1,featur:18,feedthough:[8,43],feedthrough:[0,2,3,7,43,60],few:43,figur:45,file:[6,7,10,11,13,17,19,21,23,24,25,28,38,45,60,62],file_out:0,filenam:[6,19,22,23,24,27,62],fill:24,filter:[1,10,19,24,25,43],find:22,first:[23,26,43],fishbon:15,fishbone_pattern:[15,16],fix:[10,11,19,23,24,25],flag:22,flat:63,flatten:23,flatten_inst:[2,19,23,24,43],flattern:[19,23,24,43],fllenam:[19,24],floorplan:[18,28],floorplan_rend:[26,28],floorplanviz:[11,16,23,26],fn:[19,24],fnmatch:[19,23,24],follow:[6,16,23,38,43,45,60],form:63,format:[19,23,24,27,43,62],found:49,four_bit_count:45,fourbitcount:1,fp:[10,11,16,19,23,24,25,26],fpga44_gsb:[22,23,27],fpga44_task:[9,10,23],fpga44_verilog:10,fpga:[13,17,18,19,21,60],fpga_arch:9,fpga_arch_pars:[9,13],fpga_basic_el:[10,13],fpga_top:[10,11,19,24,25,60],fpv:[10,11,19,23,24,25],fro:43,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,18,19,20,21,22,23,26,27,38,43,48,60,62],from_n:19,ft:43,fucntion:[42,60],full:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27],g:23,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27],ganeshgor:38,gener:[0,1,2,3,4,5,6,8,9,10,11,12,14,16,17,18,19,20,22,23,24,25,26,27,60,61,62,63],generate_edgelist:[19,20,24],genrat:[3,7,15],get:[19,23,24,36,60],get_bia:22,get_cabl:[8,16,23],get_cable_nam:43,get_connectivity_network:[19,20,23,24,43],get_definit:[1,10,16,19,23,24,26],get_edge_list:6,get_fishbon:[15,16],get_floorplan:[11,16,23,26],get_index:[41,44,48],get_inst:[1,2,8,10,16,19,23,24,25,26],get_label:23,get_layout:9,get_librari:1,get_nam:[19,23],get_nod:[6,23,24],get_node_attribut:[6,19,23,24],get_pin:1,get_pin_nam:43,get_port:[16,19,23,24,26],get_port_nam:43,get_refer:16,get_stat:[27,62],get_svg:[11,16,26],get_top_inst:16,get_verilog_index:[41,44],get_weight:[6,43],getlogg:[2,10,11,19,22,23,24,25,27],git:38,github:[1,38],given:[0,2,8,19,42,43,62,63],glob:[10,11,19,22,23,24,25,27],global:[15,19,23,38],gpio:61,gpmeti:[6,19],graph:[6,18,19,21,23,24,43],graph_dot2:6,graph_dot:[6,19,20,24],green:[6,23,24],grid:[10,11,17,18,19,24,25,60,63],grid_bottom_in:60,grid_bottom_out:60,grid_clb:[10,11,25,56,60],grid_exampl:31,grid_io:[10,25,60],grid_io_bottom:[11,25],grid_io_left:[11,25],grid_io_left_0__1_:11,grid_io_left_0__2_:11,grid_io_left_0__3_:11,grid_io_left_0__4_:11,grid_io_right:[11,25],grid_io_top:[11,25],grid_left_in:60,grid_left_out:60,grid_right_in:60,grid_right_out:60,grid_top_in:60,grid_top_out:60,group:[3,7,19,43],group_ungroup_cel:[2,7],gsb_xml:62,h:[17,18],h_chan:19,have:[43,48],hdi_primit:1,hdl:16,height:[11,16,26,63],help:43,here:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27,45],hi:1,hierarch:[3,7],hierarchi:1,higher:[19,24,43],hmeti:6,homogen:[13,18],homogeneous_fabr:[9,10,11,19,22,23,24,25,27],horizont:[19,22,23,27,60],how:[0,2,4,5,6,8,10,11,12,14,15,18,19,20,22,23,24,25,27,28],html:0,htmlcompos:0,htree:15,http:38,i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,19,22,23,24,25],ibuf:1,imag:1,in0:[16,20,26,29,30,32,33],in0_0:20,in1:[20,26,29,30,32],in1_0:20,in_0:16,in_1:16,in_2:16,in_3:16,in_coming_pin:1,in_edg:[19,24],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,23],incom:[27,62],indent:[1,11,15,16,19,24,26],independ:43,index:[6,19,22,23,24,27,35,41,44,46,48,62],individu:20,indx:[19,22,23,24,27,43],info:[2,10,11,23,24,25],inform:[3,7,22,24,27,38,60,62],initi:8,initial_plac:[11,13],initial_port:43,inlineconstraint:26,inner:48,inner_pin:[1,48],innerconnect:42,innerpin:[42,45,48],inport:43,input:[1,19,24,29,30,32,33,43,60,61],inputs1:24,inputs2:24,insert:[17,18],insform:62,inspect:43,inst1:[8,43],inst2:8,inst:2,inst_1:43,inst_1_0:[2,8,20,26,29,32],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[16,30,33],inst_1_12:[16,30,33],inst_1_13:[16,33],inst_1_14:[16,33],inst_1_1:[2,8,20,26,29,32],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[16,30,33],inst_1_22:[16,30,33],inst_1_23:[16,33],inst_1_24:[16,33],inst_1_31:[16,33],inst_1_32:[16,33],inst_1_33:[16,33],inst_1_34:[16,33],inst_1_41:[16,33],inst_1_42:[16,33],inst_1_43:[16,33],inst_1_44:[16,33],inst_1_:16,inst_2:43,inst_2_0:[8,20,26,29],inst_2_11:30,inst_2_12:30,inst_2_1:[8,20,26,29],inst_2_21:30,inst_2_22:30,inst_n:43,inst_nam:47,instal:[36,39,43],instanc:[1,2,3,7,10,11,16,19,23,24,25,26,42,43,47,48,60,63,64,65],instance_count:1,instance_list:[19,63],instance_nam:43,instances_list:43,instances_list_tupl:43,instead:38,instn:43,inter0:30,inter1:30,interfac:36,intermedi:45,intern:[32,42,43,63],introduc:18,introduct:35,inv:1,inv_buf_passg:10,io:9,io_bottom_in:60,io_bottom_out:60,io_left_in:60,io_left_out:60,io_right_in:60,io_right_out:60,io_top_in:60,io_top_out:60,ipin:23,ipin_b:27,ipin_l:27,ipin_r:27,ipin_t:27,ipynb:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27],ir:[2,8,10,16,41,42,43,44,45,46,47,48,49,60],is_connect:49,is_downto:42,is_leaf:1,is_port_c:42,is_scalar:42,isol:[19,24],item:19,itertool:[10,23,25],its:[1,26],jensrestemei:1,join:[9,10,11,19,20,23,24,25],json:[19,24],json_graph:[6,19,24],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27],just:[16,43],k6_n10_openfpga:9,k6_n10_tileabl:9,kei:22,keyword:60,kwarg:[43,60],l0:27,l1:27,l2:27,l3:27,l4:27,l5:27,l6:27,l7:27,l8:27,l9:27,l:[19,22,23],label:[6,19,20,23,24],lambda:[1,10,22,25,27,43],larg:1,latest:38,launch_shel:[11,19,23],lb:[10,11,19,24,25],lbl:[19,27],left:[16,19,22,23,24,26,27,60,63],left_bottom_grid_top_width_0_height_0_subtile_:60,left_chan:22,left_grid_right_width_0_height_0_subtile_:60,left_pinmap:[22,23],left_til:25,left_top_grid_bottom_width_0_height_0_subtile_:60,left_tre:15,left_width_0_height_0_subtile_:60,len:[19,23,24],less:19,level:[1,10,25,60],librari:[1,6,10,15,23,45,60,63],libraries_definit:1,like:[15,38,39,45,61,63],linewidth:[22,27],list:[1,6,10,19,23,24,43,63,64,65],ll__________ll______:22,ll__________ll__________ll__ll__________:22,ll______ll__________:22,ll__ll______ll______:22,ll__ll______ll__ll__:22,ll__ll__ll______ll__:22,load:[39,43],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,16,20,26],loc_i:[11,16,26],loc_x:[11,16,26],local:38,locat:[26,43,60],locatt:22,log:[2,6,10,11,19,22,23,24,25,27,67],log_level:[2,10,11,19,22,23,24,25,27],logger:[2,10,11,19,22,23,24,25,27],logic:23,lower:[19,42],lower_index:42,lr:[19,23,24],lut1:1,lut3:1,lut4:1,lut5:1,m:38,made:[43,45],mai:1,main:[10,11,19,22,23,24,25,27,63],makedir:19,manipul:63,map:[19,22,23,24,43],margin:15,matplotlib:[6,19,20,24],maximum:1,mb:[7,13,17,21,28],mem:[10,19,24],membership:[6,23],memori:[10,45],merg:[3,7,15,16,19,23,24,43,61,63],merge_and_upd:63,merge_inst:[4,7,19,43],merge_multiple_inst:[5,7,43],method:[6,43,60],meti:[6,19,23,24],mid11:30,mid12:30,mid21:30,mid22:30,minconn:[6,19,23,24],minim:[1,63],minut:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27],modif:63,modifi:48,modul:[2,11,13,16,19,22,23,24,26,27,29,30,32,33,34,35,38,43,60,61,63],module1:[8,16,26,29,30,32,33],module2:[2,8,26,29,30,32],module2_0:32,module2_1:32,module_partit:[19,21],more:[16,38],multipl:[10,11,19,22,23,24,25,43],must:43,mux:[10,19,22,23,24,27,62],my_netlist:1,n:[10,19,20,23,24,27],n_cut:[6,23],name:[1,2,8,10,11,16,19,23,24,25,42,43,47,60,62,65],namedtemporaryfil:[10,11,19,23,24,25],nbottom:27,ncut:[6,19,23,24],need:[16,43],neighbor:[61,63],nested_hierarchi:[2,31],net:[10,19,25,43,60],netlist:[2,3,6,7,8,10,11,16,18,19,21,22,23,24,25,26,35,36,38,45,60,61,63],netlist_to_graph:[20,21],netlistsvg:16,netowrkx:[20,43],networkx:[6,18,19,21,23,24,43],new_cabl:43,new_cable_nam:43,new_definition_nam:[19,43],new_instance_nam:[19,43],new_port:43,newli:43,newport:43,next:[1,2,8,10,16,19,23,24,26],next_inst:1,nforamt:60,niter:[6,19,23,24],nleft:27,no_driv:43,no_load:43,node:[6,19,20,23,24,43],node_indx:[19,24],node_nam:[6,19,20,23,24],none:[1,19,22,23,24,27,42,43,47,48,62],noprint:62,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27],notimpl:[4,5,12,14],np:[22,23,27],nright:27,ntop:27,number:[1,22,42,46],numpi:[22,23,27],nx:[6,19,20,23,24],nx_agraph:23,nx_pydot:[6,19,20,23,24],o:1,object:[26,43,48,62,64,65],objtyp:[6,19,23,24],obtain:[10,11,24,25],obuf:1,offset:[16,26],one:[38,43],onl:60,onli:43,open:[0,10,11,19,23,24,25],openfpga:[10,13,16,19,21,23,34,50,63],openfpga_arch:9,openfpga_bas:61,opin_b:[27,62],opin_l:[27,62],opin_r:[27,62],opin_t:[27,62],optim:43,optimis:43,option:[6,15,16,19,23,24,43],optpin:43,optwir:43,order:43,origin:[15,26],os:[0,2,4,5,8,9,10,11,12,14,16,19,22,23,24,25,26,27],osid:19,other:[42,43],out0:[16,20,26,29,30,32,33],out0_0:20,out1:30,out:[1,2,4,5,6,8,9,11,12,14,16,19,20,22,25,26,27,29,30,32,33,43],out_0:16,out_1:16,out_2:16,out_3:16,out_going_pin:1,out_obuf:1,out_reg:1,outer:48,outerpin:45,outgo:27,outlin:56,outport:43,output1:[2,8],output2:8,output:[1,15,19,24,29,30,32,33,43,60],outputs1:24,outputs2:24,outsid:1,overrid:43,overview:45,p1:[19,23,24],p2:[19,23,24],p:[10,19,23,24,25],p_manag:[15,16],packag:38,page:35,pair:43,paramet:[42,43,47,63,64,65],parent:[2,8,16,46],parrent:26,pars:[10,11,13,18,19,23,24,25,45],parser:45,part1:[6,23,24],part2:[6,23,24],part:[23,48],part_graph:[6,23],partit:[3,7,19,21,24,34],partitioning_experi:[6,7],pass:[23,24,43,64,65],path:[0,2,4,5,8,9,10,11,12,14,16,19,22,24,25,26,27,63],patten:60,pattern:[16,17,18,22],pb_type:9,per:19,perform:[23,36,43,63],pformat:[19,24],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],pin2:1,pin:[10,19,23,24,25,27,43,45,48,60],pin_i:[19,23,24],pin_map:43,pin_nam:43,pin_name_to_numb:23,pinmap:[22,23,27,62],pip:38,place:[19,26],place_pin:60,placement:60,placment:60,pleas:38,plt:[6,19,20,24],plugin:36,png:23,point:[22,26],port:[1,10,19,20,23,24,25,26,42,43,47,48,64,65],port_:23,port_bottom_pin_i:23,port_map:47,port_nam:43,port_top_pin_i:23,post:[6,43],pp:16,pprint:[16,19,23,24,26],pre:[22,23],prepare_graph_from_nx:6,prepare_netlist:[19,24],pretti:[11,15,16,26],previous_inst:1,primit:1,primitives_librari:1,print:[1,4,5,6,9,12,14,16,19,20,22,23,24,27,62],print_connect:1,print_head:[27,62],print_partition_info:[19,24],prog_clk:[19,23,24],prog_reset:[19,23,24],proj:[10,11,19,22,23,24,25,27],project:36,properti:[16,26,41,42,43,44,47,48,49,60,65],propperti:65,provid:[19,42,43,61,62],proxi:60,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28],pydot:[6,19,23,24],pymeti:[6,23],pyplot:[6,19,20,24],python3:38,python:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27,39,41,44,45,48],q:[1,23],quiet:43,r0:27,r1:27,r2:27,r3:27,r4:27,r5:27,r6:27,r7:27,r8:27,r9:27,r:[10,11,19,22,23,24,25],r_______________________________________:27,r___________r_____________r_____________:27,r_____r____lr____________lr__________l_l:27,r__l__r_____r__l_l________r__l__________:27,rais:43,rang:[16,22,23],rank:24,read:[10,11,19,23,24,25],readlin:[10,11,19,23,24,25],readwrit:[6,19,24],rect:[20,23],rectangular:26,recurs:1,red:[6,23,24],refer:[0,1,2,8,10,11,16,20,25,26,35,43],regener:20,regist:[23,60],register_config_gener:60,register_placement_cr:60,register_tile_gener:[25,60],relabel:[19,24],relat:[34,36,38,61],releas:38,remain:43,remov:[10,19,23,25,43,60],remove_c:23,remove_child:10,remove_children_from:23,remove_config_chain:[10,25,60],remove_edges_from:[19,24],remove_nod:[19,24],remove_nodes_from:[19,24],remove_port:[23,43],remove_undriven_net:[10,25,60],renam:[13,18],rename_modul:[12,13],render:[6,13,22,23,28,34,38,60,61],render_connection_box:[22,23,27,62],render_floorplan:60,render_ipin:[22,23],render_pattern:[15,16],render_routing_box:[27,28],render_switch_pattern:[22,23,27,62],repeat:56,repo:38,report:27,report_incoming_channel:[27,62],report_ipin:[22,23],report_outgoing_channel:[27,62],repositori:1,repres:[43,45],represent:[20,43,45],reset:15,respect:[23,26],restructur:34,result:67,reus:43,revers:42,right:[16,19,22,24,26,27,56,63],right_bottom_grid_top_width_0_height_0_subtile_:60,right_chan:22,right_grid_left_width_0_height_0_subtile_:60,right_til:25,right_top_grid_bottom_width_0_height_0_subtile_:60,right_tre:15,right_width_0_height_0_subtile_:60,rotat:15,rout:[10,11,15,19,22,23,24,25,27,61],routingrend:[22,23,27,62],row1:[16,33],row2:[16,33],row3:[16,33],row4:[16,33],rr__________rr__________rr__________rr__:22,rr__________rr__rr__________rr__________:22,rr______rr______rr__:22,rr______rr__rr__rr__:22,rr__rr__________rr__________rr__________:22,rr__rr__rr__rr______:22,rst:1,rst_ibuf_inst:1,run:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27,38,60],run_meti:[6,19,23,24],s:1,same:[43,45],sampl:35,save:[11,24,25,27,60,62],save_graph:[19,24],save_netlist:[10,11,25,60],savea:[11,15,16,26],sb11_gsb:23,sb:[11,18,21,22,25,27,60,63],sb_0__0_:[11,25],sb_0__1_:[11,25],sb_0__2_:11,sb_0__3_:11,sb_0__4_:[11,25],sb_1__0_:[11,25],sb_1__1_:[11,22,23,25,27],sb_1__4_:[11,25],sb_4__0_:[11,25],sb_4__1_:[11,25],sb_4__4_:[11,25],sb_:[10,25],sb_bottom_l_in:60,sb_bottom_r_in:60,sb_left_b_in:60,sb_left_t_in:60,sb_render:[22,23,27],sb_right_b_in:60,sb_right_t_in:60,sb_top_l_in:60,sb_top_r_in:60,scalar:[0,2,8,43],scale:[15,22,27,62],scan_chain:23,schemat:[0,10],scheme:63,script:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27],sdn:[0,1,2,4,5,8,10,11,12,14,16,19,20,22,23,24,25,26,27,43,45],sdn_verilog_assignment_1:16,sdnphy:[0,2,4,5,8,12,14,16,20,26,39],search:35,second:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27],section:16,see:1,seek:[10,11,19,23,24,25],select:1,self:42,selfloop_edg:[19,24],separ:0,seq:22,set:63,set_color:[6,23],set_label:6,set_printopt:[22,27],set_rankdir:[19,23,24],set_shap:23,shape:[20,22,60],shell:[11,19,23,36],shift:23,should:43,show:[22,23,45],show_graph_stat:[19,24],show_placement_data:11,shown:[60,63],side:[16,19,23,26,27,60,62,63],signal:[15,19,23,24],simpl:[6,45],simpler:1,simplifi:[16,23],singl:[3,7,43],sink:24,size:[10,25,41,42],skip_connect:11,skip_constraint:[0,2,8,11,16,19,23,24,60],skip_pin:11,some:1,sort:[22,23],sort_input_channel:22,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27,41,42,43,44,46,47,48,49,60,62,63,64,65],source_fil:[10,11,19,23,24,25],space:[22,27,62],specif:[43,64],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27],split:[16,18,20,21,22,23,24],split_port:[16,19,20,24,43],splitext:[22,27],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],spydrnet_log:[2,10,11,19,22,23,24,25,27],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27,38,41,42,43,44,46,47,48,49,60,62,63],square_grid:[16,31],src:10,standard_cell_p:23,standard_cell_primit:[10,19],standard_cell_wrapp:[10,24],start:36,startswith:23,stat:[11,19,23,24,25,27],statist:[60,62],store:24,str:[1,6,10,11,19,23,24,25,27,43,47,64,65],strcutur:[10,11,24,25],strip:23,structur:[10,11,25,43,60,63],style:24,sub_modul:[10,11,19,23,24,25],subgraph:[6,23],submodul:19,sufffix:43,suffix:[10,11,19,23,24,25,43],sum:[22,23],summari:50,support:15,svg:[6,11,15,16,19,20,22,23,24,26,27,38,62],svgwrite:38,sw:[22,23],sw_bottom:[22,23],sw_left:22,sw_right:22,sw_top:[22,23],switch_mat:22,switch_partition_01:[21,22],switch_partition_02:[21,23],switch_partition_03:[21,24],system:6,t:[1,19,22,23],tag:23,target:23,task:[19,24],tech:[22,23],techmap:6,tempfil:[10,11,19,23,24,25],temporari:[10,11,19,23,24,25],test:35,thee:22,thei:43,them:22,thi:[0,2,4,5,6,8,10,11,14,15,19,20,22,23,24,25,27,41,42,43,44,45,46,48,49,60,61,62,63],thoguh:19,through:43,tighter:63,tilabl:[17,18],tile01:[10,25,63],tile:[10,13,18,21,60],tile_1__1_:30,tile_1__2_:30,tile_1__:33,tile_2__1_:30,tile_2__2_:30,tile_2__:33,tile_3__:33,tile_4__:33,tile_cr:[21,25,60],tile_nam:63,tileabl:14,time:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,22,23,24,25,26,27,63],titl:[15,16],to_n:19,to_numpy_arrai:[6,19,23,24],to_pydot:[6,19,20,23,24],to_undirect:[19,24],todo:[4,5,12,14],togther:43,tool:[1,45],top:[0,2,8,10,16,19,20,22,23,24,25,26,27,29,30,32,33,47,56,60,63],top_chan:22,top_definit:16,top_grid:[23,24],top_grid_:23,top_grid_bottom_width_0_height_0_subtile_:60,top_inst:[0,1,2,8,16,20,23,26,47],top_left_grid_right_width_0_height_0_subtile_:60,top_left_til:25,top_modul:[10,11,25,60,63],top_pin_i:23,top_pinmap:22,top_right_grid_left_width_0_height_0_subtile_:60,top_right_til:25,top_til:25,top_width_0_height_0_subtile_:60,topsid:56,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28],toward:63,track:19,transal:15,transform:[15,36,45,50],translat:15,tree:[6,17,34],tt__________tt__________tt__________tt__:22,tt__________tt__tt__________tt__________:22,tt______tt__________:22,tt______tt______tt__:22,tt__tt______________:22,tt__tt__________tt__:22,tt__tt__________tt__________tt__________:22,tupl:43,two:[3,7,19,23,43],type:[16,42,43,47,64,65],unchang:43,under:38,undriven:[10,25,60],ungroup:[3,7],uniqu:43,unit:35,unwant:23,updat:[62,63],update_dimens:62,upper:[27,42],us:[1,6,18,19,23,24,43,45],user:[38,48],usign:10,usng:15,util:[1,6,9,10,11,15,16,19,22,23,24,25,26,27,50,60,62,63],v:[0,2,8,10,11,16,19,22,23,24,25,26,27],v_chan:19,valu:[19,23,24],variabl:19,vector:[0,2,8,43],verilog:[10,13,16,18,19,21,23,26,35,41,44,60],version:[18,21,38],vertic:[19,22,27,60],viewbox:62,visit:38,visual:36,visualis:[3,7],vpr_arch:9,vstack:[22,23],vweight:[6,19,23,24],w:[10,19,23,24],wai:45,websock:38,websocket:38,weight:[6,19,20,23,24],what:1,where:22,which:[15,23,36,43],whihc:26,width:[11,16,26,63],window:0,wire0:[8,29,32],wire0_0:20,wire:[0,1,2,8,10,11,16,23,25,29,30,32,33,42,43,46,49,61,63],wire_bu:29,wire_bus_1:20,wire_feedthrough:[7,8],without:43,work:[1,60],would:45,wrapper:47,write:[10,11,19,23,24,25],write_blackbox:16,write_dot:[19,23,24],write_metis_graph:[6,19,23,24],write_png:23,write_svg:[6,19,20,23,24],written:56,x:[1,10,16,22,23,25,27],x____:27,x_margin:15,xadj:6,xml:[9,22,23,27],y:16,yaml:16,yosi:10,you:[39,45],zip:[3,18]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA architecture Parsing","Render FPGA Basic Elements","Creating FPGA Tiles from OpenFPGA verilog","Renaming Homogeneous FPGA Modules","Computation times","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Create Clock Tree Embedding","Computation times","OpenFPGA Related Restructuring","Split all the CBs and SBs","Netlist to graph (networkx)","Computation times","Partition Conn Box 01","Partition Conn Box 02","FPGA Tiles from OpenFPGA Verilog version 03","FPGA Tiles from OpenFPGA Verilog","Demonstrate how to render basic floorplan","Rendering Switch Box","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[22,63],"02":23,"03":24,"function":[1,66],"switch":27,all:19,api:[45,50,61],architectur:9,base:[60,61],basic:[3,10,18,26,45],basic_hierarchi:29,bottom:[51,52,53],box:[22,23,27],bundl:41,cabl:42,cb:19,cell:2,clock:[16,18],comput:[7,13,17,21,28],configur:61,conn:[22,23],connect:15,creat:[11,16],definit:43,demonstr:26,depend:38,descript:56,design:4,detail:63,displai:1,document:35,each:63,element:[10,44],embed:[16,18],exampl:[3,18,34],experiment:6,feedthrough:8,floorplan:26,fpga:[10,11,12,14,24,25],from:[8,11,24,25],gener:15,genrat:8,get:37,get_attr:64,get_nam:65,graph:20,grid:14,grid_exampl:30,group:[2,5],h:14,hierarch:0,homogen:12,how:26,indic:35,inform:1,innerpin:46,insert:14,instal:38,instanc:[4,5,8],interfac:39,introduct:36,io:56,left:[51,54,57],librari:47,merg:[4,5],method:63,modul:[12,18],nested_hierarchi:32,netlist:[0,1,20,31],networkx:20,object:45,openfpga:[9,11,18,24,25,60,61],outerpin:48,overview:[41,42,43,44,46,47,48,49,60,62,66],pars:9,partit:[6,18,22,23],pattern:15,physic:[35,45],pin:49,refer:50,relat:18,renam:12,render:[10,18,26,27,62],restructur:[3,18],right:[52,55,58],rout:62,sampl:31,sb:19,sdc:61,shell:39,singl:8,split:19,spydrnet:[35,45],spydrnet_phys:[64,65],square_grid:33,start:37,summari:45,tabl:35,test:67,tilabl:14,tile:[11,24,25,51,52,53,54,55,56,57,58,59,61,63],time:[7,13,17,21,28],top:[57,58,59],transform:61,tree:[14,16,18],two:4,type:45,ungroup:2,unit:67,util:[64,65,66],verif:61,verilog:[11,24,25,31],version:24,visual:40,visualis:0}})