-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv2_single_from_c1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n2 : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv2_weights_ce0 : OUT STD_LOGIC;
    conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv2_biases_ce0 : OUT STD_LOGIC;
    conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    c1_vec_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    c1_vec_ce0 : OUT STD_LOGIC;
    c1_vec_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1021_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1021_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1021_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1021_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1021_p_ce : OUT STD_LOGIC;
    grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1025_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv2_single_from_c1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_470_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_reg_1226 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal acc_fu_739_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_reg_1428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_idle : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_ready : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_conv2_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_conv2_weights_ce0 : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_63_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_63_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_62_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_62_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_61_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_61_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_60_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_60_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_59_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_59_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_58_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_58_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_57_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_57_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_56_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_56_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_55_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_55_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_54_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_54_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_53_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_53_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_52_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_52_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_51_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_51_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_50_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_50_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_49_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_49_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_48_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_48_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_47_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_47_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_46_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_46_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_45_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_45_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_44_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_44_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_43_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_43_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_42_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_42_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_41_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_41_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_40_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_40_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_39_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_39_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_38_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_38_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_37_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_37_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_36_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_36_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_35_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_35_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_34_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_34_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_33_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_33_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_32_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_32_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_31_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_31_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_30_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_30_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_29_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_29_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_28_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_28_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_27_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_27_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_26_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_26_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_25_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_25_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_24_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_24_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_23_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_23_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_22_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_22_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_21_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_21_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_20_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_20_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_19_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_19_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_18_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_18_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_17_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_17_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_16_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_16_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_15_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_15_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_14_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_14_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_13_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_13_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_12_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_12_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_11_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_10_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_9_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_8_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_7_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_6_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_5_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_4_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_3_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_2_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_done : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_idle : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_ready : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_c1_vec_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_c1_vec_ce0 : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out_ap_vld : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_ce : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_ce : STD_LOGIC;
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal idxprom_fu_479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal data_fu_747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_fu_751_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_fu_761_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_2_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_801_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1433_ce : STD_LOGIC;
    signal grp_fu_1437_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln103 : IN STD_LOGIC_VECTOR (10 downto 0);
        conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_weights_ce0 : OUT STD_LOGIC;
        conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_63_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_63_out_ap_vld : OUT STD_LOGIC;
        wrow_62_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_62_out_ap_vld : OUT STD_LOGIC;
        wrow_61_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_61_out_ap_vld : OUT STD_LOGIC;
        wrow_60_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_60_out_ap_vld : OUT STD_LOGIC;
        wrow_59_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_59_out_ap_vld : OUT STD_LOGIC;
        wrow_58_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_58_out_ap_vld : OUT STD_LOGIC;
        wrow_57_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_57_out_ap_vld : OUT STD_LOGIC;
        wrow_56_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_56_out_ap_vld : OUT STD_LOGIC;
        wrow_55_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_55_out_ap_vld : OUT STD_LOGIC;
        wrow_54_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_54_out_ap_vld : OUT STD_LOGIC;
        wrow_53_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_53_out_ap_vld : OUT STD_LOGIC;
        wrow_52_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_52_out_ap_vld : OUT STD_LOGIC;
        wrow_51_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_51_out_ap_vld : OUT STD_LOGIC;
        wrow_50_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_50_out_ap_vld : OUT STD_LOGIC;
        wrow_49_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_49_out_ap_vld : OUT STD_LOGIC;
        wrow_48_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_48_out_ap_vld : OUT STD_LOGIC;
        wrow_47_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_47_out_ap_vld : OUT STD_LOGIC;
        wrow_46_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_46_out_ap_vld : OUT STD_LOGIC;
        wrow_45_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_45_out_ap_vld : OUT STD_LOGIC;
        wrow_44_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_44_out_ap_vld : OUT STD_LOGIC;
        wrow_43_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_43_out_ap_vld : OUT STD_LOGIC;
        wrow_42_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_42_out_ap_vld : OUT STD_LOGIC;
        wrow_41_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_41_out_ap_vld : OUT STD_LOGIC;
        wrow_40_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_40_out_ap_vld : OUT STD_LOGIC;
        wrow_39_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_39_out_ap_vld : OUT STD_LOGIC;
        wrow_38_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_38_out_ap_vld : OUT STD_LOGIC;
        wrow_37_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_37_out_ap_vld : OUT STD_LOGIC;
        wrow_36_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_36_out_ap_vld : OUT STD_LOGIC;
        wrow_35_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_35_out_ap_vld : OUT STD_LOGIC;
        wrow_34_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_34_out_ap_vld : OUT STD_LOGIC;
        wrow_33_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_33_out_ap_vld : OUT STD_LOGIC;
        wrow_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_32_out_ap_vld : OUT STD_LOGIC;
        wrow_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_31_out_ap_vld : OUT STD_LOGIC;
        wrow_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_30_out_ap_vld : OUT STD_LOGIC;
        wrow_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_29_out_ap_vld : OUT STD_LOGIC;
        wrow_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_28_out_ap_vld : OUT STD_LOGIC;
        wrow_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_27_out_ap_vld : OUT STD_LOGIC;
        wrow_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_26_out_ap_vld : OUT STD_LOGIC;
        wrow_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_25_out_ap_vld : OUT STD_LOGIC;
        wrow_24_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_24_out_ap_vld : OUT STD_LOGIC;
        wrow_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_23_out_ap_vld : OUT STD_LOGIC;
        wrow_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_22_out_ap_vld : OUT STD_LOGIC;
        wrow_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_21_out_ap_vld : OUT STD_LOGIC;
        wrow_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_20_out_ap_vld : OUT STD_LOGIC;
        wrow_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_19_out_ap_vld : OUT STD_LOGIC;
        wrow_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_18_out_ap_vld : OUT STD_LOGIC;
        wrow_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_17_out_ap_vld : OUT STD_LOGIC;
        wrow_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_16_out_ap_vld : OUT STD_LOGIC;
        wrow_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_15_out_ap_vld : OUT STD_LOGIC;
        wrow_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_14_out_ap_vld : OUT STD_LOGIC;
        wrow_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_13_out_ap_vld : OUT STD_LOGIC;
        wrow_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_12_out_ap_vld : OUT STD_LOGIC;
        wrow_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_11_out_ap_vld : OUT STD_LOGIC;
        wrow_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_10_out_ap_vld : OUT STD_LOGIC;
        wrow_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_9_out_ap_vld : OUT STD_LOGIC;
        wrow_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_8_out_ap_vld : OUT STD_LOGIC;
        wrow_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_7_out_ap_vld : OUT STD_LOGIC;
        wrow_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_6_out_ap_vld : OUT STD_LOGIC;
        wrow_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_5_out_ap_vld : OUT STD_LOGIC;
        wrow_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_4_out_ap_vld : OUT STD_LOGIC;
        wrow_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_3_out_ap_vld : OUT STD_LOGIC;
        wrow_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_2_out_ap_vld : OUT STD_LOGIC;
        wrow_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_1_out_ap_vld : OUT STD_LOGIC;
        wrow_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        wrow_out_ap_vld : OUT STD_LOGIC );
    end component;


    component srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_10_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_11_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_12_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_13_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_14_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_15_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_16_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_17_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_18_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_19_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_20_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_21_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_22_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_23_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_24_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_25_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_26_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_27_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_28_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_29_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_30_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_31_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_32_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_33_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_34_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_35_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_36_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_37_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_38_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_39_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_40_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_41_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_42_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_43_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_44_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_45_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_46_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_47_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_48_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_49_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_50_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_51_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_52_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_53_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_54_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_55_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_56_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_57_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_58_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_59_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_60_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_61_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_62_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        wrow_63_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        c1_vec_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c1_vec_ce0 : OUT STD_LOGIC;
        c1_vec_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1433_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1433_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1433_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1433_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1433_p_ce : OUT STD_LOGIC;
        grp_fu_1437_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1437_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1437_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1437_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327 : component srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start,
        ap_done => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done,
        ap_idle => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_idle,
        ap_ready => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_ready,
        zext_ln103 => tmp_reg_1226,
        conv2_weights_address0 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_conv2_weights_address0,
        conv2_weights_ce0 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_conv2_weights_ce0,
        conv2_weights_q0 => conv2_weights_q0,
        wrow_63_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_63_out,
        wrow_63_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_63_out_ap_vld,
        wrow_62_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_62_out,
        wrow_62_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_62_out_ap_vld,
        wrow_61_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_61_out,
        wrow_61_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_61_out_ap_vld,
        wrow_60_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_60_out,
        wrow_60_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_60_out_ap_vld,
        wrow_59_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_59_out,
        wrow_59_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_59_out_ap_vld,
        wrow_58_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_58_out,
        wrow_58_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_58_out_ap_vld,
        wrow_57_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_57_out,
        wrow_57_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_57_out_ap_vld,
        wrow_56_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_56_out,
        wrow_56_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_56_out_ap_vld,
        wrow_55_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_55_out,
        wrow_55_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_55_out_ap_vld,
        wrow_54_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_54_out,
        wrow_54_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_54_out_ap_vld,
        wrow_53_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_53_out,
        wrow_53_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_53_out_ap_vld,
        wrow_52_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_52_out,
        wrow_52_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_52_out_ap_vld,
        wrow_51_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_51_out,
        wrow_51_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_51_out_ap_vld,
        wrow_50_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_50_out,
        wrow_50_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_50_out_ap_vld,
        wrow_49_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_49_out,
        wrow_49_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_49_out_ap_vld,
        wrow_48_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_48_out,
        wrow_48_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_48_out_ap_vld,
        wrow_47_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_47_out,
        wrow_47_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_47_out_ap_vld,
        wrow_46_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_46_out,
        wrow_46_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_46_out_ap_vld,
        wrow_45_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_45_out,
        wrow_45_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_45_out_ap_vld,
        wrow_44_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_44_out,
        wrow_44_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_44_out_ap_vld,
        wrow_43_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_43_out,
        wrow_43_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_43_out_ap_vld,
        wrow_42_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_42_out,
        wrow_42_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_42_out_ap_vld,
        wrow_41_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_41_out,
        wrow_41_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_41_out_ap_vld,
        wrow_40_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_40_out,
        wrow_40_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_40_out_ap_vld,
        wrow_39_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_39_out,
        wrow_39_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_39_out_ap_vld,
        wrow_38_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_38_out,
        wrow_38_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_38_out_ap_vld,
        wrow_37_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_37_out,
        wrow_37_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_37_out_ap_vld,
        wrow_36_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_36_out,
        wrow_36_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_36_out_ap_vld,
        wrow_35_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_35_out,
        wrow_35_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_35_out_ap_vld,
        wrow_34_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_34_out,
        wrow_34_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_34_out_ap_vld,
        wrow_33_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_33_out,
        wrow_33_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_33_out_ap_vld,
        wrow_32_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_32_out,
        wrow_32_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_32_out_ap_vld,
        wrow_31_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_31_out,
        wrow_31_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_31_out_ap_vld,
        wrow_30_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_30_out,
        wrow_30_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_30_out_ap_vld,
        wrow_29_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_29_out,
        wrow_29_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_29_out_ap_vld,
        wrow_28_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_28_out,
        wrow_28_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_28_out_ap_vld,
        wrow_27_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_27_out,
        wrow_27_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_27_out_ap_vld,
        wrow_26_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_26_out,
        wrow_26_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_26_out_ap_vld,
        wrow_25_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_25_out,
        wrow_25_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_25_out_ap_vld,
        wrow_24_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_24_out,
        wrow_24_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_24_out_ap_vld,
        wrow_23_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_23_out,
        wrow_23_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_23_out_ap_vld,
        wrow_22_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_22_out,
        wrow_22_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_22_out_ap_vld,
        wrow_21_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_21_out,
        wrow_21_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_21_out_ap_vld,
        wrow_20_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_20_out,
        wrow_20_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_20_out_ap_vld,
        wrow_19_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_19_out,
        wrow_19_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_19_out_ap_vld,
        wrow_18_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_18_out,
        wrow_18_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_18_out_ap_vld,
        wrow_17_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_17_out,
        wrow_17_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_17_out_ap_vld,
        wrow_16_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_16_out,
        wrow_16_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_16_out_ap_vld,
        wrow_15_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_15_out,
        wrow_15_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_15_out_ap_vld,
        wrow_14_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_14_out,
        wrow_14_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_14_out_ap_vld,
        wrow_13_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_13_out,
        wrow_13_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_13_out_ap_vld,
        wrow_12_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_12_out,
        wrow_12_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_12_out_ap_vld,
        wrow_11_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_11_out,
        wrow_11_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_11_out_ap_vld,
        wrow_10_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_10_out,
        wrow_10_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_10_out_ap_vld,
        wrow_9_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_9_out,
        wrow_9_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_9_out_ap_vld,
        wrow_8_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_8_out,
        wrow_8_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_8_out_ap_vld,
        wrow_7_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_7_out,
        wrow_7_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_7_out_ap_vld,
        wrow_6_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_6_out,
        wrow_6_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_6_out_ap_vld,
        wrow_5_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_5_out,
        wrow_5_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_5_out_ap_vld,
        wrow_4_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_4_out,
        wrow_4_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_4_out_ap_vld,
        wrow_3_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_3_out,
        wrow_3_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_3_out_ap_vld,
        wrow_2_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_2_out,
        wrow_2_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_2_out_ap_vld,
        wrow_1_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_1_out,
        wrow_1_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_1_out_ap_vld,
        wrow_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_out,
        wrow_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_out_ap_vld);

    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398 : component srcnn_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start,
        ap_done => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_done,
        ap_idle => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_idle,
        ap_ready => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_ready,
        acc => acc_reg_1428,
        wrow_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_out,
        wrow_1_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_1_out,
        wrow_2_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_2_out,
        wrow_3_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_3_out,
        wrow_4_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_4_out,
        wrow_5_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_5_out,
        wrow_6_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_6_out,
        wrow_7_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_7_out,
        wrow_8_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_8_out,
        wrow_9_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_9_out,
        wrow_10_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_10_out,
        wrow_11_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_11_out,
        wrow_12_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_12_out,
        wrow_13_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_13_out,
        wrow_14_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_14_out,
        wrow_15_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_15_out,
        wrow_16_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_16_out,
        wrow_17_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_17_out,
        wrow_18_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_18_out,
        wrow_19_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_19_out,
        wrow_20_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_20_out,
        wrow_21_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_21_out,
        wrow_22_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_22_out,
        wrow_23_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_23_out,
        wrow_24_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_24_out,
        wrow_25_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_25_out,
        wrow_26_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_26_out,
        wrow_27_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_27_out,
        wrow_28_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_28_out,
        wrow_29_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_29_out,
        wrow_30_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_30_out,
        wrow_31_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_31_out,
        wrow_32_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_32_out,
        wrow_33_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_33_out,
        wrow_34_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_34_out,
        wrow_35_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_35_out,
        wrow_36_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_36_out,
        wrow_37_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_37_out,
        wrow_38_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_38_out,
        wrow_39_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_39_out,
        wrow_40_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_40_out,
        wrow_41_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_41_out,
        wrow_42_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_42_out,
        wrow_43_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_43_out,
        wrow_44_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_44_out,
        wrow_45_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_45_out,
        wrow_46_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_46_out,
        wrow_47_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_47_out,
        wrow_48_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_48_out,
        wrow_49_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_49_out,
        wrow_50_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_50_out,
        wrow_51_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_51_out,
        wrow_52_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_52_out,
        wrow_53_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_53_out,
        wrow_54_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_54_out,
        wrow_55_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_55_out,
        wrow_56_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_56_out,
        wrow_57_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_57_out,
        wrow_58_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_58_out,
        wrow_59_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_59_out,
        wrow_60_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_60_out,
        wrow_61_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_61_out,
        wrow_62_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_62_out,
        wrow_63_reload => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_wrow_63_out,
        c1_vec_address0 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_c1_vec_address0,
        c1_vec_ce0 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_c1_vec_ce0,
        c1_vec_q0 => c1_vec_q0,
        acc_1_out => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out,
        acc_1_out_ap_vld => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out_ap_vld,
        grp_fu_1433_p_din0 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_din0,
        grp_fu_1433_p_din1 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_din1,
        grp_fu_1433_p_opcode => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_opcode,
        grp_fu_1433_p_dout0 => grp_fu_1021_p_dout0,
        grp_fu_1433_p_ce => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_ce,
        grp_fu_1437_p_din0 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_din0,
        grp_fu_1437_p_din1 => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_din1,
        grp_fu_1437_p_dout0 => grp_fu_1025_p_dout0,
        grp_fu_1437_p_ce => grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                acc_reg_1428 <= acc_fu_739_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    tmp_reg_1226(10 downto 6) <= tmp_fu_470_p3(10 downto 6);
            end if;
        end if;
    end process;
    tmp_reg_1226(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done, grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    acc_fu_739_p1 <= conv2_biases_q0;
    and_ln18_fu_817_p2 <= (xor_ln18_fu_789_p2 and icmp_ln18_fu_783_p2);
    and_ln25_fu_777_p2 <= (icmp_ln25_fu_765_p2 and icmp_ln25_2_fu_771_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done)
    begin
        if ((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_done)
    begin
        if ((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv32_0 when (and_ln18_fu_817_p2(0) = '1') else 
        select_ln25_fu_809_p3;
    c1_vec_address0 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_c1_vec_address0;
    c1_vec_ce0 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_c1_vec_ce0;
    conv2_biases_address0 <= idxprom_fu_479_p1(5 - 1 downto 0);

    conv2_biases_ce0_assign_proc : process(ap_CS_fsm_state2, grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done)
    begin
        if (((grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            conv2_biases_ce0 <= ap_const_logic_1;
        else 
            conv2_biases_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_weights_address0 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_conv2_weights_address0;
    conv2_weights_ce0 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_conv2_weights_ce0;
    data_fu_747_p1 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out;
    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg;
    grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg;
    grp_fu_1021_p_ce <= grp_fu_1433_ce;
    grp_fu_1021_p_din0 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_din0;
    grp_fu_1021_p_din1 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_din1;
    grp_fu_1021_p_opcode <= ap_const_lv2_0;
    grp_fu_1025_p_ce <= grp_fu_1437_ce;
    grp_fu_1025_p_din0 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_din0;
    grp_fu_1025_p_din1 <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_din1;

    grp_fu_1433_ce_assign_proc : process(grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1433_ce <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1433_p_ce;
        else 
            grp_fu_1433_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1437_ce_assign_proc : process(grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1437_ce <= grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_grp_fu_1437_p_ce;
        else 
            grp_fu_1437_ce <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln18_fu_783_p2 <= "1" when (y_fp_exp_fu_751_p4 = ap_const_lv8_FF) else "0";
    icmp_ln25_2_fu_771_p2 <= "1" when (y_fp_sig_fu_761_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_765_p2 <= "1" when (y_fp_exp_fu_751_p4 = ap_const_lv8_0) else "0";
    idxprom_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n2),64));
    res_fu_801_p3 <= 
        grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out when (ymaggreater_fu_795_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln25_fu_809_p3 <= 
        grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_acc_1_out when (and_ln25_fu_777_p2(0) = '1') else 
        res_fu_801_p3;
    tmp_fu_470_p3 <= (n2 & ap_const_lv6_0);
    xor_ln18_fu_789_p2 <= (icmp_ln25_2_fu_771_p2 xor ap_const_lv1_1);
    y_fp_exp_fu_751_p4 <= data_fu_747_p1(30 downto 23);
    y_fp_sig_fu_761_p1 <= data_fu_747_p1(23 - 1 downto 0);
    ymaggreater_fu_795_p2 <= "1" when (signed(data_fu_747_p1) > signed(ap_const_lv32_0)) else "0";
end behav;
