boundary constraints 0.05250639607562402
modules 0.04330519016755262
related modules 0.042767045283112474
logic modules 0.04203704201424687
module placement 0.04136614321033485
silicon area 0.040198250233464995
constraints 0.03970075949573547
module placement problem 0.03845052410792396
interconnection length 0.035960529834114234
algorithm 0.03572759710121067
feasibility conditions 0.03540987738030971
sequence pairs 0.03475563215549347
simulated annealing 0.03467801128068495
chip 0.03462690379294123
previous work 0.03417607023060129
