INFO-FLOW: Workspace /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1 opened at Tue Jul 18 14:27:06 CST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.19 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.29 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.73 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4.2 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.63 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.2 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.83 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.05 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.58 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.8 sec.
Command         tidy_31 done; 2.39 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.08 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.22 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.01 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 25417 ; free virtual = 105286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 25417 ; free virtual = 105286
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:29).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'myproject' (firmware/myproject.cpp:31).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 25408 ; free virtual = 105279
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 25402 ; free virtual = 105273
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'myproject' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'tmpdata.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:20) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'tmpdata1.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:21) to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:24) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): 
	 'Block_.preheader.i.i.04_proc27'
	 'Loop_1_proc'
	 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc'.
Command           transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 25375 ; free virtual = 105247
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc' to 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:27:2)
Command           transform done; 0.62 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 25353 ; free virtual = 105227
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.31 sec.
Command       elaborate done; 18.24 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.i.i.04_proc27' to 'Block_preheader_i_i_04_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' to 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         preproc_iomode -model Loop_1_proc 
Execute         preproc_iomode -model Block_.preheader.i.i.04_proc27 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Configuring Module : Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         apply_spec_resource_limit Block_.preheader.i.i.04_proc27 
INFO-FLOW: Configuring Module : Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         apply_spec_resource_limit Loop_1_proc 
INFO-FLOW: Configuring Module : Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         apply_spec_resource_limit Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         cdfg_preprocess -model Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
INFO-FLOW: Preprocessing Module: Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         cdfg_preprocess -model Loop_1_proc 
Execute         rtl_gen_preprocess Loop_1_proc 
INFO-FLOW: Preprocessing Module: Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         cdfg_preprocess -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         schedule -model Block_.preheader.i.i.04_proc27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 25.27 seconds; current allocated memory: 157.986 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.i.i.04_proc27.
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         bind -model Block_.preheader.i.i.04_proc27 
BIND OPTION: model=Block_.preheader.i.i.04_proc27
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.501 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.i.i.04_proc27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc 
Execute         schedule -model Loop_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.812 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc.
Execute         set_default_model Loop_1_proc 
Execute         bind -model Loop_1_proc 
BIND OPTION: model=Loop_1_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.948 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         schedule -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.035 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         bind -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
BIND OPTION: model=Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 159.086 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.217 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 159.624 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Loop_1_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.preheader.i.i.04_proc27 -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_i_i_04_proc27'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 162.460 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_preheader_i_i_04_proc27 -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_preheader_i_i_04_proc27 
Execute         syn_report -csynth -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.rpt 
Execute         syn_report -rtlxml -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.xml 
Execute         syn_report -verbosereport -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.rpt 
Execute         db_write -model Block_.preheader.i.i.04_proc27 -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.adb 
Execute         gen_tb_info Block_.preheader.i.i.04_proc27 -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_14s_32s_46_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 164.214 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Loop_1_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Loop_1_proc 
Execute         syn_report -csynth -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.rpt 
Execute         db_write -model Loop_1_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.adb 
Execute         gen_tb_info Loop_1_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 164.836 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         syn_report -csynth -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.rpt 
Execute         db_write -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.adb 
Execute         gen_tb_info Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_10_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_11_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_12_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_13_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_14_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_15_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_16_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_17_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_18_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_19_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_20_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_21_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_22_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_23_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_24_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_25_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_26_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_27_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_28_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_29_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_30_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_31_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.793 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Handling components in module [Block_preheader_i_i_04_proc27] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Loop_1_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO-FLOW: Found component myproject_mul_14s_32s_46_5_1.
INFO-FLOW: Append model myproject_mul_14s_32s_46_5_1
INFO-FLOW: Found component Loop_1_proc_w2_V.
INFO-FLOW: Append model Loop_1_proc_w2_V
INFO-FLOW: Handling components in module [Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d32_A.
INFO-FLOW: Append model fifo_w32_d32_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Loop_1_proc_U0.
INFO-FLOW: Append model start_for_Loop_1_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_preheader_i_i_04_proc27
INFO-FLOW: Append model Loop_1_proc
INFO-FLOW: Append model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core myproject_mul_14s_32s_46_5_1 Loop_1_proc_w2_V regslice_core fifo_w32_d32_A fifo_w32_d2_A start_for_Loop_1_proc_U0 regslice_core Block_preheader_i_i_04_proc27 Loop_1_proc Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc myproject
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mul_14s_32s_46_5_1
INFO-FLOW: To file: write model Loop_1_proc_w2_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w32_d32_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Loop_1_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_preheader_i_i_04_proc27
INFO-FLOW: To file: write model Loop_1_proc
INFO-FLOW: To file: write model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_14s_32s_46_5_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmpdata1_data_V_channel_U(fifo_w32_d32_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_proc_U0_U(start_for_Loop_1_proc_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=68
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 25327 ; free virtual = 105206
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.11 sec.
Command     csynth_design done; 20.36 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1 opened at Tue Jul 18 14:32:15 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.15 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.37 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.53 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.19 sec.
INFO-FLOW: Done: GCC PP time: 4.8 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.97 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.57 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.74 sec.
Command         tidy_31 done; 2.32 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.1 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.22 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24784 ; free virtual = 104732
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24784 ; free virtual = 104732
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:29).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'myproject' (firmware/myproject.cpp:31).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24775 ; free virtual = 104723
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24768 ; free virtual = 104717
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'myproject' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'tmpdata.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:20) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'tmpdata1.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:21) to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:24) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): 
	 'Block_.preheader.i.i.04_proc27'
	 'Loop_1_proc'
	 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc'.
Command           transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24742 ; free virtual = 104690
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc' to 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:27:2)
Command           transform done; 0.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24716 ; free virtual = 104664
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.35 sec.
Command       elaborate done; 17.01 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.i.i.04_proc27' to 'Block_preheader_i_i_04_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' to 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         preproc_iomode -model Loop_1_proc 
Execute         preproc_iomode -model Block_.preheader.i.i.04_proc27 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Configuring Module : Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         apply_spec_resource_limit Block_.preheader.i.i.04_proc27 
INFO-FLOW: Configuring Module : Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         apply_spec_resource_limit Loop_1_proc 
INFO-FLOW: Configuring Module : Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         apply_spec_resource_limit Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         cdfg_preprocess -model Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
INFO-FLOW: Preprocessing Module: Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         cdfg_preprocess -model Loop_1_proc 
Execute         rtl_gen_preprocess Loop_1_proc 
INFO-FLOW: Preprocessing Module: Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         cdfg_preprocess -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         schedule -model Block_.preheader.i.i.04_proc27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 19.49 seconds; current allocated memory: 158.230 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.i.i.04_proc27.
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         bind -model Block_.preheader.i.i.04_proc27 
BIND OPTION: model=Block_.preheader.i.i.04_proc27
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.728 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.i.i.04_proc27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc 
Execute         schedule -model Loop_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 159.040 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc.
Execute         set_default_model Loop_1_proc 
Execute         bind -model Loop_1_proc 
BIND OPTION: model=Loop_1_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.214 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         schedule -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.263 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         bind -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
BIND OPTION: model=Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 159.315 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 159.446 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 159.853 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Loop_1_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.preheader.i.i.04_proc27 -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_i_i_04_proc27'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 162.688 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_preheader_i_i_04_proc27 -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_preheader_i_i_04_proc27 
Execute         syn_report -csynth -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.rpt 
Execute         syn_report -rtlxml -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.xml 
Execute         syn_report -verbosereport -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.rpt 
Execute         db_write -model Block_.preheader.i.i.04_proc27 -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.adb 
Execute         gen_tb_info Block_.preheader.i.i.04_proc27 -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_14s_32s_46_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 164.459 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Loop_1_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Loop_1_proc 
Execute         syn_report -csynth -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.rpt 
Execute         db_write -model Loop_1_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.adb 
Execute         gen_tb_info Loop_1_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.065 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         syn_report -csynth -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.rpt 
Execute         db_write -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.adb 
Execute         gen_tb_info Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_10_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_11_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_12_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_13_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_14_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_15_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_16_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_17_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_18_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_19_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_20_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_21_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_22_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_23_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_24_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_25_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_26_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_27_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_28_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_29_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_30_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_31_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 166.022 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Handling components in module [Block_preheader_i_i_04_proc27] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Loop_1_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO-FLOW: Found component myproject_mul_14s_32s_46_5_1.
INFO-FLOW: Append model myproject_mul_14s_32s_46_5_1
INFO-FLOW: Found component Loop_1_proc_w2_V.
INFO-FLOW: Append model Loop_1_proc_w2_V
INFO-FLOW: Handling components in module [Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d32_A.
INFO-FLOW: Append model fifo_w32_d32_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Loop_1_proc_U0.
INFO-FLOW: Append model start_for_Loop_1_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_preheader_i_i_04_proc27
INFO-FLOW: Append model Loop_1_proc
INFO-FLOW: Append model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core myproject_mul_14s_32s_46_5_1 Loop_1_proc_w2_V regslice_core fifo_w32_d32_A fifo_w32_d2_A start_for_Loop_1_proc_U0 regslice_core Block_preheader_i_i_04_proc27 Loop_1_proc Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc myproject
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mul_14s_32s_46_5_1
INFO-FLOW: To file: write model Loop_1_proc_w2_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w32_d32_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Loop_1_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_preheader_i_i_04_proc27
INFO-FLOW: To file: write model Loop_1_proc
INFO-FLOW: To file: write model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_14s_32s_46_5_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmpdata1_data_V_channel_U(fifo_w32_d32_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_proc_U0_U(start_for_Loop_1_proc_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=68
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1047.031 ; gain = 526.992 ; free physical = 24693 ; free virtual = 104643
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.12 sec.
Command     csynth_design done; 19.14 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.65 sec.
Execute       tidy_31 xilinx-tb31-process /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.46 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.44 sec.
Execute       tidy_31 xilinx-tb31-process /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.47 sec.
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.34 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 17.29 sec.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 19.1 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=68
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 10.01 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1 opened at Tue Jul 18 14:46:35 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.13 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.36 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.52 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.8 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.71 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.19 sec.
INFO-FLOW: Done: GCC PP time: 4.8 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.98 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.6 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.74 sec.
Command         tidy_31 done; 2.35 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.1 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24778 ; free virtual = 104795
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24778 ; free virtual = 104795
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.88 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:29).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'myproject' (firmware/myproject.cpp:31).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24768 ; free virtual = 104786
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24762 ; free virtual = 104779
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'myproject' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'tmpdata.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:20) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'tmpdata1.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:21) to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:24) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): 
	 'Block_.preheader.i.i.04_proc27'
	 'Loop_1_proc'
	 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc'.
Command           transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24735 ; free virtual = 104753
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc' to 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:27:2)
Command           transform done; 0.63 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24710 ; free virtual = 104728
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.33 sec.
Command       elaborate done; 17.04 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.i.i.04_proc27' to 'Block_preheader_i_i_04_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' to 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         preproc_iomode -model Loop_1_proc 
Execute         preproc_iomode -model Block_.preheader.i.i.04_proc27 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Configuring Module : Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         apply_spec_resource_limit Block_.preheader.i.i.04_proc27 
INFO-FLOW: Configuring Module : Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         apply_spec_resource_limit Loop_1_proc 
INFO-FLOW: Configuring Module : Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         apply_spec_resource_limit Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         cdfg_preprocess -model Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
INFO-FLOW: Preprocessing Module: Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         cdfg_preprocess -model Loop_1_proc 
Execute         rtl_gen_preprocess Loop_1_proc 
INFO-FLOW: Preprocessing Module: Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         cdfg_preprocess -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         schedule -model Block_.preheader.i.i.04_proc27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 23.23 seconds; current allocated memory: 158.527 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.i.i.04_proc27.
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         bind -model Block_.preheader.i.i.04_proc27 
BIND OPTION: model=Block_.preheader.i.i.04_proc27
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 159.024 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.i.i.04_proc27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc 
Execute         schedule -model Loop_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 159.323 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc.
Execute         set_default_model Loop_1_proc 
Execute         bind -model Loop_1_proc 
BIND OPTION: model=Loop_1_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 159.496 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         schedule -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 159.531 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         bind -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
BIND OPTION: model=Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 159.582 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 159.744 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 160.150 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Loop_1_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.preheader.i.i.04_proc27 -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_i_i_04_proc27'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 163.033 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_preheader_i_i_04_proc27 -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_preheader_i_i_04_proc27 
Execute         syn_report -csynth -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.rpt 
Execute         syn_report -rtlxml -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.xml 
Execute         syn_report -verbosereport -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.rpt 
Execute         db_write -model Block_.preheader.i.i.04_proc27 -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.adb 
Execute         gen_tb_info Block_.preheader.i.i.04_proc27 -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_14s_32s_46_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 164.766 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Loop_1_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Loop_1_proc 
Execute         syn_report -csynth -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.rpt 
Execute         db_write -model Loop_1_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.adb 
Execute         gen_tb_info Loop_1_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.375 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         syn_report -csynth -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.rpt 
Execute         db_write -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.adb 
Execute         gen_tb_info Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_10_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_11_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_12_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_13_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_14_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_15_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_16_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_17_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_18_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_19_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_20_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_21_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_22_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_23_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_24_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_25_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_26_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_27_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_28_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_29_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_30_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_31_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 166.392 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Handling components in module [Block_preheader_i_i_04_proc27] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Loop_1_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO-FLOW: Found component myproject_mul_14s_32s_46_5_1.
INFO-FLOW: Append model myproject_mul_14s_32s_46_5_1
INFO-FLOW: Found component Loop_1_proc_w2_V.
INFO-FLOW: Append model Loop_1_proc_w2_V
INFO-FLOW: Handling components in module [Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d32_A.
INFO-FLOW: Append model fifo_w32_d32_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Loop_1_proc_U0.
INFO-FLOW: Append model start_for_Loop_1_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_preheader_i_i_04_proc27
INFO-FLOW: Append model Loop_1_proc
INFO-FLOW: Append model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core myproject_mul_14s_32s_46_5_1 Loop_1_proc_w2_V regslice_core fifo_w32_d32_A fifo_w32_d2_A start_for_Loop_1_proc_U0 regslice_core Block_preheader_i_i_04_proc27 Loop_1_proc Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc myproject
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mul_14s_32s_46_5_1
INFO-FLOW: To file: write model Loop_1_proc_w2_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w32_d32_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Loop_1_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_preheader_i_i_04_proc27
INFO-FLOW: To file: write model Loop_1_proc
INFO-FLOW: To file: write model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_14s_32s_46_5_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmpdata1_data_V_channel_U(fifo_w32_d32_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_proc_U0_U(start_for_Loop_1_proc_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=68
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24692 ; free virtual = 104711
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.1 sec.
Command     csynth_design done; 19.14 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.66 sec.
Execute       tidy_31 xilinx-tb31-process /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.46 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.44 sec.
Execute       tidy_31 xilinx-tb31-process /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.47 sec.
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.23 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 16.36 sec.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 18.69 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=68
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 9.97 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1 opened at Tue Jul 18 15:02:45 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.15 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.38 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.53 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.79 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.94 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.19 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.97 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.59 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.74 sec.
Command         tidy_31 done; 2.34 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.1 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24762 ; free virtual = 104781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24762 ; free virtual = 104781
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:29).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).
INFO: [XFORM 203-603] Inlining function 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'myproject' (firmware/myproject.cpp:31).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24752 ; free virtual = 104771
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24745 ; free virtual = 104764
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'myproject' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'tmpdata.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:20) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'tmpdata1.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:21) to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:24) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): 
	 'Block_.preheader.i.i.04_proc27'
	 'Loop_1_proc'
	 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc'.
Command           transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24719 ; free virtual = 104738
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc' to 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:27:2)
Command           transform done; 0.63 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24693 ; free virtual = 104712
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.34 sec.
Command       elaborate done; 17.04 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.i.i.04_proc27' to 'Block_preheader_i_i_04_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' to 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         preproc_iomode -model Loop_1_proc 
Execute         preproc_iomode -model Block_.preheader.i.i.04_proc27 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Configuring Module : Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         apply_spec_resource_limit Block_.preheader.i.i.04_proc27 
INFO-FLOW: Configuring Module : Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         apply_spec_resource_limit Loop_1_proc 
INFO-FLOW: Configuring Module : Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         apply_spec_resource_limit Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.i.i.04_proc27 ...
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         cdfg_preprocess -model Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
INFO-FLOW: Preprocessing Module: Loop_1_proc ...
Execute         set_default_model Loop_1_proc 
Execute         cdfg_preprocess -model Loop_1_proc 
Execute         rtl_gen_preprocess Loop_1_proc 
INFO-FLOW: Preprocessing Module: Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc ...
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         cdfg_preprocess -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         schedule -model Block_.preheader.i.i.04_proc27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 23.25 seconds; current allocated memory: 158.528 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.i.i.04_proc27.
Execute         set_default_model Block_.preheader.i.i.04_proc27 
Execute         bind -model Block_.preheader.i.i.04_proc27 
BIND OPTION: model=Block_.preheader.i.i.04_proc27
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.025 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.i.i.04_proc27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc 
Execute         schedule -model Loop_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 159.324 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc.
Execute         set_default_model Loop_1_proc 
Execute         bind -model Loop_1_proc 
BIND OPTION: model=Loop_1_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.497 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         schedule -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.532 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
Execute         set_default_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         bind -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
BIND OPTION: model=Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 159.583 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.745 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 160.151 MB.
Execute         syn_report -verbosereport -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_.preheader.i.i.04_proc27 
Execute         rtl_gen_preprocess Loop_1_proc 
Execute         rtl_gen_preprocess Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_i_i_04_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.preheader.i.i.04_proc27 -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_i_i_04_proc27'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 163.019 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_preheader_i_i_04_proc27 -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27 
Execute         gen_rtl Block_.preheader.i.i.04_proc27 -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_preheader_i_i_04_proc27 
Execute         syn_report -csynth -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.rpt 
Execute         syn_report -rtlxml -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_preheader_i_i_04_proc27_csynth.xml 
Execute         syn_report -verbosereport -model Block_.preheader.i.i.04_proc27 -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.verbose.rpt 
Execute         db_write -model Block_.preheader.i.i.04_proc27 -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.adb 
Execute         gen_tb_info Block_.preheader.i.i.04_proc27 -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_15s_32s_47_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 164.767 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Loop_1_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc 
Execute         gen_rtl Loop_1_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Loop_1_proc 
Execute         syn_report -csynth -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Loop_1_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.verbose.rpt 
Execute         db_write -model Loop_1_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.adb 
Execute         gen_tb_info Loop_1_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.376 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         gen_rtl Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
Execute         syn_report -csynth -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.verbose.rpt 
Execute         db_write -model Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.adb 
Execute         gen_tb_info Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_10_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_11_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_12_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_13_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_14_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_15_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_16_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_17_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_18_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_19_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_20_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_21_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_22_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_23_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_24_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_25_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_26_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_27_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_28_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_29_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_30_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_31_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 166.393 MB.
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.i.i.04_proc27 Loop_1_proc Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc myproject
INFO-FLOW: Handling components in module [Block_preheader_i_i_04_proc27] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Loop_1_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
INFO-FLOW: Found component myproject_mul_15s_32s_47_5_1.
INFO-FLOW: Append model myproject_mul_15s_32s_47_5_1
INFO-FLOW: Found component Loop_1_proc_w2_V.
INFO-FLOW: Append model Loop_1_proc_w2_V
INFO-FLOW: Handling components in module [Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d32_A.
INFO-FLOW: Append model fifo_w32_d32_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Loop_1_proc_U0.
INFO-FLOW: Append model start_for_Loop_1_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_preheader_i_i_04_proc27
INFO-FLOW: Append model Loop_1_proc
INFO-FLOW: Append model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core myproject_mul_15s_32s_47_5_1 Loop_1_proc_w2_V regslice_core fifo_w32_d32_A fifo_w32_d2_A start_for_Loop_1_proc_U0 regslice_core Block_preheader_i_i_04_proc27 Loop_1_proc Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc myproject
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mul_15s_32s_47_5_1
INFO-FLOW: To file: write model Loop_1_proc_w2_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w32_d32_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Loop_1_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_preheader_i_i_04_proc27
INFO-FLOW: To file: write model Loop_1_proc
INFO-FLOW: To file: write model Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_15s_32s_47_5_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmpdata1_data_V_channel_U(fifo_w32_d32_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_proc_U0_U(start_for_Loop_1_proc_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=68
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.tbgen.tcl 
Execute         source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24675 ; free virtual = 104694
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.03 sec.
Command     csynth_design done; 19.08 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.65 sec.
Execute       tidy_31 xilinx-tb31-process /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.44 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.43 sec.
Execute       tidy_31 xilinx-tb31-process /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.44 sec.
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.23 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 16.1 sec.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 18.75 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_preheader_i_i_04_proc27.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Loop_1_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.compgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=68
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=68
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 9.89 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1 opened at Sat Jul 22 17:13:58 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 2.17 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.44 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 2.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.25 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_test.cpp 
Execute       is_encrypted /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       is_xip /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.18 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.2/common/technology/autopilot -I /home/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.7 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.94 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.2/common/technology/autopilot -I /home/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.17 sec.
INFO-FLOW: Done: GCC PP time: 4.8 seconds per iteration
Execute         source /home/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.84 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.97 sec.
Execute         source /home/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.59 sec.
Execute           ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.74 sec.
Command         tidy_31 done; 2.34 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Command       elaborate done; error code: 2; 10.19 sec.
Command     csynth_design done; error code: 2; 10.19 sec.
Command   ap_source done; error code: 1; 13.42 sec.
Execute   cleanup_all 
