<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5469572 - Post compile optimizer for linkable object code - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Post compile optimizer for linkable object code"><meta name="DC.contributor" content="James M. Taylor" scheme="inventor"><meta name="DC.contributor" content="Taylor; James M." scheme="assignee"><meta name="DC.date" content="1992-12-1" scheme="dateSubmitted"><meta name="DC.description" content="A system for processing a complete object code data set, to be linked into an executable program. The system features means for facilitating optimization analysis based upon the complete object code data set and also means for modifying the object code data based upon the optimization analysis results. The system allows for the specification of static instruction ranges that are to be isolated from the optimization process. Indirect and external process transfer of control destination ranges are identified in order to formulate the proper control flow information necessary to retain the optimized object code data integrity. The system enables the implementation of a class of optimizations which are supplemental to the standard class of optimizations performed during the initial object code generation process."><meta name="DC.date" content="1995-11-21" scheme="issued"><meta name="DC.relation" content="US:4571678" scheme="references"><meta name="DC.relation" content="US:4642764" scheme="references"><meta name="DC.relation" content="US:4656582" scheme="references"><meta name="DC.relation" content="US:4656583" scheme="references"><meta name="DC.relation" content="US:4667290" scheme="references"><meta name="DC.relation" content="US:4672532" scheme="references"><meta name="DC.relation" content="US:4782444" scheme="references"><meta name="DC.relation" content="US:4791558" scheme="references"><meta name="DC.relation" content="US:5051893" scheme="references"><meta name="DC.relation" content="US:5230050" scheme="references"><meta name="citation_patent_number" content="US:5469572"><meta name="citation_patent_application_number" content="US:07/984,082"><link rel="canonical" href="http://www.google.com/patents/US5469572"/><meta property="og:url" content="http://www.google.com/patents/US5469572"/><meta name="title" content="Patent US5469572 - Post compile optimizer for linkable object code"/><meta name="description" content="A system for processing a complete object code data set, to be linked into an executable program. The system features means for facilitating optimization analysis based upon the complete object code data set and also means for modifying the object code data based upon the optimization analysis results. The system allows for the specification of static instruction ranges that are to be isolated from the optimization process. Indirect and external process transfer of control destination ranges are identified in order to formulate the proper control flow information necessary to retain the optimized object code data integrity. The system enables the implementation of a class of optimizations which are supplemental to the standard class of optimizations performed during the initial object code generation process."/><meta property="og:title" content="Patent US5469572 - Post compile optimizer for linkable object code"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("EaPtU7m6H5DIoASH7YGYBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NZL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("EaPtU7m6H5DIoASH7YGYBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NZL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5469572?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5469572"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=jNY9BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5469572&amp;usg=AFQjCNFzhZgXxKva4OPcJwADylZLInZj4g" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5469572.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5469572.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5469572" style="display:none"><span itemprop="description">A system for processing a complete object code data set, to be linked into an executable program. The system features means for facilitating optimization analysis based upon the complete object code data set and also means for modifying the object code data based upon the optimization analysis results....</span><span itemprop="url">http://www.google.com/patents/US5469572?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5469572 - Post compile optimizer for linkable object code</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5469572 - Post compile optimizer for linkable object code" title="Patent US5469572 - Post compile optimizer for linkable object code"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5469572 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 07/984,082</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Nov 21, 1995</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Dec 1, 1992</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 1, 1992</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">07984082, </span><span class="patent-bibdata-value">984082, </span><span class="patent-bibdata-value">US 5469572 A, </span><span class="patent-bibdata-value">US 5469572A, </span><span class="patent-bibdata-value">US-A-5469572, </span><span class="patent-bibdata-value">US5469572 A, </span><span class="patent-bibdata-value">US5469572A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22James+M.+Taylor%22">James M. Taylor</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Taylor%3B+James+M.%22">Taylor; James M.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5469572.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5469572.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5469572.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (26),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5469572&usg=AFQjCNGR0bSfYA54ocGvVtMSxDScTXWfVA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5469572&usg=AFQjCNHAx225mmC5k_02zE5EyZ55iXSF4w">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5469572A%26KC%3DA%26FT%3DD&usg=AFQjCNErmNGMmCXQVqo1z5qbCi_eEgkupA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54013516" lang="EN" load-source="patent-office">Post compile optimizer for linkable object code</invention-title></span><br><span class="patent-number">US 5469572 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37478865" lang="EN" load-source="patent-office"> <div class="abstract">A system for processing a complete object code data set, to be linked into an executable program. The system features means for facilitating optimization analysis based upon the complete object code data set and also means for modifying the object code data based upon the optimization analysis results. The system allows for the specification of static instruction ranges that are to be isolated from the optimization process. Indirect and external process transfer of control destination ranges are identified in order to formulate the proper control flow information necessary to retain the optimized object code data integrity. The system enables the implementation of a class of optimizations which are supplemental to the standard class of optimizations performed during the initial object code generation process.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(30)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-10.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-10.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-11.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-11.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-12.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-12.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-13.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-13.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-14.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-14.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-15.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-15.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-16.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-16.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-17.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-17.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-18.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-18.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-19.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-19.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-20.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-20.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-21.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-21.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-22.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-22.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-23.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-23.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-24.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-24.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-25.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-25.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-26.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-26.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-27.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-27.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-28.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-28.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-29.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-29.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5469572-30.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5469572-30.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(26)</span></span></div><div class="patent-text"><div mxw-id="PCLM4913325" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A system for generating data representing an optimized object code set for a data processing system from data representing a complete object code set, comprising:<div class="claim-text">(a) a memory area for storing data;</div> <div class="claim-text">(b) means for forming a plurality of data storage areas within said memory area;</div> <div class="claim-text">(c) first converter means for converting said data representing the complete object code set into data representing a first plurality of instruction sequences to be stored in a first data storage area, a first plurality of symbol and relocation data to be stored in a second data storage area and a plurality of static data to be stored in a third data storage area;</div> <div class="claim-text">(d) second converter means coupled with the first and second data storage areas for converting said data representing said first plurality of instruction sequences into data representing a plurality of optimized instruction sequences to be stored in a fourth data storage area;</div> <div class="claim-text">(e) adjuster means coupled with the second storage area for adjusting said first symbol and relocation data into a plurality of adjusted symbol and relocation data to be stored in a fifth data storage area such that said adjusted symbol and relocation data corresponds to said data representing the plurality of optimized instruction sequences; and</div> <div class="claim-text">(f) data generating means coupled to said third, fourth and fifth storage areas for generating said data representing the optimized object code set from said static data, said data representing the plurality of optimized instruction sequences and said plurality of adjusted symbol and relocation data.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The system of claim 1 wherein said data representing the complete object code set includes a plurality of static instruction ranges.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The system of claim 2 wherein said data representing the complete object code set includes a plurality of statically referenced procedure ranges such that said plurality of statically referenced procedure ranges correspond to said static instruction ranges comprising:<div class="claim-text">first identifying means for designating said plurality of statically referenced procedure ranges thereby allowing for the formulation of accurate control flow information corresponding to said data representing the complete object code set.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The system of claim 2 wherein said static instruction ranges are indicated in a separate storage area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The system of claim 4 wherein said static instruction ranges are indicated as encompassing an object code module.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The system of claim 4 wherein said static instruction ranges are indicated as encompassing an object code library.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The system of claim 2 wherein said static instruction ranges are indicated within said data representing the complete object code set.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The system of claim 7 wherein said static instruction ranges are indicated as encompassing a instruction segment offset begin and end address boundary.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The system of claim i wherein said data representing the first plurality of instruction sequences contains data representing a plurality of indirect transfer of control instructions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The system of claim 9 wherein said data representing the complete object code set includes a plurality of indirect transfer of control destination procedure ranges such that said plurality of indirect transfer of control destination procedure ranges correspond to said data representing the plurality of indirect transfer of control instructions comprising:<div class="claim-text">second identifying means for designating said plurality of indirect transfer of control destination procedure ranges corresponding to said data representing the plurality of indirect transfer of control instructions thereby allowing for the formulation of accurate control flow information corresponding to said data representing the complete object code set.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The system of claim i wherein said complete object code data set contains a plurality of external process transfer of control destination ranges comprising:<div class="claim-text">third identifying means for designating said external process transfer of control destination ranges within said complete object code data set thereby allowing for the formulation of accurate control flow information corresponding to said data representing the complete object code set.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The system of claim i wherein said data representing the first plurality of instruction sequences contains data representing a plurality of limited displacement instructions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The system of claim 12 wherein said data representing the plurality of limited displacement instructions contains a plurality of adjusted displacement range boundary violations comprising:<div class="claim-text">substitution means for converting selected data within said data representing the plurality of limited displacement instructions whereby said selected data contains said plurality of adjusted displacement range boundary violations into data representing a plurality of logically equivalent instruction sequences such that said logically equivalent instruction sequences include sufficiently sized adjusted displacement ranges.</div> </div>
    </div>
    </div> <div class="claim"> <div num="14" class="claim">
      <div class="claim-text">14. A method for generating data representing an optimized object code set for a data processing system from data representing a complete object code set, comprising the steps of:<div class="claim-text">(a) forming a plurality of data storage areas within a memory area;</div> <div class="claim-text">(b) converting said data representing the complete object code set into data representing a first plurality of instruction sequences to be stored in a first data storage area, a first plurality of symbol and relocation data to be stored in a second data storage area and a plurality of static data to be stored in a third data storage area;</div> <div class="claim-text">(c) converting said data representing said first plurality of instruction sequences into data representing a plurality of optimized instruction sequences to be stored in a fourth data storage area;</div> <div class="claim-text">(d) adjusting said first symbol and relocation data into a plurality of adjusted symbol and relocation data to be stored in a fifth data storage area such that said adjusted symbol and relocation data corresponds to said data representing the plurality of optimized instruction sequences; and</div> <div class="claim-text">(e) generating said data representing the optimized object code set from said static data, said data representing the plurality of optimized instruction sequences and said plurality of adjusted symbol and relocation data.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The method of claim 14 wherein said data representing the complete object code set includes a plurality of static instruction ranges.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The method of claim 15 wherein said data representing the complete object code set includes a plurality of statically referenced procedure ranges such that said plurality of statically referenced procedure ranges correspond to said static instruction ranges further comprising the steps of:<div class="claim-text">designating said plurality of statically referenced procedure ranges thereby allowing for the formulation of accurate control flow information corresponding to said data representing the complete object code set.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The method of claim 15 wherein said static instruction ranges are indicated in a separate storage area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The method of claim 17 wherein said static instruction ranges are indicated as encompassing an object code module.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The method of claim 17 wherein said static instruction ranges are indicated as encompassing an object code library.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The method of claim 15 wherein said static instruction ranges are indicated within said data representing the complete object code set.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The method of claim 20 wherein said static instruction ranges are indicated as encompassing a instruction segment offset begin and end address boundary.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. The method of claim 14 wherein said data representing the first plurality of instruction sequences contains data representing a plurality of indirect transfer of control instructions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" class="claim">
      <div class="claim-text">23. The method of claim 22 wherein said data representing the complete object code set includes a plurality of indirect transfer of control destination procedure ranges such that said plurality of indirect transfer of control destination procedure ranges correspond to said data representing the plurality of indirect transfer of control instructions further comprising the steps of:<div class="claim-text">designating said plurality of indirect transfer of control destination procedure ranges corresponding to said data representing the plurality of indirect transfer of control instructions thereby allowing for the formulation of accurate control flow information corresponding to said data representing the complete object code set.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" class="claim">
      <div class="claim-text">24. The method of claim 14 wherein said complete object code data set contains a plurality of external process transfer of control destination ranges further comprising the steps of:<div class="claim-text">designating said external process transfer of control destination ranges within said complete object code data set thereby allowing for the formulation of accurate control flow information corresponding to said data representing the complete object code set.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" class="claim">
      <div class="claim-text">25. The method of claim 14 wherein said data representing the first plurality of instruction sequences contains data representing a plurality of limited displacement instructions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" class="claim">
      <div class="claim-text">26. The method of claim 25 wherein said data representing the plurality of limited displacement instructions contains a plurality of adjusted displacement range boundary violations further comprising the steps of:<div class="claim-text">converting selected data within said data representing the plurality of limited displacement instructions whereby said selected data contains said plurality of adjusted displacement range boundary violations into data representing a plurality of logically equivalent instruction sequences such that said logically equivalent instruction sequences include sufficiently sized adjusted displacement ranges.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66730792" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>This invention relates to the post compile/assemble optimization of object code machine instruction data, specifically to an optimization process based upon analysis of the complete object code data set to be linked into an executable program.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Heretofore, optimization processes have been performed as a step in the initial object code generation process. These processes are limited to performing optimizations based upon information derived from the source code data being translated into a single object code module. These single object code module optimizations fail to utilize the additional optimization analysis information available from the complete object code data set that is to be linked in order to form an executable program.</p>
    <p>A complete object code data set optimization analysis process had not previously been considered feasible in part due to the absence of a suitable method of ensuring correct interpretation of disassembled machine instruction data. This correct interpretation difficulty results from the potential presence of both program data and machine instruction data within an object code instruction segment.</p>
    <heading>DESCRIPTION OF THE PRIOR ART</heading> <p>Prior art object code data machine instruction disassemblers utilize all available information within an object code module in order to attempt a best effort at differentiating between program data and machine instruction data. This information includes symbol data, relocation data, and transfer of control instruction displacement values. This information is used in order to detect cases where instruction segment data cannot represent syntactically correct machine instructions. If a public symbol is found to be located at an address that does not fall on an instruction boundary, then it can be determined that the instruction segment contents at that address are to be considered program data rather than machine instruction data. If a transfer of control instruction displacement value indicates a transfer of control destination address that does not fall on an instruction boundary, then it can be determined that the instruction segment contents at the transfer of control instruction address are to be considered program data rather than machine instruction data. If relocation data indicates that a relocation reference is located at an instruction segment address and the instruction at that address does not allow a relocation reference, then it can be determined that the instruction segment contents at that address are to be considered program data rather than machine instruction data.</p>
    <p>Relocatable program data is distinguishable from machine instruction data within an instruction segment due to symbol or relocation data referencing. Non relocatable program data, however, cannot always be detected. It is impossible to interpret with certainty the contents of every instruction segment range as being instruction data or non relocatable program data relying solely upon the usual information found in an object code module. This is because of the possible existence of instruction segment non relocatable program data which resembles a syntactically correct machine instruction and cannot be distinguished from that machine instruction relying on the usual information found in an object code module.</p>
    <p>Another obstacle to successful complete object code data set optimization had occurred due to the difficulty involved in determining the destinations of indirect transfer of control instructions. Indirect transfer of control instructions jump to or call instruction addresses that reside in variables or processor registers. Any machine instruction address could potentially serve as a destination for an indirect transfer of control instruction. Because of this, it is difficult to determine adequate control flow information corresponding to a set of object code data. This lack of adequate control flow information restricts the possible set of optimizations that can be performed on such a set of object code data.</p>
    <heading>OBJECTS OF THE INVENTION</heading> <p>Accordingly, several objects and advantages of the invention are:</p>
    <p>(a) Facilitation of a class of optimizations that can be performed based upon analysis of a complete object code data set. The term "complete object code data set" is used within this application when referring to all of the object code data that is to be linked in order to form executable program data. Register parameter passing conversion, non accessed code deletion, far displacement to near displacement instruction conversion, and procedure end stack clearing conversion are all significant optimizations which fall into this class. These listed optimizations have been successfully implemented in the preferred embodiment of the invention.</p>
    <p>(b) Facilitation for the indication of the set of all possible incorrectly interpreted instruction segment ranges within a complete set of object code data. These indicated instruction segment ranges contain non relocatable program data and thus the possibility for incorrect machine instruction interpretation exists within these ranges. The term "static instruction range" is used within this application when referring to one of these indicated instruction segment ranges. This static instruction range indication ensures correct object code machine instruction data interpretation within the instruction segment ranges excluded from the indication.</p>
    <p>(c) Effective isolation, during optimization analysis, of the data within the static instruction ranges indicated in (b) above from the data within the remainder of the instruction segment ranges. This allows for optimizations to be performed on machine instruction data within ranges not indicated in (b) while the data located within those ranges indicated in (b) is designated as static and is not modified.</p>
    <p>(d) Indication of the set of all possible indirect transfer of control destination instruction segment ranges within a complete object code data set. This indication permits the sufficient formulation of control flow information required for the optimizations listed in (a) to be performed on a machine instruction set which includes indirect transfer of control instructions.</p>
    <p>(e) Indication of the set of all possible external process transfer of control destination ranges within a complete object code data set. These destination ranges contain control flow entry points into a program whereby the transfer of control into these points is initiated by external processes. This indication permits the sufficient formulation of control flow information required for the optimizations listed in (a) to be performed on object code data that is generated in a multiple process operating system environment.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention achieves the foregoing objects and allows for optimizations to be performed on a complete object code data set to be linked into an executable program. Because these optimizations are based upon analysis of a complete set of object code data, they constitute an additional class of optimizations not included in the standard class of optimizations that can performed during the single object code data module generation process. This additional class of optimizations allows for improved program execution efficiency.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 shows the complete object code data set optimization stage within the traditional program creation process.</p>
    <p>FIG. 2 shows the components comprising the complete object code data set optimization process.</p>
    <p>FIGS. 3A and 3B show possible forms of the static instruction range specification data.</p>
    <p>FIG. 4 shows the components of the object code data converter shown in FIG. 2.</p>
    <p>FIG. 5 shows the components of the instruction sequence converter shown in FIG. 2.</p>
    <p>FIG. 6 shows the components of the control flow constructor shown in FIG. 5.</p>
    <p>FIG. 7 shows the components of the indirect transfer of control destination procedure range identifier shown in FIG. 6.</p>
    <p>FIG. 8 shows the components of the external transfer of control destination procedure range identifier shown in FIG. 6.</p>
    <p>FIG. 9 shows the components of the statically referenced procedure range identifier shown in FIG. 6.</p>
    <p>FIG. 10 shows the components of the instruction displacement adjuster shown in FIG. 5.</p>
    <p>FIG. 11 shows the components of the limited displacement range inspector shown in FIG. 10.</p>
    <p>FIG. 12 shows the components of the symbol and relocation data adjuster shown in FIG. 2.</p>
    <p>FIG. 13 shows the components of the symbol and relocation data adjuster shown in FIG. 2.</p>
    <p>FIGS. 14A and 14B describe the steps performed by the complete object code data set optimization process.</p>
    <p>FIGS. 15A and 15B show examples of types of machine instruction procedure ranges.</p>
    <p>FIG. 16 shows the edit delta data table to be used for symbol and relocation data adjustments and also for instruction displacement adjustments.</p>
    <p>FIG. 17 shows the flowchart used for adjusted limited displacement range checking.</p>
    <p>FIGS. 18 through 31 provide code for performing various routines.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p>A typical embodiment of the invention within the traditional executable program creation process is shown in FIG. 1. All of the source code data (110), that produces the complete object code data set to be linked in order to form executable program data, is first processed by a compiler and or assembler (112). The generated complete object code data set (114) is input into the invention (116) prior to the link process. The invention optimizes the object code data based upon analysis of information obtained from this complete object code data set. The invention generates optimized object code data (118) suitable for input to the linker. The linker (120) generates optimized executable program data (122).</p>
    <p>The components of the invention are shown in FIG. 2. The object code converter (212) processes a complete object code data set (114) and generates instruction sequence data (214), symbol and relocation data (216), and static data (218) to be stored in their respective data storage areas. Static instruction range specification data (210) may also processed by both the object code converter (212) and the instruction sequence converter (220). The instruction sequence converter (220) generates optimized instruction sequence data (222). The symbol and relocation data adjuster (224) generates adjusted symbol and relocation data (226) which corresponds to the optimized instruction sequence data (222). The object code generator (240) converts the static data (218), adjusted symbol and relocation data (226), and optimized instruction sequence data (222) into optimized object code data (118).</p>
    <p>The components that comprise the complete object code data set optimization process are shown in FIGS. 2 through 13. The steps performed by these components are outlined in FIGS. 14A and 14B. FIGS. 15 through 17 are also referred to during this discussion in order to provide the reader additional descriptions of the features and operations performed by the invention.</p>
    <p>The location of the complete object code data set (114) to be input into the invention (step 1410) must first be specified. This specification is similar to the normal linker input specification. The locations of all application object code data along with any object code libraries that contain object code data referenced by the application object code data are specified.</p>
    <p>Information specifying the location of all static instruction ranges (210) within the complete object code data set is input into the invention (step 1412). These static instruction ranges contain instances where possible incorrect machine instruction interpretations may occur. Because these ranges cannot be accurately interpreted, they are not converted into instruction sequence data and are not modified by the instruction sequence converter (220). The static instruction range specification data may be retrieved from within the actual object code data locations themselves (FIG. 3B) or it may be retrieved from a separate memory location (FIG. 3A). If it is located in the object code data memory area, then the static instruction range specification data may be in the form of an object code record which specifies the static instruction ranges in terms of begin and end segment offset address boundaries within an instruction segment (316).</p>
    <p>This preferred method of specifying static instruction ranges allows for a more precise delineation these ranges. A conforming compiler or assembler is required in order to generate object code data corresponding to the conventions of this specification method. If the static instruction range specification data is located in the separate memory location, then it may be specified as encompassing an entire object code module (310) or object code library (312). This method of specifying static instruction ranges is required in cases where compilers or assemblers do not generate the object code record data (316) shown in FIG. 3B. This specification method is the less precise and therefore the less preferred of the two methods. The static instruction range specification data shown in a separate memory area (210) from the object code data is drawn with hatched lines in FIG. 2 in order to denote its less preferred status. Because it is shown in a distinct form, this static instruction range specification (210) will serve as a reference to either static instruction range specification type within this application.</p>
    <p>The object code converter (212) reads the object code data and stores components of this data into a plurality of storage areas (step 1414). This object code converter is shown in FIG. 4.</p>
    <p>Symbol data (322) and relocation data (324) are loaded by their respective loaders (410 and 414) into symbol (424) and relocation (430) data tables in the corresponding storage area (216), These data tables are indexed in order to allow the necessary adjustments to be performed corresponding to possible subsequent machine instruction edits, The segment offset indexer (412) generates index data based upon on a symbols' segment offset addresses (426). This indexing allows for the necessary symbol data adjustments to be performed corresponding to possible subsequent instruction edits in the cases where the symbols are located within instruction segments,</p>
    <p>The segment offset indexer (412) also generates index data based upon the segment offset address where relocation data references are found (428), The relocation data is additionally indexed by the relocation referenced segment offset indexer (416), based upon the referenced .segment offset address (432), This referenced segment offset address is typically loaded into the relocation reference segment offset address by the linker or program loader. These two indexes are necessary because relocation information always contains both the relocation reference segment offset address and the referenced segment offset address, This double indexing allows for necessary adjustments to be performed on relocation data corresponding to possible subsequent machine instruction edits. FIG. 18 provides an assembly language listing shown in order to further explain this double indexing of relocation data.</p>
    <p>The first column in the listing shows the segment offset address for each machine instruction in the listing. The second column shows the actual machine instructions that are generated by the assembler, along with any relocation references corresponding to the generated machine instructions. The third column contains the source code that the assembler has translated into the machine instructions in the second column. There are two instruction segments in the listing, SEG1<sub>--</sub> TEXT and SEG2<sub>--</sub> TEXT. SEG2<sub>--</sub> TEXT contains three relocation references at segment offset addresses 0002, 0005, and 0008. These relocation references would be indexed according to their segment offset addresses so that these addresses can be adjusted corresponding to any possible subsequent machine instruction edits.</p>
    <p>The data to be stored in these three relocation reference addresses is to be set to the value of the segment offset addresses of the procedures seg1<sub>--</sub> proc1, seg1<sub>--</sub> proc2, and seg2<sub>--</sub> proc. The relocation data is secondly indexed on these referenced segment offset addresses. The first relocation reference located at segment offset address 0002 in the SEG2<sub>--</sub> TEXT segment would be secondly indexed on the segment offset address of seg1<sub>--</sub> procl, in this case segment SEG1<sub>--</sub> TEXT offset address 0000. The second relocation reference located at segment offset address 0005 in the SEG2<sub>--</sub> TEXT segment would be secondly indexed on the segment offset address of seg1<sub>--</sub> proc2, in this case segment SEG1<sub>--</sub> TEXT offset address 0001. Finally the third relocation reference located at segment offset address 0008 in the SEG2<sub>--</sub> TEXT segment would be secondly indexed on the segment offset address of seg2<sub>--</sub> proc, in this case segment SEG2<sub>--</sub> TEXT offset address 0000. This second relocation data index enables the necessary adjustment of referenced segment offset addresses corresponding to possible subsequent machine instruction edits.</p>
    <p>The relocation referenced segment offset indexer (416) may in some cases extract the referenced offset value from either instruction segment (318) or data segment (320) contents. The above assembly listing shows the SEG2<sub>--</sub> TEXT instruction segment containing the referenced offset value 0001 at address 0005. This referenced offset value is utilized for the aforementioned secondary relocation data indexing and is also loaded into the relocation data (422) for possible subsequent adjustments.</p>
    <p>The machine instruction disassembler (418) loads all static instruction range data (434) from the instruction segment data as specified by the static instruction range specification data (210). The segment definition data (314) is inspected during this static instruction range specification. The static instruction range data is not disassembled because of the possibility of incorrect machine instruction interpretation. This static instruction range data is loaded in the static data memory area (218). The data segment loader (420) and the segment definition loader (422) store the data segment contents (436) along with the segment definition data (438) into this same static data area.</p>
    <p>The machine instruction disassembler (418) disassembles all instruction segment ranges not indicated as static (step 1416). The instruction disassembly process utilizes current technology similar to that which is found in any commercial object code disassembler. Instruction segment contents are disassembled into machine instruction and relocatable program data sequences which are stored in their respective storage area (214). The term "instruction sequences" is used within this application when referring to these machine instruction and relocatable program data sequences.</p>
    <p>The components that comprise the instruction sequence converter (220) are shown in FIG. 5. The control flow constructor (510) analyzes instruction sequence data (214), symbol and relocation data (216), static data (218), and static instruction range specification data (210) and generates control flow information in the form of machine instruction procedure range data (512) and direct calling hierarchy data (514). The components that comprise the control flow constructor are shown in FIG. 6.</p>
    <p>The machine instruction procedure range constructor (610) groups the instruction sequence data (214) into machine instruction procedure ranges (step 1418) which closely delineate higher level programming language procedures or functions. These machine instruction procedure ranges may contain multiple control flow entry and exit paths. This requirement is due to the potential control flow complexity of any arbitrary sequence of machine instructions. The formulation of a machine instruction procedure range involves a two step process. First, machine instructions are grouped together by matching a return instruction with the sequence of all preceding relocatable program data items and instructions, up to but not including the previous return instruction, if it exists. Most processor instruction sets include one or more types of return instructions so this grouping applies across the majority of processor platforms. This initial grouping may be performed during the instruction disassembly (step 1416) if desired. Next the machine instruction procedure range constructor (610) consolidates these groups into machine instruction procedure ranges (512) by connecting direct transfer of control jump instructions between the groups as shown by the arrows in FIG. 15A. Memory accessing instructions are also connected in cases where instruction segment variables are referenced.</p>
    <p>Irregular characteristics are recognized by the machine instruction procedure range constructor (610) in order to prevent certain optimizations from being performed on the machine instruction procedure ranges that contain these characteristics. Some of these irregular characteristics are illustrated in FIG. 15B. If the procedure group consolidations result in non contiguous procedure ranges (group 1510 is not included in the surrounding procedure range) then the machine instruction procedure range is flagged due to its irregular nature. Any machine instruction procedure range that contains an indirect jump instruction (1512) is flagged due to the indeterminate nature of the procedure range. Any machine instruction procedure range that contains an end of segment instruction other than a return instruction (1514) is flagged due to the irregular nature of the range. Any machine instruction procedure range that contains dissimilar return instruction types is flagged due to the irregular nature of the range (1516).</p>
    <p>Additional irregular characteristic inspections must be included as required by any additionally implemented optimizations. If register parameter passing conversion is to be implemented, for example, then all expected existing stack setup and stack clearing instructions are checked for in a procedure range. If all of these expected instructions are not found, then the procedure range contains irregular stack based parameter passing. This irregular stack based parameter passing cannot be converted to register parameter passing so the procedure range is flagged to prevent this conversion.</p>
    <p>The direct calling hierarchy constructor (612) generates direct calling hierarchy data (514) which corresponds to the direct calling hierarchy between the machine instruction procedure ranges (step 1420). Machine instruction procedure range data (512) and instruction sequence data (214) are inspected in order to generate this direct calling hierarchy data. Symbol and relocation data (216) is used in constructing this hierarchy tree in order to resolve calls through relocation data and calls through external symbols to their corresponding public symbols' machine instruction procedure ranges. Static instruction range specification data (210) is used to determine if a direct call transfers control into a static instruction range instead of a machine instruction procedure range. In the preferred embodiment, this data is in the form a hierarchy tree which is constructed by assigning pointer structures between the called and calling procedure ranges. Recursive procedure calls are represented by a call pointer from a procedure range assigned back to that same procedure range. Segment offset values accompany these call pointer structures in order to enable the identification the actual call instruction within the instruction sequence data. This actual call pointer structure is shown in FIG. 19.</p>
    <p>The structure is used to construct a double linked list that is connected to a calling machine instruction procedure range. This list contains data representing each call instruction within the calling procedure range. The offset field allows for identification of the actual call instruction within the instruction sequence data. The call<sub>--</sub> flag field contains data representing the call instruction type. The called<sub>--</sub> proc<sub>--</sub> ptr field holds the pointer to the called machine instruction procedure range.</p>
    <p>The direct calling hierarchy structure is to be utilized for control flow analysis and data flow analysis during the optimization analysis stage.</p>
    <p>The indirect transfer of control destination range identifier (614) identifies all potential indirect transfer of control destination machine instruction procedure ranges (step 1422). This indirect transfer of control destination range identifier is shown in FIG. 7. It can be shown that there are distinct areas within the complete set of object code that contain information from which these ranges can adequately be identified. Specifically, any indirect transfer of control destination instruction address must originate from an explicit declaration of that address within the complete set of object code. There are methods in which to formulate instruction addresses that bypass this explicit declaration requirement, but these methods constitute obscure programming practices and can thus be established as insignificant. It because of this obscure programming possibility that the term "adequately" is used in the second sentence of this paragraph. All explicit indirect transfer of control destination address declarations can be derived from two locations within the complete set of object code.</p>
    <p>First, each relocatable program data item found in either the instruction sequence data (214) or data segment contents (436) within the static data (218) are inspected by the relocatable data item referenced address inspector (710), in order to determine if a referenced instruction segment offset address is to be initialized into the relocatable program data item. Symbol and relocation data (216) is utilized in order to determine referenced segment offset addresses during this inspection process. If an instruction segment offset address is to be initialized into a relocatable program data item, then the indirect transfer destination procedure range designator (712) identifies the machine instruction procedure range which contains the referenced address as a potential indirect transfer of control destination procedure range. Next, each machine instruction that is not a direct transfer of control instruction within the instruction sequence data (214) is inspected by the non direct transfer instruction relocation referenced address inspector (714), in order to determine if an instruction segment offset address is to be initialized into a relocation reference within the machine instruction.</p>
    <p>Again, symbol and relocation data (216) is utilized in order to determine referenced segment offset addresses during this inspection process. If an instruction address segment offset is to be initialized into a relocation reference within a non direct transfer of control instruction, then the indirect transfer destination procedure range designator (712) identifies the machine instruction procedure range which contains the referenced address as a potential indirect transfer of control destination procedure range.</p>
    <p>The external transfer of control destination range identifier (616) identifies all machine instruction procedure ranges that are potential transfer of control destinations originating from external processes (step 1424). External process transfer of control destinations would possibly be present in a multiple process operating system environment. In a single processing environment, the executable program start address is designated as the single external process transfer of control destination. This range identifier is shown in FIG. 8. Declarations containing external transfer of control destination addresses are located in the export symbol area (812) within the symbol and relocation data (216). The export symbol address inspector (814) examines the contents of this export symbol data (812), and identifies the machine instruction procedure ranges that contain the declared external transfer of control destination addresses. The externally referenced procedure range designator (816) identifies these procedure ranges as potential external process transfer of control destination procedure ranges.</p>
    <p>The statically referenced procedure range identifier (618) identifies procedure ranges that contain referenced instruction segment offset addresses that are to be initialized into relocation reference addresses within static instruction ranges (step 1426). This statically referenced procedure range identifier is shown in FIG. 9. Machine instruction disassembly has not been performed on static instruction ranges, so any referenced instruction segment offset address that is to be loaded into a relocation reference within the static instruction ranges is considered to be a potential transfer of control destination, regardless of the undetermined referencing instruction type. The statically referenced address inspector (912) inspects the static instruction range specification data (210) along with the symbol and relocation data (216) in order to locate these potential transfer of control destinations. The statically referenced procedure range designator (914) identifies the machine instruction procedure ranges that contain the referenced segment offset addresses as "statically referenced" procedure ranges in order facilitate proper isolation between machine instruction data within optimized and static instruction ranges.</p>
    <p>The optimization analyzer (516), shown in FIG. 5, examines the information provided by the control flow constructor (510) and formulates optimizations (step 1428) based upon analysis of the complete object code data set. Standard optimization analysis methods such as control flow analysis and data flow analysis are performed on this complete object code data set. The most significant area for potential complete object code data set optimization can be found in the instruction sequence interfaces between calling and called machine instruction procedure ranges. Register parameter passing conversion, far displacement to near displacement calling conversion, and procedure end stack clearing conversion are all preferred embodiment optimizations which involve modification of this calling interface. In order for one of these type optimizations to be performed on a calling interface into a machine instruction procedure range, all machine instruction sequences that perform a transfer of control call into that procedure range must be identifiable. All machine instruction sequences that perform a transfer of control call into the machine instruction procedure ranges designated in steps 1422, 1424 and 1426, however, cannot be accurately identified. Because of this, optimization restrictions are imposed upon these designated machine instruction procedure ranges. Specifically, optimizations cannot be performed upon the calling interfaces that transfer control into the machine instruction procedure ranges designated in steps 1422, 1424 and 1426. Optimizations are not restricted, however, on calling interfaces originating from within these designated procedure ranges.</p>
    <p>The optimization analyzer (516) performs the actual machine instruction editing (step 1430) corresponding to the results of the optimization analysis. This edit process involves the insertion, deletion, and modification of machine instructions within the instruction sequence data. Machine instruction procedure ranges may additionally be transferred from one instruction segment to another in order to facilitate far to near instruction conversions in a segmented architecture environment.</p>
    <p>The edit process generates edited instruction sequence data (518). This edited instruction data contains optimized, edited machine instruction opcodes along with transfer of control instruction displacement values which have not yet been adjusted.</p>
    <p>Symbol and relocation data and transfer of control instruction displacement values must be adjusted in order to correctly correspond to the machine instruction edits performed. The optimization analyzer (516) generates an instruction edit delta data table (520) for each instruction segment in an object code module in order to facilitate these adjustments (step 1432). This data is shown in table form in FIG. 16. The segment offset address of the machine instruction which follows the inserted, deleted or modified machine instruction is recorded in the table (1610). The machine instruction size change, or delta value (1612), is also included in this table with the address value. An edited instruction segment offset address (1614) is derived from the original address and the sum of all previous machine instruction size changes up to the original address. The information recorded in this data table is sufficient for the necessary adjustment of all symbol and relocation data and transfer of control instruction displacements within an object code module.</p>
    <p>The instruction displacement adjuster (522) next performs the machine instruction limited displacement range check (step 1434). This instruction displacement adjuster is shown in FIG. 10. The limited displacement range inspector (1010) performs a boundary violation inspection on selected instruction sequence data (520). This limited displacement range inspector is shown in FIG. 11. The flowchart for this limited displacement boundary violation inspection, based upon the edit delta data generated in step 1432, is shown in FIG. 17. The limited displacement boundary violation inspection is required in cases where instructions contain self relative displacements that are limited to a range that is less than the addressable segment size. Segment relative displacements by their very definition, contain maximum allowable displacements equal to the addressable segment size, and therefore do not require limited range checking. First, the limited displacement boundary violation detector (1110) inspects all machine instruction self relative limited displacement values, within the edited instruction sequence data (520), in order to detect if necessary adjustments, dictated by the instruction edit delta table (518), would result range boundary violations (step 1710). Any machine instruction insertion or size increase occurring during instruction editing could possibly necessitate a machine instruction limited displacement to be adjusted to a value that exceeds the limited displacement range boundary. If a range boundary violation is found then the instruction sequence data modifier (1112) substitutes a logically equivalent machine instruction sequence into the edited instruction sequence data (516), from the instruction sequence substitution data (1114), for the limited displacement machine instruction (step 1712). This logically equivalent machine instruction sequence contains a displacement range that is sufficient in size for the adjusted displacement. The instruction sequence data modifier (1112) updates the edit delta data table (520) to reflect this machine instruction substitution (step 1714). This substitution results in a machine instruction size increase which could possibly cause additional machine instruction limited displacement range boundary violations. Thus, the machine instruction limited displacement range check is repeated until no additional substitutions are required (step 1716). FIG. 20 shows an instruction that contains a limited self relative displacement and its logically equivalent non limited displacement instruction sequence:</p>
    <p>The conditional, jump not greater instruction, jng, in the left column contains an eight bit limited self relative displacement. If the address of a: were to be adjusted to a location that is beyond the eight bit displacement range, then the right column would be substituted into the instruction sequence data. This logically equivalent instruction sequence contains a logically opposite conditional, jump greater instruction, jg, which transfers control around a non conditional jump instruction, jmp. This jump instruction, jmp, contains a non limited sixteen bit displacement which is sufficient in size for the adjusted displacement.</p>
    <p>After the machine instruction limited displacement range check is completed, the displacement adjuster (1012), shown in FIG. 10, adjusts the machine instruction self relative displacements within the edited instruction sequence data (518) based upon the edit delta data (520) (step 1436). Adjustments are derived from the algebraic sum of the range of instruction size change values (812) in the edit delta table (520) between the displacement instruction segment offset address and the corresponding displacement destination instruction segment offset address. This sum is added or subtracted to the original instruction displacement in order to formulate an adjusted instruction displacement. The following source code and data structure listing shows the preferred embodiment method of adjusting eight bit transfer of control instruction displacement values. Sixteen or thirty two bit adjustments follow similar logic. FIG. 21 provides the data structures used to construct the instruction sequences and the edit delta tables described previously and are used in the instruction displacement adjustment process.</p>
    <p>The instruction<sub>--</sub> list structure is used for constructing a double linked list containing each machine instruction or relocatable program data item in an instruction sequence. The flag field is used to designate instruction characteristics in order to differentiate various instruction types.</p>
    <p>The edit<sub>--</sub> list shown in FIG. 22 structure is used for constructing a double linked list containing each entry in a edit delta data table (FIG. 16). The old<sub>--</sub> offset and delta field correspond to the actual machine instruction edits performed on the instruction sequences in an instruction segment. The old<sub>--</sub> offset field contains the offset address of the instruction that follows an instruction deletion, insertion, or modification. The delta field contains the increase or decrease in instruction size which results from the instruction edit. The edited<sub>--</sub> offset field is formulated after all edits have been entered into an edit delta data table. The following source code in FIG. 23 illustrates how this edited<sub>--</sub> offset field is formulated.</p>
    <p>The above procedure calculate<sub>--</sub> edited<sub>--</sub> offset traverses an edit delta table and keeps a running total of instruction change sizes that occur up to each table entry's segment offset address. The running total is added to the table entry's segment offset address in order to formulate the table entry's edited segment offset address.</p>
    <p>The following structure in FIG. 24 is used to build procedure range lists. These lists contain procedure range information corresponding to each instruction segment in an object module.</p>
    <p>The instruction<sub>--</sub> ptr field is assigned the address of the first instruction in an instruction sequence list. The procedure<sub>--</sub> size field holds the total size of the instructions in that list. The new<sub>--</sub> segment<sub>--</sub> ptr field is used to point to the destination segment in cases where the procedure range is to be transferred to another instruction segment. Procedure ranges may be moved to another instruction segment during instruction editing in order to achieve far to near displacement instruction conversion optimizations in segmented architecture environments.</p>
    <p>The source code listing in FIG. 25 shows how eight bit instruction displacements are adjusted in an instruction segment's edited instruction sequences corresponding to the entries in an edit delta table. The method shown here derives the adjusted displacement from the edited destination offset address. There are other methods which compute the adjusted displacement value from a known destination instruction. But these methods involve the use of pointers being assigned to the destination instruction from the displacement instruction before instruction editing. This pointer assignment method simplifies the instruction displacement adjustment process at the cost of memory resource utilization. The below listed method illustrates how instruction displacement adjustment can be performed utilizing information derived solely from the instruction sequence data and edit delta data.</p>
    <p>The listing first locates the edit delta data table entries that occur before and after the instruction that contains the displacement to be adjusted. These entries serve as starting points for traversal up or down the edit delta table, depending on the direction of the transfer displacement. If the displacement is positive, then the edited destination offset address is calculated by adding the delta values derived from all edit delta data table entries between the instruction offset address and the destination offset address being adjusted. This explanation appears to state that this destination offset address is derived from its own value. Closer inspection of the adjustment loop shows, however, that the edited destination offset value will converge toward its proper address as the delta edit data table traversal converges forward toward this destination offset address.</p>
    <p>The difference between edited and original destination offset address values is then added to the instruction displacement in order to formulate an adjusted instruction displacement. If the displacement is negative, then the edited destination offset address is calculated by subtracting the delta values from all edit table value entries between the instruction address and the destination offset address being adjusted. Again, this explanation appears to state that this destination offset address is derived from its own value. Closer inspection of the adjustment loop shows, however, that the edited destination offset value will converge toward its proper address as the edit table traversal converges backwards toward this destination offset address.</p>
    <p>Also note in the adjustment comparison that the current edit delta data table entry's delta value is not involved in the comparison, whereas this delta value is involved in the forward displacement adjustment comparison. This is due to the instruction edits being recorded in the edit delta data table at the offset address of the next instruction past the inserted, deleted, or modified machine instruction. Because of this, forward displacement adjustments are formulated differently than backward displacement adjustments. The difference between edited and original destination offset addresses is then subtracted from the instruction displacement in order to formulate an adjusted instruction displacement.</p>
    <p>Machine instruction segment relative displacements are referenced in the corresponding relocation data and thus their adjustments are performed during the relocation data adjustments to follow.</p>
    <p>After self relative instruction displacements have been adjusted according to the edit delta data, further adjustments may be required if machine instruction procedure ranges are moved or deleted from an instruction segment. Procedure ranges may be moved to another instruction segment during instruction editing in order to achieve far to near displacement instruction conversion optimizations. These optimizations would only apply in a segmented architecture environment. Procedure ranges may be deleted during instruction editing if it is determined that these procedure ranges are not accessed anywhere in the complete set object code data. The additional adjustments are required in these cases only if a self relative instruction displacement transfers control around one or more deleted or moved machine instruction procedure ranges. Every transfer of control instruction displacement of this type must be adjusted by the size of the moved or deleted machine instruction procedure range or ranges.</p>
    <p>After instruction displacement adjustment has been completed, the displacement adjuster (1012) generates optimized instruction sequence data and stores this data in its respective data storage area (222).</p>
    <p>Next, the symbol and relocation data adjuster (224) adjusts the symbol and relocation data, stored in tables, based upon the edit delta data table (step 1438). This symbol and relocation data adjuster is shown in FIG. 12. The adjustment is performed by algebraically summing the range of instruction size change values in the edit delta data table (520) between the segment starting address and the particular symbol or relocation segment offset address value. This sum is then added to the symbol or relocation address value in order to formulate an adjusted address value. The symbol data adjuster (1210) performs this adjustment on the symbol data (416), utilizing the symbol data segment offset index data (418) in order to traverse the symbol data. This symbol data adjuster generates adjusted symbol data (1214) which is stored in the adjusted symbol and relocation data memory area (226).</p>
    <p>The public node data structure used to construct the public symbol data table is shown in FIG. 26.</p>
    <p>The public<sub>--</sub> node data structure is used for constructing a public symbol data table. The public symbol data is indexed on the segment offset address where the symbol is located. The source code listing in FIG. 27 illustrates how the public symbol data adjustments are performed.</p>
    <p>In the source code listing, the public<sub>--</sub> ptr is initialized to the first public symbol in a particular instruction segment. The edit delta data table corresponding to the instruction segment is traversed and a running total of edit change values up to each edit delta data table entry segment offset address is stored in delta<sub>--</sub> total. The public symbol table is concurrently traversed and the offset addresses of public symbols that occur previous to the current edit delta data table entry are adjusted by this delta<sub>--</sub> total. After edit delta data table traversal has been completed, all public symbols that occur between the last edit delta table entry and the end of segment are adjusted by the final delta<sub>--</sub> total value.</p>
    <p>Relocation tables are double indexed on both the relocation reference segment offset address and the referenced segment offset address that is to be stored into that relocation reference. Accordingly, the relocation data table is adjusted by traversing both indexes and adjusting both components of the relocation data. Again, these adjustments are performed by algebraically summing the range of instruction size change values in the edit delta data table (520) between the segment starting address and the relocation reference or referenced segment offset address value. This sum is then added to the relocation reference or referenced segment offset address value in order to formulate an adjusted segment offset address value. The relocation data adjuster (1212) performs this adjustment on the relocation data (422), utilizing the relocation data segment offset index data (420) and the relocation data referenced segment offset index data (424) in order to traverse the relocation data. This relocation data adjuster generates adjusted relocation data (1216) to be stored in the adjusted symbol and relocation data memory area (226) .</p>
    <p>The relocation node data structure used to construct the relocation data tables in FIG. 28.</p>
    <p>The relocation<sub>--</sub> node data structure holds relocation data which is indexed on the ref<sub>--</sub> segment<sub>--</sub> number and ref<sub>--</sub> offset fields. These fields specify the relocation reference segment offset address. The relocation data is additionally indexed on the refd<sub>--</sub> segment<sub>--</sub> number and refd<sub>--</sub> offset fields. These fields specify the referenced segment offset address that is to be loaded into to relocation reference address by the linker or program loader. The source code listing in FIG. 29 illustrates how the relocation data adjustments are performed.</p>
    <p>In the source code listing, the reference<sub>--</sub> ptr is initialized to the first relocation reference address in a particular instruction segment. The referenced<sub>--</sub> ptr is initialized to the first referenced segment offset address in this same instruction segment. This referenced address is to be stored in relocation reference addresses which can be located anywhere in the object code module. The edit delta data table corresponding to the instruction segment is traversed and a running total of edit change values up to each edit delta data table entry segment offset address is stored in delta<sub>--</sub> total. The relocation reference and referenced indexes are concurrently traversed and the relocation reference and referenced segment offset addresses that occur previous to the current edit delta data table entry are adjusted by this delta<sub>--</sub> total. After edit delta table traversal has been completed, all relocation reference and referenced segment offset addresses that occur between the last edit delta data table entry and the end of segment are adjusted by the final delta<sub>--</sub> total value.</p>
    <p>After symbol and relocation data has been adjusted according to the edit delta data, further adjustments may be required if machine instruction procedure ranges are moved or deleted from an instruction segment. These additional adjustments are required for symbols and relocation data corresponding to moved procedure ranges and also for procedure ranges that follow the moved or deleted procedure ranges in the originating instruction segment.</p>
    <p>The FIG. 30 structure is used to build segment lists which contain segment information for each object code module.</p>
    <p>The segment<sub>--</sub> number field contains the number of the segment as it is defined in the object code module. The segment<sub>--</sub> node<sub>--</sub> ptr field is assigned the address of the segment<sub>--</sub> node that contains segment's name, class, and type information. The procedure<sub>--</sub> list field is assigned the address of the first procedure range in the segment, if the segment is an instruction segment.</p>
    <p>The FIG. 31 source code illustrates the method of adjusting public symbol data in order to correspond to procedure ranges that are to be deleted or transferred from one instruction segment to another.</p>
    <p>In the above source code listing, the public<sub>--</sub> ptr variable is assigned to the first public symbol within an instruction segment. All of the procedure ranges within the instruction segment are traversed and if the procedure range is to be moved or deleted then the size of that range is added to the removed<sub>--</sub> procedure<sub>--</sub> size variable. The procedure range is removed from the old segment. If this procedure range is not to be deleted then it is added to the destination segment's procedure range list and corresponding destination segment number and offset change value are assigned. If the procedure range is not to be deleted or moved, then offset change variable is set to the negative total of all previous removed procedure range sizes. All public symbols that contain addresses within the current procedure range are then adjusted corresponding to the previous procedure range departures within the instruction segment and the transfer status of the current procedure range.</p>
    <p>After all symbol and relocation data has been adjusted, the object code data generator (228) converts the optimized instruction sequence data (222), the corresponding adjusted symbol and relocation data (226), and the static data (218) into optimized object code data (118) (step 1440). This object code generator is shown in FIG. 13. The object code data generation process is similar to that which is performed by any compiler or assembler. The symbol data generator (1310) produces the output symbol data (322) from the adjusted symbol data (1214). The relocation data generator (1312) produces the output relocation data (324) from the adjusted relocation data (1216). The instruction segment generator (1316) combines the optimized instruction sequence data (222) and the static instruction range data (426) into the output instruction range data (318). The data segment generator (1318) produces the output data segment data (320) from the data segment data (428) stored in the static data area (218). The relocation referenced data offset generator (1314) inserts the adjusted relocation referenced offset values into their relocation reference locations within the output instruction segment contents (318) and the output data segment contents (320). The segment definition generator (1320) produces the output segment definition data (314) from the segment definition data (430) stored in the static data area (218).</p>
    <p>This optimized object code data is output into a form suitable for input into a linker in order to produce the optimized executable program data (122).</p>
    <p>Accordingly, the reader will see that the class of optimizations enabled by this invention are significant additions to the standard optimizations that can be performed by compilers and assemblers. In addition, the methods for identifying and isolating static instruction ranges and the methods for identifying indirect transfer of control destination ranges allow for the sufficient formulation of control flow information in order to enable the invention to operate effectively with the level of accuracy required to retain output code integrity. The identification of external process transfer of control destination ranges allow for the invention to be utilized on object code data generated for multiple process operating system environments.</p>
    <p>Although the previous specification describes several specific types of optimizations this invention enables, these types should not be construed as the limiting scope of additionally possible optimizations. These descriptions serve merely to illustrate some of the optimizations implemented in the presently preferred embodiments of the invention. Additional optimizations, for example, could include function inlining, register reload suppression across function calls, stack frame management consolidation, etc.</p>
    <p>Although certain figures and source code listings in this application use the Intel 8086 instruction set in order to describe aspects of the invention, the invention should not be construed as limited to solely operating on this processor instruction set. The methods listed in this application will operate effectively on most current general purpose processor instruction sets.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4571678">US4571678</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 1982</td><td class="patent-data-table-td patent-date-value">Feb 18, 1986</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Register allocation and spilling via graph coloring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4642764">US4642764</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1984</td><td class="patent-data-table-td patent-date-value">Feb 10, 1987</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of developing formal identities and program bases in an optimizing compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4656582">US4656582</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 4, 1985</td><td class="patent-data-table-td patent-date-value">Apr 7, 1987</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Generating storage reference instructions in an optimizing compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4656583">US4656583</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1984</td><td class="patent-data-table-td patent-date-value">Apr 7, 1987</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for improving global common subexpression elimination and code motion in an optimizing compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4667290">US4667290</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 1984</td><td class="patent-data-table-td patent-date-value">May 19, 1987</td><td class="patent-data-table-td ">501 Philon, Inc.</td><td class="patent-data-table-td ">Compilers using a universal intermediate language</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4672532">US4672532</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1986</td><td class="patent-data-table-td patent-date-value">Jun 9, 1987</td><td class="patent-data-table-td ">Tektronix, Inc.</td><td class="patent-data-table-td ">Software/hardware integration control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4782444">US4782444</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 1985</td><td class="patent-data-table-td patent-date-value">Nov 1, 1988</td><td class="patent-data-table-td ">International Business Machine Corporation</td><td class="patent-data-table-td ">Compilation using two-colored pebbling register allocation method such that spill code amount is invariant with basic block&#39;s textual ordering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4791558">US4791558</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 1987</td><td class="patent-data-table-td patent-date-value">Dec 13, 1988</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for generating an object module in a first format and then converting the first format into a format which is loadable into a selected computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5051893">US5051893</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 1988</td><td class="patent-data-table-td patent-date-value">Sep 24, 1991</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">System for processing data to facilitate the creation of executable images</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5230050">US5230050</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 5, 1990</td><td class="patent-data-table-td patent-date-value">Jul 20, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Method of recompiling a program by using result of previous compilation</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5530964">US5530964</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 1994</td><td class="patent-data-table-td patent-date-value">Jun 25, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Optimizing assembled code for execution using execution statistics collection, without inserting instructions in the code and reorganizing the code based on the statistics collected</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5862382">US5862382</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 1996</td><td class="patent-data-table-td patent-date-value">Jan 19, 1999</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Program analysis system and program analysis method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5926639">US5926639</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 18, 1996</td><td class="patent-data-table-td patent-date-value">Jul 20, 1999</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Embedded flow information for binary manipulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5937191">US5937191</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 3, 1997</td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Determining and reporting data accessing activity of a program</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5946493">US5946493</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 28, 1997</td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and system in a data processing system for association of source code instructions with an optimized listing of object code instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6292940">US6292940</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 1999</td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Program complete system and its compile method for efficiently compiling a source program including an indirect call for a procedure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6578194">US6578194</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 1999</td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method using extended relocation types and operations in relocating operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6751792">US6751792</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 4, 2000</td><td class="patent-data-table-td patent-date-value">Jun 15, 2004</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Using value-expression graphs for data-flow optimizations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6851110">US6851110</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2001</td><td class="patent-data-table-td patent-date-value">Feb 1, 2005</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Optimizing an executable computer program having address-bridging code segments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7065757">US7065757</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2001</td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Efficient compilation of family of related functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7065758">US7065758</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 2002</td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Optimize code for a family of related functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200843">US7200843</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 2001</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Stmicroelectronics Limited</td><td class="patent-data-table-td ">Retrieval of symbol attributes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7861234">US7861234</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 23, 2005</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Oracle America, Inc.</td><td class="patent-data-table-td ">System and method for binary translation to improve parameter passing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7937692">US7937692</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 30, 2005</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Red Hat, Inc.</td><td class="patent-data-table-td ">Methods and systems for complete static analysis of software for building a system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8539471">US8539471</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2008</td><td class="patent-data-table-td patent-date-value">Sep 17, 2013</td><td class="patent-data-table-td ">Telefonaktiebolaget L M Ericsson (Publ)</td><td class="patent-data-table-td ">Updating firmware of an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8607211">US8607211</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2012</td><td class="patent-data-table-td patent-date-value">Dec 10, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Linking code for an enhanced application binary interface (ABI) with decode time instruction optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8612959">US8612959</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2011</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Linking code for an enhanced application binary interface (ABI) with decode time instruction optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8615745">US8615745</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 2011</td><td class="patent-data-table-td patent-date-value">Dec 24, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Compiling code for an enhanced application binary interface (ABI) with decode time instruction optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8615746">US8615746</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 30, 2012</td><td class="patent-data-table-td patent-date-value">Dec 24, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Compiling code for an enhanced application binary interface (ABI) with decode time instruction optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8713547">US8713547</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Generating compiled code that indicates register liveness</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8726247">US8726247</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Gemalto Sa</td><td class="patent-data-table-td ">Computer program product containing instructions for providing a processor the capability of executing an application derived from a compiled form</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8756591">US8756591</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2011</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Generating compiled code that indicates register liveness</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130086369">US20130086369</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 30, 2012</td><td class="patent-data-table-td patent-date-value">Apr 4, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Compiling code for an enhanced application binary interface (abi) with decode time instruction optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130086563">US20130086563</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 2011</td><td class="patent-data-table-td patent-date-value">Apr 4, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Compiling code for an enhanced application binary interface (abi) with decode time instruction optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1755034A1?cl=en">EP1755034A1</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2005</td><td class="patent-data-table-td patent-date-value">Feb 21, 2007</td><td class="patent-data-table-td ">Telefonaktiebolaget LM Ericsson (publ)</td><td class="patent-data-table-td ">Object code generation for increasing the performance of delta files</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007020082A1?cl=en">WO2007020082A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 17, 2006</td><td class="patent-data-table-td patent-date-value">Feb 22, 2007</td><td class="patent-data-table-td ">Ericsson Telefon Ab L M</td><td class="patent-data-table-td ">Object code generation for increasing the performance of delta files</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc717/defs717.htm&usg=AFQjCNHuT_DCk9A1B78-Dfs6s108xa-OtQ#C717S152000">717/152</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009445000">G06F9/445</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009450000">G06F9/45</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F8/443">G06F8/443</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F8/54">G06F8/54</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jNY9BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F8/445">G06F8/445</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F8/445</span>, <span class="nested-value">G06F9/445L</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 15, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAYLOR, JAMES M.;REEL/FRAME:030416/0772</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130412</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-26 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 9, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TAYLOR, JAMES M, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERPROC TECHNOLOGIES L.L.C.;REEL/FRAME:020218/0064</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070418</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 2, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070831</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 14, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 4, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERPROC TECHNOLOGIES L.L.C., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAYLOR, JAMES M.;REEL/FRAME:016446/0522</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040819</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERPROC TECHNOLOGIES L.L.C. 2300 EASTGATE DRIVEC</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAYLOR, JAMES M. /AR;REEL/FRAME:016446/0522</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 21, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 14, 1999</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 6, 1996</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3-Z1UDU6HdBnjVIM-8UbgxTe-QaA\u0026id=jNY9BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0oHYSSjILrcCrFKUm-CjgrBF-kUQ\u0026id=jNY9BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3ZIDi6rkfauOmyvtK8XvWLbSYuVQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Post_compile_optimizer_for_linkable_obje.pdf?id=jNY9BAABERAJ\u0026output=pdf\u0026sig=ACfU3U1HcXT84E-BAtc-4YnNe1jpvp7FAQ"},"sample_url":"http://www.google.com/patents/reader?id=jNY9BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>