# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DP_bram.srcs/sources_1/bd/weight_memory/ipshared/ec67/hdl" \
"../../../../../../source/axi_bram_block_wrapper/tb/axi_bram_block_wrapper_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
