
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skillet/git/ECE530/Lab03/Lab03/led_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.xci
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1858.332 ; gain = 0.000 ; free physical = 8853 ; free virtual = 28389
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab03/Lab03/Lab03.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.797 ; gain = 0.000 ; free physical = 8792 ; free virtual = 28321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.797 ; gain = 618.879 ; free physical = 8792 ; free virtual = 28321
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.797 ; gain = 0.000 ; free physical = 8815 ; free virtual = 28344

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18d5c6472

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2549.227 ; gain = 301.430 ; free physical = 8391 ; free virtual = 27934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a1e570b7

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8267 ; free virtual = 27810
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 91 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 185ea2ae2

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8267 ; free virtual = 27810
INFO: [Opt 31-389] Phase Constant propagation created 65 cells and removed 202 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cd33e37a

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8237 ; free virtual = 27788
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 732 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 1772 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 18cb17610

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8237 ; free virtual = 27788
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18cb17610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8236 ; free virtual = 27788
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18cb17610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8236 ; free virtual = 27788
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              91  |                                              8  |
|  Constant propagation         |              65  |             202  |                                              0  |
|  Sweep                        |               0  |             732  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8242 ; free virtual = 27785
Ending Logic Optimization Task | Checksum: 1479f62b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 8242 ; free virtual = 27785

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.317 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1479f62b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8228 ; free virtual = 27775
Ending Power Optimization Task | Checksum: 1479f62b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3047.965 ; gain = 342.801 ; free physical = 8234 ; free virtual = 27781

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1479f62b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8234 ; free virtual = 27781

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8234 ; free virtual = 27781
Ending Netlist Obfuscation Task | Checksum: 1479f62b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8234 ; free virtual = 27781
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3047.965 ; gain = 800.168 ; free physical = 8234 ; free virtual = 27781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8234 ; free virtual = 27781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8226 ; free virtual = 27776
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8235 ; free virtual = 27785
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e55b1b8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8235 ; free virtual = 27785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8235 ; free virtual = 27785

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14aaf20cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8245 ; free virtual = 27798

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 193bde48a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8242 ; free virtual = 27797

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 193bde48a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8242 ; free virtual = 27797
Phase 1 Placer Initialization | Checksum: 193bde48a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8242 ; free virtual = 27797

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16c3a3aa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8229 ; free virtual = 27784

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 95 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 0 new cell, deleted 44 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8225 ; free virtual = 27783

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             44  |                    44  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             44  |                    44  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22de6ef22

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8225 ; free virtual = 27783
Phase 2.2 Global Placement Core | Checksum: 26bb1d0d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8225 ; free virtual = 27782
Phase 2 Global Placement | Checksum: 26bb1d0d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8225 ; free virtual = 27782

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2480aa522

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8225 ; free virtual = 27783

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aeb8e851

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8224 ; free virtual = 27783

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21185908a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8224 ; free virtual = 27783

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 206514412

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8224 ; free virtual = 27783

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 257139731

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8223 ; free virtual = 27782

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2198ecb76

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8223 ; free virtual = 27782

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2282257ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8223 ; free virtual = 27782
Phase 3 Detail Placement | Checksum: 2282257ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8211 ; free virtual = 27770

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13d7bf9e1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13d7bf9e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.966. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ebeb283e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765
Phase 4.1 Post Commit Optimization | Checksum: 1ebeb283e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ebeb283e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8205 ; free virtual = 27765

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ebeb283e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8205 ; free virtual = 27765

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765
Phase 4.4 Final Placement Cleanup | Checksum: 1d1e3cfbc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1e3cfbc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765
Ending Placer Task | Checksum: 104568e82

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8206 ; free virtual = 27765
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8209 ; free virtual = 27768
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8209 ; free virtual = 27768
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8194 ; free virtual = 27759
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8193 ; free virtual = 27755
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8204 ; free virtual = 27765
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8174 ; free virtual = 27736
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8159 ; free virtual = 27727
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a17e46aa ConstDB: 0 ShapeSum: 62d847d8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eb874b40

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8116 ; free virtual = 27680
Post Restoration Checksum: NetGraph: bc4bccc1 NumContArr: 2f3b7e7f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: eb874b40

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8116 ; free virtual = 27681

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: eb874b40

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8083 ; free virtual = 27649

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: eb874b40

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8083 ; free virtual = 27649
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19cd3a909

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8072 ; free virtual = 27638
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.131  | TNS=0.000  | WHS=-0.334 | THS=-41.986|

Phase 2 Router Initialization | Checksum: 125db75d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8071 ; free virtual = 27637

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3014
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3014
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b9eca240

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8071 ; free virtual = 27636

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.945  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12f9cd6c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636
Phase 4 Rip-up And Reroute | Checksum: 12f9cd6c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d6aec80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.060  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15d6aec80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d6aec80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636
Phase 5 Delay and Skew Optimization | Checksum: 15d6aec80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f69d760b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.060  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e767c2a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636
Phase 6 Post Hold Fix | Checksum: e767c2a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14696 %
  Global Horizontal Routing Utilization  = 1.55377 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cb7e8d73

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8070 ; free virtual = 27636

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cb7e8d73

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8067 ; free virtual = 27633

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b7d5074d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8089 ; free virtual = 27631

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.060  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b7d5074d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8090 ; free virtual = 27633
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8123 ; free virtual = 27666

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8123 ; free virtual = 27666
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8123 ; free virtual = 27666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3047.965 ; gain = 0.000 ; free physical = 8109 ; free virtual = 27659
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/skillet/git/ECE530/Lab03/Lab03/Lab03.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec 10 12:14:55 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3227.027 ; gain = 179.062 ; free physical = 8065 ; free virtual = 27622
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 12:14:55 2021...
