<profile>

<section name = "Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1'" level="0">
<item name = "Date">Mon Oct 13 17:12:26 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">fmm_reduce_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.590 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_103_1_VITIS_LOOP_92_1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 704, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 210, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_2_fu_143_p2">+, 0, 0, 69, 62, 1</column>
<column name="add_ln103_fu_210_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln106_fu_258_p2">+, 0, 0, 38, 31, 2</column>
<column name="add_ln92_fu_191_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln94_2_fu_227_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln94_3_fu_181_p2">+, 0, 0, 42, 35, 35</column>
<column name="add_ln94_fu_303_p2">+, 0, 0, 39, 32, 1</column>
<column name="s_12_fu_276_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln103_fu_138_p2">icmp, 0, 0, 69, 62, 62</column>
<column name="icmp_ln106_fu_252_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln92_fu_133_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln94_fu_297_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="cnt_4_fu_309_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln103_1_fu_283_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln103_2_fu_216_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln103_3_fu_290_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln103_fu_149_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln106_fu_264_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="c_4_fu_58">9, 2, 31, 62</column>
<column name="cnt_fu_46">9, 2, 32, 64</column>
<column name="indvar_flatten_fu_62">9, 2, 62, 124</column>
<column name="r_fu_50">9, 2, 31, 62</column>
<column name="s_fu_54">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="c_4_fu_58">31, 0, 31, 0</column>
<column name="cnt_fu_46">32, 0, 32, 0</column>
<column name="icmp_ln103_reg_379">1, 0, 1, 0</column>
<column name="icmp_ln103_reg_379_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln92_reg_372">1, 0, 1, 0</column>
<column name="icmp_ln92_reg_372_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_62">62, 0, 62, 0</column>
<column name="r_fu_50">31, 0, 31, 0</column>
<column name="s_fu_54">32, 0, 32, 0</column>
<column name="trunc_ln94_4_reg_383">11, 0, 17, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, return value</column>
<column name="total_rows">in, 32, ap_none, total_rows, scalar</column>
<column name="mul_ln250">in, 62, ap_none, mul_ln250, scalar</column>
<column name="M_e_address0">out, 17, ap_memory, M_e, array</column>
<column name="M_e_ce0">out, 1, ap_memory, M_e, array</column>
<column name="M_e_q0">in, 32, ap_memory, M_e, array</column>
<column name="s_1_out">out, 32, ap_vld, s_1_out, pointer</column>
<column name="s_1_out_ap_vld">out, 1, ap_vld, s_1_out, pointer</column>
</table>
</item>
</section>
</profile>
