INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/sub_2bit/sub_2bit.srcs/sources_1/new/sub_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/sub_2bit/sub_2bit.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
