$date
	Wed Feb 26 08:59:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module my_design_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 8 # out_signal [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10101010 #
1"
0!
$end
#5000
1!
#10000
0!
#15000
1!
#20000
0!
0"
#25000
b1010101 #
1!
#30000
0!
#35000
b10101010 #
1!
#40000
0!
#45000
b1010101 #
1!
#50000
0!
#55000
b10101010 #
1!
#60000
0!
#65000
b1010101 #
1!
#70000
0!
#75000
b10101010 #
1!
#80000
0!
#85000
b1010101 #
1!
#90000
0!
#95000
b10101010 #
1!
#100000
0!
#105000
b1010101 #
1!
#110000
0!
#115000
b10101010 #
1!
#120000
0!
