
*** Running vivado
    with args -log DDS_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DDS_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.496 ; gain = 0.000
Command: synth_design -top DDS_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 160372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.965 ; gain = 53.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDS_top' [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/DDS_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.runs/synth_1/.Xil/Vivado-160076-DESKTOP-TECA72M/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (1#1) [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.runs/synth_1/.Xil/Vivado-160076-DESKTOP-TECA72M/realtime/dds_compiler_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/DDS_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.runs/synth_1/.Xil/Vivado-160076-DESKTOP-TECA72M/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (2#1) [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.runs/synth_1/.Xil/Vivado-160076-DESKTOP-TECA72M/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Phase_Accumulator_Control' [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/Phase_Accumulator_Control.v:10]
	Parameter initial_state bound to: 5'b00000 
	Parameter Start bound to: 5'b00001 
	Parameter SetTvalidHigh bound to: 5'b00010 
	Parameter SetSlavePhaseValue bound to: 5'b00011 
	Parameter CheckTready bound to: 5'b00100 
	Parameter WaitState bound to: 5'b00101 
	Parameter CheckLoopNumber bound to: 5'b00110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/Phase_Accumulator_Control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Phase_Accumulator_Control' (3#1) [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/Phase_Accumulator_Control.v:10]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dds_compiler_wiz'. This will prevent further optimization [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/DDS_top.v:25]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dds_ila'. This will prevent further optimization [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/DDS_top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Phase_Accumulator_Control_inst'. This will prevent further optimization [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/DDS_top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'DDS_top' (4#1) [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/sources_1/new/DDS_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.121 ; gain = 108.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.121 ; gain = 108.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.121 ; gain = 108.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1220.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/FPGA_PID/XADC_to_display.gen/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_wiz'
Finished Parsing XDC File [c:/Xilinx/Vivado/FPGA_PID/XADC_to_display.gen/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_wiz'
Parsing XDC File [c:/Xilinx/Vivado/FPGA_PID/XADC_to_display.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'dds_ila'
Finished Parsing XDC File [c:/Xilinx/Vivado/FPGA_PID/XADC_to_display.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'dds_ila'
Parsing XDC File [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/constrs_1/new/XADC_to_display_xdc.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/constrs_1/new/XADC_to_display_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.srcs/constrs_1/new/XADC_to_display_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDS_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDS_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1333.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dds_compiler_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dds_ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_of_Phase_Accumulator_Control_module_reg' in module 'Phase_Accumulator_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           initial_state |                              000 |                            00000
                   Start |                              001 |                            00001
           SetTvalidHigh |                              010 |                            00010
      SetSlavePhaseValue |                              011 |                            00011
             CheckTready |                              100 |                            00100
               WaitState |                              101 |                            00101
         CheckLoopNumber |                              110 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_of_Phase_Accumulator_Control_module_reg' using encoding 'sequential' in module 'Phase_Accumulator_Control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1333.773 ; gain = 222.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1334.559 ; gain = 223.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin Phase_Accumulator_Control_inst:reset to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         1|
|2     |ila_0          |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dds_compiler |     1|
|2     |ila          |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    16|
|5     |LUT1         |     1|
|6     |LUT2         |     1|
|7     |LUT3         |     6|
|8     |LUT4         |    12|
|9     |LUT5         |     7|
|10    |LUT6         |     8|
|11    |FDCE         |     4|
|12    |FDRE         |   103|
|13    |IBUF         |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1340.348 ; gain = 228.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 1340.348 ; gain = 115.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1340.348 ; gain = 228.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1352.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1352.398 ; gain = 240.902
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/FPGA_PID/XADC_to_display.runs/synth_1/DDS_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDS_top_utilization_synth.rpt -pb DDS_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 03:54:54 2021...
