v 20050313 1
B 300 0 4000 8600 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
T 4300 8700 8 10 1 1 0 6 1
refdes=U?
P 300 8400 0 8400 1 0 1
{
T 200 8450 5 8 1 1 0 6 1
pinnumber=1
T 200 8350 5 8 0 1 0 8 1
pinseq=1
T 350 8400 9 8 1 1 0 0 1
pinlabel=P0[7] (AI)
T 350 8400 5 8 0 1 0 2 1
pintype=io
}
P 300 8100 0 8100 1 0 1
{
T 200 8150 5 8 1 1 0 6 1
pinnumber=2
T 200 8050 5 8 0 1 0 8 1
pinseq=2
T 350 8100 9 8 1 1 0 0 1
pinlabel=P0[5] (AIO)
T 350 8100 5 8 0 1 0 2 1
pintype=io
}
P 300 7800 0 7800 1 0 1
{
T 200 7850 5 8 1 1 0 6 1
pinnumber=3
T 200 7750 5 8 0 1 0 8 1
pinseq=3
T 350 7800 9 8 1 1 0 0 1
pinlabel=P0[3] (AIO)
T 350 7800 5 8 0 1 0 2 1
pintype=io
}
P 300 7500 0 7500 1 0 1
{
T 200 7550 5 8 1 1 0 6 1
pinnumber=4
T 200 7450 5 8 0 1 0 8 1
pinseq=4
T 350 7500 9 8 1 1 0 0 1
pinlabel=P0[1] (AI)
T 350 7500 5 8 0 1 0 2 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 200 550 5 8 1 1 0 6 1
pinnumber=13
T 200 450 5 8 0 1 0 8 1
pinseq=13
T 350 500 9 8 1 1 0 0 1
pinlabel=SMP
T 350 500 5 8 0 1 0 2 1
pintype=pwr
}
P 300 1900 0 1900 1 0 1
{
T 200 1950 5 8 1 1 0 6 1
pinnumber=20
T 200 1850 5 8 0 1 0 8 1
pinseq=20
T 350 1900 9 8 1 1 0 0 1
pinlabel=P1[7] (I2CSCL)
T 350 1900 5 8 0 1 0 2 1
pintype=io
}
P 300 1600 0 1600 1 0 1
{
T 200 1650 5 8 1 1 0 6 1
pinnumber=21
T 200 1550 5 8 0 1 0 8 1
pinseq=21
T 350 1600 9 8 1 1 0 0 1
pinlabel=P1[5] (I2CSDA)
T 350 1600 5 8 0 1 0 2 1
pintype=io
}
P 300 1300 0 1300 1 0 1
{
T 200 1350 5 8 1 1 0 6 1
pinnumber=22
T 200 1250 5 8 0 1 0 8 1
pinseq=22
T 350 1300 9 8 1 1 0 0 1
pinlabel=P1[3]
T 350 1300 5 8 0 1 0 2 1
pintype=io
}
P 300 1000 0 1000 1 0 1
{
T 200 1050 5 8 1 1 0 6 1
pinnumber=23
T 200 950 5 8 0 1 0 8 1
pinseq=23
T 350 1000 9 8 1 1 0 0 1
pinlabel=P1[1] (I2CSCL,XTALin)
T 350 1000 5 8 0 1 0 2 1
pintype=io
}
P 4300 1600 4600 1600 1 0 1
{
T 4400 1650 5 8 1 1 0 0 1
pinnumber=27
T 4400 1550 5 8 0 1 0 2 1
pinseq=27
T 4250 1600 9 8 1 1 0 6 1
pinlabel=(EXTCLK) P1[4]
T 4250 1600 5 8 0 1 0 8 1
pintype=io
}
P 4300 1900 4600 1900 1 0 1
{
T 4400 1950 5 8 1 1 0 0 1
pinnumber=28
T 4400 1850 5 8 0 1 0 2 1
pinseq=28
T 4250 1900 9 8 1 1 0 6 1
pinlabel=P1[6]
T 4250 1900 5 8 0 1 0 8 1
pintype=io
}
P 300 200 0 200 1 0 1
{
T 200 250 5 8 1 1 0 6 1
pinnumber=35
T 200 150 5 8 0 1 0 8 1
pinseq=35
T 350 200 9 8 1 1 0 0 1
pinlabel=XRES
T 350 200 5 8 0 1 0 2 1
pintype=in
}
P 4300 7500 4600 7500 1 0 1
{
T 4400 7550 5 8 1 1 0 0 1
pinnumber=44
T 4400 7450 5 8 0 1 0 2 1
pinseq=44
T 4250 7500 9 8 1 1 0 6 1
pinlabel=P0[0] (AI)
T 4250 7500 5 8 0 1 0 8 1
pintype=io
}
P 4300 7800 4600 7800 1 0 1
{
T 4400 7850 5 8 1 1 0 0 1
pinnumber=45
T 4400 7750 5 8 0 1 0 2 1
pinseq=45
T 4250 7800 9 8 1 1 0 6 1
pinlabel=P0[2] (AIO)
T 4250 7800 5 8 0 1 0 8 1
pintype=io
}
P 4300 8100 4600 8100 1 0 1
{
T 4400 8150 5 8 1 1 0 0 1
pinnumber=46
T 4400 8050 5 8 0 1 0 2 1
pinseq=46
T 4250 8100 9 8 1 1 0 6 1
pinlabel=P0[4] (AIO)
T 4250 8100 5 8 0 1 0 8 1
pintype=io
}
P 4300 8400 4600 8400 1 0 1
{
T 4400 8450 5 8 1 1 0 0 1
pinnumber=47
T 4400 8350 5 8 0 1 0 2 1
pinseq=47
T 4250 8400 9 8 1 1 0 6 1
pinlabel=P0[6] (AI)
T 4250 8400 5 8 0 1 0 8 1
pintype=io
}
T 300 9350 5 10 0 0 0 0 1
description=psoc
T 300 8950 5 10 0 0 0 0 1
numslots=0
T 300 8650 3 10 1 0 0 0 1
CY8C29666-24PVXI
T 300 9150 5 10 0 0 0 0 1
footprint=SSOP48W
P 4300 1000 4600 1000 1 0 1
{
T 4400 1050 5 8 1 1 0 0 1
pinnumber=25
T 4400 950 5 8 0 1 0 2 1
pinseq=25
T 4250 1000 9 8 1 1 0 6 1
pinlabel=(XTALout,I2CSDA) P1[0]
T 4250 1000 5 8 0 1 0 8 1
pintype=io
}
P 4300 1300 4600 1300 1 0 1
{
T 4400 1350 5 8 1 1 0 0 1
pinnumber=26
T 4400 1250 5 8 0 1 0 2 1
pinseq=26
T 4250 1300 9 8 1 1 0 6 1
pinlabel=P1[2]
T 4250 1300 5 8 0 1 0 8 1
pintype=io
}
P 4300 6100 4600 6100 1 0 1
{
T 4400 6150 5 8 1 1 0 0 1
pinnumber=40
T 4400 6050 5 8 0 1 0 2 1
pinseq=40
T 4250 6100 9 8 1 1 0 6 1
pinlabel=(AI) P2[0]
T 4250 6100 5 8 0 1 0 8 1
pintype=io
}
P 4300 6400 4600 6400 1 0 1
{
T 4400 6450 5 8 1 1 0 0 1
pinnumber=41
T 4400 6350 5 8 0 1 0 2 1
pinseq=41
T 4250 6400 9 8 1 1 0 6 1
pinlabel=(AI) P2[2]
T 4250 6400 5 8 0 1 0 8 1
pintype=io
}
P 4300 6700 4600 6700 1 0 1
{
T 4400 6750 5 8 1 1 0 0 1
pinnumber=42
T 4400 6650 5 8 0 1 0 2 1
pinseq=42
T 4250 6700 9 8 1 1 0 6 1
pinlabel=External AGND P2[4]
T 4250 6700 5 8 0 1 0 8 1
pintype=io
}
P 4300 7000 4600 7000 1 0 1
{
T 4400 7050 5 8 1 1 0 0 1
pinnumber=43
T 4400 6950 5 8 0 1 0 2 1
pinseq=43
T 4250 7000 9 8 1 1 0 6 1
pinlabel=External VRef P2[6]
T 4250 7000 5 8 0 1 0 8 1
pintype=io
}
P 300 7000 0 7000 1 0 1
{
T 200 7050 5 8 1 1 0 6 1
pinnumber=5
T 200 6950 5 8 0 1 0 8 1
pinseq=5
T 350 7000 9 8 1 1 0 0 1
pinlabel=P2[7]
T 350 7000 5 8 0 1 0 2 1
pintype=io
}
P 300 6700 0 6700 1 0 1
{
T 200 6750 5 8 1 1 0 6 1
pinnumber=6
T 200 6650 5 8 0 1 0 8 1
pinseq=6
T 350 6700 9 8 1 1 0 0 1
pinlabel=P2[5]
T 350 6700 5 8 0 1 0 2 1
pintype=io
}
P 300 6400 0 6400 1 0 1
{
T 200 6450 5 8 1 1 0 6 1
pinnumber=7
T 200 6350 5 8 0 1 0 8 1
pinseq=7
T 350 6400 9 8 1 1 0 0 1
pinlabel=P2[3] (AI)
T 350 6400 5 8 0 1 0 2 1
pintype=io
}
P 300 6100 0 6100 1 0 1
{
T 200 6150 5 8 1 1 0 6 1
pinnumber=8
T 200 6050 5 8 0 1 0 8 1
pinseq=8
T 350 6100 9 8 1 1 0 0 1
pinlabel=P2[1] (AI)
T 350 6100 5 8 0 1 0 2 1
pintype=io
}
P 300 5500 0 5500 1 0 1
{
T 200 5550 5 8 1 1 0 6 1
pinnumber=9
T 200 5450 5 8 0 1 0 8 1
pinseq=9
T 350 5500 9 8 1 1 0 0 1
pinlabel=P4[7]
T 350 5500 5 8 0 1 0 2 1
pintype=io
}
P 300 5200 0 5200 1 0 1
{
T 200 5250 5 8 1 1 0 6 1
pinnumber=10
T 200 5150 5 8 0 1 0 8 1
pinseq=10
T 350 5200 9 8 1 1 0 0 1
pinlabel=P4[5]
T 350 5200 5 8 0 1 0 2 1
pintype=io
}
P 300 4900 0 4900 1 0 1
{
T 200 4950 5 8 1 1 0 6 1
pinnumber=11
T 200 4850 5 8 0 1 0 8 1
pinseq=11
T 350 4900 9 8 1 1 0 0 1
pinlabel=P4[3]
T 350 4900 5 8 0 1 0 2 1
pintype=io
}
P 300 4600 0 4600 1 0 1
{
T 200 4650 5 8 1 1 0 6 1
pinnumber=12
T 200 4550 5 8 0 1 0 8 1
pinseq=12
T 350 4600 9 8 1 1 0 0 1
pinlabel=P4[1]
T 350 4600 5 8 0 1 0 2 1
pintype=io
}
P 4300 4600 4600 4600 1 0 1
{
T 4400 4650 5 8 1 1 0 0 1
pinnumber=36
T 4400 4550 5 8 0 1 0 2 1
pinseq=36
T 4250 4600 9 8 1 1 0 6 1
pinlabel=P4[0]
T 4250 4600 5 8 0 1 0 8 1
pintype=io
}
P 4300 4900 4600 4900 1 0 1
{
T 4400 4950 5 8 1 1 0 0 1
pinnumber=37
T 4400 4850 5 8 0 1 0 2 1
pinseq=37
T 4250 4900 9 8 1 1 0 6 1
pinlabel=P4[2]
T 4250 4900 5 8 0 1 0 8 1
pintype=io
}
P 4300 5200 4600 5200 1 0 1
{
T 4400 5250 5 8 1 1 0 0 1
pinnumber=38
T 4400 5150 5 8 0 1 0 2 1
pinseq=38
T 4250 5200 9 8 1 1 0 6 1
pinlabel=P4[4]
T 4250 5200 5 8 0 1 0 8 1
pintype=io
}
P 4300 5500 4600 5500 1 0 1
{
T 4400 5550 5 8 1 1 0 0 1
pinnumber=39
T 4400 5450 5 8 0 1 0 2 1
pinseq=39
T 4250 5500 9 8 1 1 0 6 1
pinlabel=P4[6]
T 4250 5500 5 8 0 1 0 8 1
pintype=io
}
P 300 4100 0 4100 1 0 1
{
T 200 4150 5 8 1 1 0 6 1
pinnumber=14
T 200 4050 5 8 0 1 0 8 1
pinseq=14
T 350 4100 9 8 1 1 0 0 1
pinlabel=P3[7]
T 350 4100 5 8 0 1 0 2 1
pintype=io
}
P 300 3800 0 3800 1 0 1
{
T 200 3850 5 8 1 1 0 6 1
pinnumber=15
T 200 3750 5 8 0 1 0 8 1
pinseq=15
T 350 3800 9 8 1 1 0 0 1
pinlabel=P3[5]
T 350 3800 5 8 0 1 0 2 1
pintype=io
}
P 300 3500 0 3500 1 0 1
{
T 200 3550 5 8 1 1 0 6 1
pinnumber=16
T 200 3450 5 8 0 1 0 8 1
pinseq=16
T 350 3500 9 8 1 1 0 0 1
pinlabel=P3[3]
T 350 3500 5 8 0 1 0 2 1
pintype=io
}
P 300 3200 0 3200 1 0 1
{
T 200 3250 5 8 1 1 0 6 1
pinnumber=17
T 200 3150 5 8 0 1 0 8 1
pinseq=17
T 350 3200 9 8 1 1 0 0 1
pinlabel=P3[1]
T 350 3200 5 8 0 1 0 2 1
pintype=io
}
P 4300 3200 4600 3200 1 0 1
{
T 4400 3250 5 8 1 1 0 0 1
pinnumber=31
T 4400 3150 5 8 0 1 0 2 1
pinseq=31
T 4250 3200 9 8 1 1 0 6 1
pinlabel=P3[0]
T 4250 3200 5 8 0 1 0 8 1
pintype=io
}
P 4300 3500 4600 3500 1 0 1
{
T 4400 3550 5 8 1 1 0 0 1
pinnumber=32
T 4400 3450 5 8 0 1 0 2 1
pinseq=32
T 4250 3500 9 8 1 1 0 6 1
pinlabel=P3[2]
T 4250 3500 5 8 0 1 0 8 1
pintype=io
}
P 4300 3800 4600 3800 1 0 1
{
T 4400 3850 5 8 1 1 0 0 1
pinnumber=33
T 4400 3750 5 8 0 1 0 2 1
pinseq=33
T 4250 3800 9 8 1 1 0 6 1
pinlabel=P3[4]
T 4250 3800 5 8 0 1 0 8 1
pintype=io
}
P 4300 4100 4600 4100 1 0 1
{
T 4400 4150 5 8 1 1 0 0 1
pinnumber=34
T 4400 4050 5 8 0 1 0 2 1
pinseq=34
T 4250 4100 9 8 1 1 0 6 1
pinlabel=P3[6]
T 4250 4100 5 8 0 1 0 8 1
pintype=io
}
P 300 2700 0 2700 1 0 1
{
T 200 2750 5 8 1 1 0 6 1
pinnumber=18
T 200 2650 5 8 0 1 0 8 1
pinseq=18
T 350 2700 9 8 1 1 0 0 1
pinlabel=P5[3]
T 350 2700 5 8 0 1 0 2 1
pintype=io
}
P 300 2400 0 2400 1 0 1
{
T 200 2450 5 8 1 1 0 6 1
pinnumber=19
T 200 2350 5 8 0 1 0 8 1
pinseq=19
T 350 2400 9 8 1 1 0 0 1
pinlabel=P5[1]
T 350 2400 5 8 0 1 0 2 1
pintype=io
}
P 4300 2400 4600 2400 1 0 1
{
T 4400 2450 5 8 1 1 0 0 1
pinnumber=29
T 4400 2350 5 8 0 1 0 2 1
pinseq=29
T 4250 2400 9 8 1 1 0 6 1
pinlabel=P5[0]
T 4250 2400 5 8 0 1 0 8 1
pintype=io
}
P 4300 2700 4600 2700 1 0 1
{
T 4400 2750 5 8 1 1 0 0 1
pinnumber=30
T 4400 2650 5 8 0 1 0 2 1
pinseq=30
T 4250 2700 9 8 1 1 0 6 1
pinlabel=P5[2]
T 4250 2700 5 8 0 1 0 8 1
pintype=io
}
T 292 9500 8 10 0 0 0 0 1
net=Vcc:48
T 292 9700 8 10 0 0 0 0 1
net=GND:24
