

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Sun Apr 14 16:57:56 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.760|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  198148|  198148|  198148|  198148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Product1    |  115072|  115072|       899|          -|          -|   128|    no    |
        | + Product2   |     896|     896|         7|          -|          -|   128|    no    |
        |- ResetAccum  |     384|     384|         3|          -|          -|   128|    no    |
        |- Accum1      |   82176|   82176|       642|          -|          -|   128|    no    |
        | + Accum2     |     640|     640|         5|          -|          -|   128|    no    |
        |- Result      |     512|     512|         4|          -|          -|   128|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	11  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_216)
	2  / (tmp_216)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / (!tmp_s)
	14  / (tmp_s)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / (!tmp_215)
	20  / (tmp_215)
15 --> 
	16  / (!tmp_224)
	14  / (tmp_224)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	15  / true
20 --> 
	21  / (!tmp_221)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mult_V = alloca [16384 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 24 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_V = alloca [128 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:18]   --->   Operation 25 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ii = phi i8 [ %ii_5, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 27 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.24ns)   --->   "%tmp = icmp eq i8 %ii, -128" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 28 'icmp' 'tmp' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.71ns)   --->   "%ii_5 = add i8 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 30 'add' 'ii_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_462 = trunc i8 %ii to i4" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 32 'trunc' 'tmp_462' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%newIndex = zext i4 %tmp_462 to i64" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 33 'zext' 'newIndex' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [16 x i15]* %data_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 34 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.75ns)   --->   "%data_0_V_load = load i15* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 35 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [16 x i15]* %data_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 36 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.75ns)   --->   "%data_1_V_load = load i15* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 37 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [16 x i15]* %data_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 38 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.75ns)   --->   "%data_2_V_load = load i15* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 39 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [16 x i15]* %data_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 40 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.75ns)   --->   "%data_3_V_load = load i15* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 41 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [16 x i15]* %data_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 42 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.75ns)   --->   "%data_4_V_load = load i15* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 43 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [16 x i15]* %data_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 44 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.75ns)   --->   "%data_5_V_load = load i15* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 45 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [16 x i15]* %data_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 46 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.75ns)   --->   "%data_6_V_load = load i15* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 47 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [16 x i15]* %data_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 48 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.75ns)   --->   "%data_7_V_load = load i15* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 49 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 50 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_459 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 52 'specregionbegin' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%arrayNo = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ii, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 53 'partselect' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %arrayNo to i32" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 54 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.75ns)   --->   "%data_0_V_load = load i15* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 55 'load' 'data_0_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%extLd = zext i15 %data_0_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 56 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (1.75ns)   --->   "%data_1_V_load = load i15* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 57 'load' 'data_1_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%extLd9 = zext i15 %data_1_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 58 'zext' 'extLd9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (1.75ns)   --->   "%data_2_V_load = load i15* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 59 'load' 'data_2_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%extLd7 = zext i15 %data_2_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 60 'zext' 'extLd7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.75ns)   --->   "%data_3_V_load = load i15* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 61 'load' 'data_3_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%extLd8 = zext i15 %data_3_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 62 'zext' 'extLd8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.75ns)   --->   "%data_4_V_load = load i15* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 63 'load' 'data_4_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%extLd1 = zext i15 %data_4_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 64 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (1.75ns)   --->   "%data_5_V_load = load i15* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 65 'load' 'data_5_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%extLd2 = zext i15 %data_5_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 66 'zext' 'extLd2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.75ns)   --->   "%data_6_V_load = load i15* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 67 'load' 'data_6_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%extLd3 = zext i15 %data_6_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 68 'zext' 'extLd3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.75ns)   --->   "%data_7_V_load = load i15* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 69 'load' 'data_7_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%extLd4 = zext i15 %data_7_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 70 'zext' 'extLd4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.83ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %extLd, i16 %extLd9, i16 %extLd7, i16 %extLd8, i16 %extLd1, i16 %extLd2, i16 %extLd3, i16 %extLd4, i32 %arrayNo_cast)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 71 'mux' 'cache_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_463 = trunc i8 %ii to i7" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 72 'trunc' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_214 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_463, i7 0)" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 73 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.80>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%jj = phi i8 [ 0, %0 ], [ %jj_1, %2 ]"   --->   Operation 76 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%jj_cast = zext i8 %jj to i14" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 77 'zext' 'jj_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.24ns)   --->   "%tmp_216 = icmp eq i8 %jj, -128" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 78 'icmp' 'tmp_216' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 79 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.71ns)   --->   "%jj_1 = add i8 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 80 'add' 'jj_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_216, label %3, label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.80ns)   --->   "%index = add i14 %tmp_214, %jj_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 82 'add' 'index' <Predicate = (!tmp_216)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_459)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 83 'specregionend' 'empty_50' <Predicate = (tmp_216)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 84 'br' <Predicate = (tmp_216)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_218 = zext i14 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'zext' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w8_V_addr = getelementptr [16384 x i11]* @w8_V, i64 0, i64 %tmp_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'getelementptr' 'w8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (2.77ns)   --->   "%w8_V_load = load i11* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'load' 'w8_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 128> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 88 [1/2] (2.77ns)   --->   "%w8_V_load = load i11* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'load' 'w8_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 128> <ROM>

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i11 %w8_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [3/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.76>
ST_8 : Operation 91 [2/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 92 [1/3] (0.00ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 93 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_220 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [16384 x i16]* %mult_V, i64 0, i64 %tmp_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (2.77ns)   --->   "store i16 %tmp_220, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%iacc = phi i8 [ %iacc_1, %4 ], [ 0, %.preheader38.preheader ]"   --->   Operation 98 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.24ns)   --->   "%tmp_s = icmp eq i8 %iacc, -128" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 99 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 100 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.71ns)   --->   "%iacc_1 = add i8 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 101 'add' 'iacc_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %4" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_217 = zext i8 %iacc to i64" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 103 'zext' 'tmp_217' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%b8_V_addr = getelementptr [128 x i11]* @b8_V, i64 0, i64 %tmp_217" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 104 'getelementptr' 'b8_V_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (2.77ns)   --->   "%b8_V_load = load i11* %b8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 105 'load' 'b8_V_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 128> <ROM>
ST_11 : Operation 106 [1/1] (1.35ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 106 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 2.77>
ST_12 : Operation 107 [1/2] (2.77ns)   --->   "%b8_V_load = load i11* %b8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 107 'load' 'b8_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 128> <ROM>

State 13 <SV = 4> <Delay = 2.77>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%b8_V_load_cast = sext i11 %b8_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 109 'sext' 'b8_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [128 x i16]* %acc_V, i64 0, i64 %tmp_217" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 110 'getelementptr' 'acc_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (2.77ns)   --->   "store i16 %b8_V_load_cast, i16* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.71>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%ii2 = phi i8 [ %ii_6, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 113 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (1.24ns)   --->   "%tmp_215 = icmp eq i8 %ii2, -128" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 114 'icmp' 'tmp_215' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 115 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.71ns)   --->   "%ii_6 = add i8 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 116 'add' 'ii_6' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_215, label %.preheader.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 118 'specloopname' <Predicate = (!tmp_215)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_460 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 119 'specregionbegin' 'tmp_460' <Predicate = (!tmp_215)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_464 = trunc i8 %ii2 to i7" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 120 'trunc' 'tmp_464' <Predicate = (!tmp_215)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_222 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_464, i7 0)" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 121 'bitconcatenate' 'tmp_222' <Predicate = (!tmp_215)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (1.35ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 122 'br' <Predicate = (!tmp_215)> <Delay = 1.35>
ST_14 : Operation 123 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 123 'br' <Predicate = (tmp_215)> <Delay = 1.35>

State 15 <SV = 4> <Delay = 1.80>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%jj3 = phi i8 [ 0, %5 ], [ %jj_2, %7 ]"   --->   Operation 124 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%jj3_cast = zext i8 %jj3 to i14" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 125 'zext' 'jj3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (1.24ns)   --->   "%tmp_224 = icmp eq i8 %jj3, -128" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 126 'icmp' 'tmp_224' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 127 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.71ns)   --->   "%jj_2 = add i8 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 128 'add' 'jj_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_224, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.80ns)   --->   "%index_1 = add i14 %tmp_222, %jj3_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 130 'add' 'index_1' <Predicate = (!tmp_224)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_225 = zext i8 %jj3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 131 'zext' 'tmp_225' <Predicate = (!tmp_224)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%acc_V_addr_2 = getelementptr [128 x i16]* %acc_V, i64 0, i64 %tmp_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 132 'getelementptr' 'acc_V_addr_2' <Predicate = (!tmp_224)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str16, i32 %tmp_460)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 133 'specregionend' 'empty_55' <Predicate = (tmp_224)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 134 'br' <Predicate = (tmp_224)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.77>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_226 = zext i14 %index_1 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 135 'zext' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [2/2] (2.77ns)   --->   "%p_Val2_25 = load i16* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 136 'load' 'p_Val2_25' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_addr_1 = getelementptr [16384 x i16]* %mult_V, i64 0, i64 %tmp_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 137 'getelementptr' 'mult_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [2/2] (2.77ns)   --->   "%p_Val2_26 = load i16* %mult_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 138 'load' 'p_Val2_26' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 17 <SV = 6> <Delay = 2.77>
ST_17 : Operation 139 [1/2] (2.77ns)   --->   "%p_Val2_25 = load i16* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 139 'load' 'p_Val2_25' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 140 [1/2] (2.77ns)   --->   "%p_Val2_26 = load i16* %mult_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 140 'load' 'p_Val2_26' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 18 <SV = 7> <Delay = 1.84>
ST_18 : Operation 141 [1/1] (1.84ns)   --->   "%p_Val2_s_54 = add i16 %p_Val2_25, %p_Val2_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 141 'add' 'p_Val2_s_54' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 2.77>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (2.77ns)   --->   "store i16 %p_Val2_s_54, i16* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 2.77>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%ires = phi i8 [ %ires_1, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 145 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (1.24ns)   --->   "%tmp_221 = icmp eq i8 %ires, -128" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 146 'icmp' 'tmp_221' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 147 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (1.71ns)   --->   "%ires_1 = add i8 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 148 'add' 'ires_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_221, label %11, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_223 = zext i8 %ires to i64" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 150 'zext' 'tmp_223' <Predicate = (!tmp_221)> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [128 x i16]* %acc_V, i64 0, i64 %tmp_223" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 151 'getelementptr' 'acc_V_addr_1' <Predicate = (!tmp_221)> <Delay = 0.00>
ST_20 : Operation 152 [2/2] (2.77ns)   --->   "%acc_V_load = load i16* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 152 'load' 'acc_V_load' <Predicate = (!tmp_221)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 153 'ret' <Predicate = (tmp_221)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 2.77>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 154 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (2.77ns)   --->   "%acc_V_load = load i16* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 155 'load' 'acc_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%arrayNo3_cast = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ires, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 156 'partselect' 'arrayNo3_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_465 = trunc i8 %ires to i4" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 157 'trunc' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%newIndex6 = zext i4 %tmp_465 to i64" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 158 'zext' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [16 x i16]* %res_0_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 159 'getelementptr' 'res_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [16 x i16]* %res_1_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 160 'getelementptr' 'res_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [16 x i16]* %res_2_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 161 'getelementptr' 'res_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%res_3_V_addr = getelementptr [16 x i16]* %res_3_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 162 'getelementptr' 'res_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%res_4_V_addr = getelementptr [16 x i16]* %res_4_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 163 'getelementptr' 'res_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%res_5_V_addr = getelementptr [16 x i16]* %res_5_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 164 'getelementptr' 'res_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%res_6_V_addr = getelementptr [16 x i16]* %res_6_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 165 'getelementptr' 'res_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%res_7_V_addr = getelementptr [16 x i16]* %res_7_V, i64 0, i64 %newIndex6" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 166 'getelementptr' 'res_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (1.21ns)   --->   "switch i4 %arrayNo3_cast, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 167 'switch' <Predicate = true> <Delay = 1.21>

State 22 <SV = 6> <Delay = 1.75>
ST_22 : Operation 168 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 168 'store' <Predicate = (arrayNo3_cast == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 169 'br' <Predicate = (arrayNo3_cast == 6)> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 170 'store' <Predicate = (arrayNo3_cast == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 171 'br' <Predicate = (arrayNo3_cast == 5)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 172 'store' <Predicate = (arrayNo3_cast == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 173 'br' <Predicate = (arrayNo3_cast == 4)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 174 'store' <Predicate = (arrayNo3_cast == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 175 'br' <Predicate = (arrayNo3_cast == 3)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 176 'store' <Predicate = (arrayNo3_cast == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 177 'br' <Predicate = (arrayNo3_cast == 2)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 178 'store' <Predicate = (arrayNo3_cast == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 179 'br' <Predicate = (arrayNo3_cast == 1)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 180 'store' <Predicate = (arrayNo3_cast == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 181 'br' <Predicate = (arrayNo3_cast == 0)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 182 'store' <Predicate = (arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2 & arrayNo3_cast != 3 & arrayNo3_cast != 4 & arrayNo3_cast != 5 & arrayNo3_cast != 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 183 'br' <Predicate = (arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2 & arrayNo3_cast != 3 & arrayNo3_cast != 4 & arrayNo3_cast != 5 & arrayNo3_cast != 6)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [23]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [23]  (0 ns)
	'getelementptr' operation ('data_0_V_addr', firmware/nnet_utils/nnet_dense_latency.h:37) [35]  (0 ns)
	'load' operation ('data_0_V_load', firmware/nnet_utils/nnet_dense_latency.h:37) on array 'data_0_V' [36]  (1.75 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'load' operation ('data_0_V_load', firmware/nnet_utils/nnet_dense_latency.h:37) on array 'data_0_V' [36]  (1.75 ns)
	'mux' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:37) [59]  (1.83 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:40) [65]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:41) [73]  (1.81 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('w8_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0 ns)
	'load' operation ('w8_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w8_V' [76]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('w8_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w8_V' [76]  (2.77 ns)

 <State 7>: 3.76ns
The critical path consists of the following:
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (3.76 ns)

 <State 8>: 3.76ns
The critical path consists of the following:
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (3.76 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.77ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:42) of variable 'tmp_220', firmware/nnet_utils/nnet_dense_latency.h:42 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [81]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:48) [89]  (0 ns)
	'getelementptr' operation ('b8_V_addr', firmware/nnet_utils/nnet_dense_latency.h:49) [97]  (0 ns)
	'load' operation ('b8_V_load', firmware/nnet_utils/nnet_dense_latency.h:49) on array 'b8_V' [98]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'load' operation ('b8_V_load', firmware/nnet_utils/nnet_dense_latency.h:49) on array 'b8_V' [98]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:49) of variable 'b8_V_load_cast', firmware/nnet_utils/nnet_dense_latency.h:49 on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [101]  (2.77 ns)

 <State 14>: 1.72ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [106]  (0 ns)
	'add' operation ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [109]  (1.72 ns)

 <State 15>: 1.81ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:56) [118]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:57) [126]  (1.81 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mult_V_addr_1', firmware/nnet_utils/nnet_dense_latency.h:58) [131]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [132]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [130]  (2.77 ns)

 <State 18>: 1.84ns
The critical path consists of the following:
	'add' operation ('p_Val2_s_54', firmware/nnet_utils/nnet_dense_latency.h:58) [133]  (1.84 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:58) of variable 'p_Val2_s_54', firmware/nnet_utils/nnet_dense_latency.h:58 on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [134]  (2.77 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:64) [142]  (0 ns)
	'getelementptr' operation ('acc_V_addr_1', firmware/nnet_utils/nnet_dense_latency.h:66) [150]  (0 ns)
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:66) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [151]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:66) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [151]  (2.77 ns)

 <State 22>: 1.75ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:66) of variable 'acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:66 on array 'res_6_V' [165]  (1.75 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
