
---------- Begin Simulation Statistics ----------
final_tick                               185113109000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101241                       # Simulator instruction rate (inst/s)
host_mem_usage                                 999532                       # Number of bytes of host memory used
host_op_rate                                   199407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   987.74                       # Real time elapsed on the host
host_tick_rate                              187411186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     196961782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.185113                       # Number of seconds simulated
sim_ticks                                185113109000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42475117                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             960975                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4977101                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47173451                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12982062                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42475117                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         29493055                       # Number of indirect misses.
system.cpu.branchPred.lookups                47173451                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3803005                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      3581375                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128183631                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84568446                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           4998842                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   23767493                       # Number of branches committed
system.cpu.commit.bw_lim_events              11308246                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       118773862                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              196961782                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    149642400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.316216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.421505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    101046458     67.53%     67.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11101079      7.42%     74.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5310864      3.55%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10086924      6.74%     85.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4974967      3.32%     88.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2234028      1.49%     90.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1616611      1.08%     91.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1963223      1.31%     92.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11308246      7.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    149642400                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      90617                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1690748                       # Number of function calls committed.
system.cpu.commit.int_insts                 196122818                       # Number of committed integer instructions.
system.cpu.commit.loads                      28386169                       # Number of loads committed
system.cpu.commit.membars                        6780                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       755879      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155297051     78.85%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          314101      0.16%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           625387      0.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2520      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16169      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          474      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          210      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28380926     14.41%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11500578      5.84%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5243      0.00%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        58746      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         196961782                       # Class of committed instruction
system.cpu.commit.refs                       39945493                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     196961782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.851131                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.851131                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36064512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36064512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61675.178443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61675.178443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57404.455958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57404.455958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     33607289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33607289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 151549667000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 151549667000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.068134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      2457223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2457223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1308020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1308020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  65969373000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65969373000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1149203                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1149203                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65267.833987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65267.833987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63081.643163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63081.643163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11431635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11431635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9114391945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9114391945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       139646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       139646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8629694948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8629694948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011823                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011823                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       136802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       136802                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.613197                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.655284                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             34312                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1552                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      1256272                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        47577                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     47635793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47635793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61868.372623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61868.372623                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58008.380953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58008.380953                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     45038924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45038924                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 160664058945                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 160664058945                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054515                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054515                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2596869                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2596869                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1310864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1310864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  74599067948                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74599067948                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1286005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1286005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     47635793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47635793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61868.372623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61868.372623                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58008.380953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58008.380953                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     45038924                       # number of overall hits
system.cpu.dcache.overall_hits::total        45038924                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 160664058945                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 160664058945                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054515                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054515                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2596869                       # number of overall misses
system.cpu.dcache.overall_misses::total       2596869                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1310864                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1310864                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  74599067948                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74599067948                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1286005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1286005                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1281999                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             36.106513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         96554609                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.435682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1283023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          96554609                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.435682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46325487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       402039                       # number of writebacks
system.cpu.dcache.writebacks::total            402039                       # number of writebacks
system.cpu.decode.BlockedCycles              45795405                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              363234399                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 65982469                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  46496073                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                5004972                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5659842                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39016571                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1084869                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14579772                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        112880                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    47173451                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24700823                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      90702324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2601530                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         9730                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      196272004                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                28617                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          205                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        164773                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                10009944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.254836                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           73028133                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16785067                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.060281                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          168938761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.288469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.386912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                109873089     65.04%     65.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2920619      1.73%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2936653      1.74%     68.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2648927      1.57%     70.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3372151      2.00%     72.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3485027      2.06%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3032458      1.80%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4596842      2.72%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 36072995     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            168938761                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    203267                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    88719                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     24700723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24700723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29564.188429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29564.188429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28608.325564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28608.325564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     20833803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20833803                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 114322351519                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 114322351519                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      3866920                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3866920                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       400254                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       400254                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  99175509550                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  99175509550                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3466666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3466666                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.322001                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              8354                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        94584                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     24700723                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24700723                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29564.188429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29564.188429                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28608.325564                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28608.325564                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     20833803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20833803                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 114322351519                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 114322351519                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156551                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      3866920                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3866920                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       400254                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       400254                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  99175509550                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  99175509550                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      3466666                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3466666                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     24700723                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24700723                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29564.188429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29564.188429                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28608.325564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28608.325564                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     20833803                       # number of overall hits
system.cpu.icache.overall_hits::total        20833803                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 114322351519                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 114322351519                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156551                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      3866920                       # number of overall misses
system.cpu.icache.overall_misses::total       3866920                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       400254                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       400254                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  99175509550                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  99175509550                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3466666                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3466666                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                3464980                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              7.009752                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         52868112                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.932510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           3466666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          52868112                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.932510                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24300469                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      3464980                       # number of writebacks
system.cpu.icache.writebacks::total           3464980                       # number of writebacks
system.cpu.idleCycles                        16174349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6338126                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 29280759                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.436896                       # Inst execution rate
system.cpu.iew.exec_refs                     53591669                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14565959                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                27730382                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48764714                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             117348                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            364488                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18198293                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           315719585                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39025710                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9313929                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             265988348                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 263327                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                635174                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5004972                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1041257                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         17928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2382079                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        64304                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8543                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5153                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     20378545                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6638969                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8543                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      4725768                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1612358                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 300486694                       # num instructions consuming a value
system.cpu.iew.wb_count                     260801511                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631150                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189652248                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.408877                       # insts written-back per cycle
system.cpu.iew.wb_sent                      263056205                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384146560                       # number of integer regfile reads
system.cpu.int_regfile_writes               218007656                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.540210                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.540210                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2262722      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215304626     78.21%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               340708      0.12%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                705237      0.26%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2624      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                4036      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2605      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1918      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               39495      0.01%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 28      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           24847      0.01%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           7756      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41098396     14.93%     94.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15430019      5.60%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           18063      0.01%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          59130      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275302277                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  164522                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              328069                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       157496                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             349969                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6842510                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024855                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6413795     93.73%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     8      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    177      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 261515      3.82%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                166009      2.43%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               626      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              371      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              279717543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          727191763                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    260644015                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         434135084                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  315368890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 275302277                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              350695                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       118757803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1134007                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         339647                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    169251454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     168938761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.629598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.347654                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            97026414     57.43%     57.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12663094      7.50%     64.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11745072      6.95%     71.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10528799      6.23%     78.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9510608      5.63%     83.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8469247      5.01%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8785414      5.20%     93.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7219413      4.27%     98.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2990700      1.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       168938761                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.487211                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    24730042                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        377282                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           1132640                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           749726                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48764714                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18198293                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116526157                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                        185113110                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    185113109000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                35425581                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             232423987                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               56                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                5107537                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 68999714                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 749017                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                426898                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             866042106                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              347704975                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           395609125                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  48533606                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3867782                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                5004972                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              10958902                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                163185135                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            348833                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        528615773                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          15986                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1380                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18503473                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1327                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    454069798                       # The number of ROB reads
system.cpu.rob.rob_writes                   651130148                       # The number of ROB writes
system.cpu.timesIdled                         1402250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        33755                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         33755                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      3461768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3461768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112643.242674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112643.242674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92658.000794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92658.000794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3300395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3300395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  18177578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18177578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.046616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.046616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       161373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           161373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  14944253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14944253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.046590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.046590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       161284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       161284                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        134133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            134133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112383.631494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112383.631494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92383.631494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92383.631494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             75887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75887                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   6545897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6545897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.434241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.434241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           58246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58246                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5380977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5380977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.434241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.434241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        58246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58246                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1148890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1148890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111443.893569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111443.893569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91444.017547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91444.017547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        730364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            730364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  46642167000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46642167000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.364287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.364287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       418526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          418526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  38271516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  38271516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.364286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.364286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       418524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       418524                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         2982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  6200.934579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6200.934579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29803.738318                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29803.738318                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             2768                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2768                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data      1327000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1327000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.071764                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.071764                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                214                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      6378000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6378000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.071764                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.071764                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           214                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      3425023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3425023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3425023                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3425023                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       402039                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       402039                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       402039                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           402039                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          3461768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1283023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4744791                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112643.242674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111558.698917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111832.956460                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92658.000794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91558.808230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91836.656459                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              3300395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               806251                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4106646                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  18177578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  53188064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71365642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.046616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.371601                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134494                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             161373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             476772                       # number of demand (read+write) misses
system.l2.demand_misses::total                 638145                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  14944253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  43652493000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58596746000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.046590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.371599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        161284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        476770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            638054                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         3461768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1283023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4744791                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112643.242674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111558.698917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111832.956460                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92658.000794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91558.808230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91836.656459                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             3300395                       # number of overall hits
system.l2.overall_hits::.cpu.data              806251                       # number of overall hits
system.l2.overall_hits::total                 4106646                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  18177578000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  53188064000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71365642000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.046616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.371601                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134494                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            161373                       # number of overall misses
system.l2.overall_misses::.cpu.data            476772                       # number of overall misses
system.l2.overall_misses::total                638145                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 91                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  14944253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  43652493000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58596746000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.046590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.371599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       161284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       476770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           638054                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         675039                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.l2.tags.avg_refs                     13.852487                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 76213119                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     279.351557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1236.326392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2575.015604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.301837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.628666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998704                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    679135                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  76213119                       # Number of tag accesses
system.l2.tags.tagsinuse                  4090.693553                       # Cycle average of tags in use
system.l2.tags.total_refs                     9407709                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               79684                       # number of writebacks
system.l2.writebacks::total                     79684                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     257915.56                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40963.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     79295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    161242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    470099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22213.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       218.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        27.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     55761453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         55761453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          55761453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         164831719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220593173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27549513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         55761453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        164831719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            248142686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27549513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27549513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       263637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.506044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.204023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.130552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140852     53.43%     53.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69309     26.29%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22295      8.46%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11202      4.25%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6577      2.49%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3602      1.37%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2281      0.87%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1671      0.63%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5848      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       263637                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               40405824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                40834688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  428864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5073152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              5099776                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     10322176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10322176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       10322176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       30512512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40834688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5099776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5099776                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       161284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       476758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41244.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40292.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     10319488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     30086336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 55746932.541660249233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 162529472.723620027304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6652086000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19209699500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        79684                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  55301795.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      5073152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 27405687.405963238329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4406668233750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   389                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1359684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75070                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          161284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          476758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              638042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        79684                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              79684                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    62.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             47369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             56633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7341                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001921740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.454819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.498071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.601269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3143     67.46%     67.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          958     20.56%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          287      6.16%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          115      2.47%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           57      1.22%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           33      0.71%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           23      0.49%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           10      0.21%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14      0.30%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  468787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    638042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                638042                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      638042                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 62.95                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   397444                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   6701                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3156705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  185112705000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             25861785500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  14024141750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.013951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.981730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.051088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2346     50.35%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      1.52%     51.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2095     44.97%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      2.75%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.36%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    79684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                79684                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      79684                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                62.46                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   49528                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           8797723710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1025982300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     52957473930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            525.177078                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    612182500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5676580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14671105250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  33785643500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14232531500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 116135066250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            468074880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                545322525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12973627680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2455103280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13419435120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4404169500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            97217161605                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         164587507250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              165985560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8091102690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                856385880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     54309215820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            526.671141                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    543135250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5799652750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11016361750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  36070516000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12584747500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 119098695750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            450407520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                455179890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     13851075360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2052671460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13710774480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3464350740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            97493732400                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         166185573500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              247793400                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1909713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1909713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1909713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45934464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     45934464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45934464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1590407000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3397515750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            638268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  638268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              638268                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       634132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1271671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             579808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        79684                       # Transaction distribution
system.membus.trans_dist::CleanEvict           553719                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              226                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58234                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        579808                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10393414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3854009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14247423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    443311872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    107843968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              551155840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 185113109000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17233688999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10406444547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3855149898                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   5413248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5427710                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5266814     97.04%     97.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 159531      2.94%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1365      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5427710                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        79851                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1365                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4748566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        79652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9499650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          81017                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          679937                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4615556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       481723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3464980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1475315                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2982                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           134133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          134133                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3466666                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1148890                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
