// Seed: 921637265
module module_0 ();
  initial id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 ();
  id_1 :
  assert property (@(id_1 > "" or posedge {1{id_1 && id_1}}) 1 + id_1) begin
    $display(id_1);
  end
  wire id_2, id_3, id_4, id_5;
  assign id_1 = 1'h0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_6;
endmodule
