Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "top.v" in library work
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	CONST_1 = "000000001"
	CONST_2 = "111010001"
	CONST_3 = "0000000000111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	CONST_1 = 9'b000000001
	CONST_2 = 9'b111010001
	CONST_3 = 13'b0000000000111
Module <top> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1780 - Signal <v_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_2<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_1<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_tsw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <i_c>.
    Found 32-bit subtractor for signal <i_c$sub0000> created at line 62.
    Found 7-bit up counter for signal <r_counter>.
    Found 7-bit comparator greatequal for signal <r_counter$and0000>.
    Found 4-bit register for signal <r_e_val>.
    Found 7-bit comparator less for signal <r_e_val$cmp_lt0000> created at line 47.
    Found 41-bit register for signal <temp_1>.
    Found 41-bit adder for signal <temp_1$add0000> created at line 66.
    Found 4x3-bit multiplier for signal <temp_1$mult0000> created at line 66.
    Found 32x9-bit multiplier for signal <temp_1$mult0001> created at line 66.
    Found 41-bit register for signal <temp_2>.
    Found 41-bit adder for signal <temp_2$add0000> created at line 59.
    Found 34-bit subtractor for signal <temp_2$sub0000> created at line 59.
    Found 4-bit register for signal <v_1>.
    Summary:
	inferred   1 Counter(s).
	inferred 122 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   2 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x9-bit multiplier                                   : 1
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 34-bit subtractor                                     : 1
 41-bit adder                                          : 2
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 4
 4-bit register                                        : 2
 41-bit register                                       : 2
# Comparators                                          : 2
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <r_e_val_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <temp_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_8> of sequential type is unconnected in block <top>.

Synthesizing (advanced) Unit <top>.
	Found pipelined multiplier on signal <temp_1_mult0001>:
		- 1 pipeline level(s) found in a register on signal <temp_2>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_temp_1_mult0001 by adding 2 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <temp_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <temp_2_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x9-bit registered multiplier                        : 1
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 34-bit subtractor                                     : 1
 41-bit adder                                          : 2
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 2
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r_e_val_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_e_val_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <r_e_val_3> 
INFO:Xst:2261 - The FF/Latch <v_1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <v_1_3> 

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 353
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 24
#      LUT2                        : 64
#      LUT3                        : 3
#      LUT4                        : 6
#      MUXCY                       : 114
#      VCC                         : 1
#      XORCY                       : 109
# FlipFlops/Latches                : 73
#      FD                          : 65
#      FDR                         : 7
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      OBUF                        : 36
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       69  out of   2448     2%  
 Number of Slice Flip Flops:             73  out of   4896     1%  
 Number of 4 input LUTs:                128  out of   4896     2%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of     92    40%  
 Number of MULT18X18SIOs:                 2  out of     12    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 75    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.547ns (Maximum Frequency: 86.603MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 11.547ns (frequency: 86.603MHz)
  Total number of paths / destination ports: 33236 / 113
-------------------------------------------------------------------------
Delay:               11.547ns (Levels of Logic = 27)
  Source:            Mmult_temp_1_mult0001 (MULT)
  Destination:       temp_1_40 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: Mmult_temp_1_mult0001 to temp_1_40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P17    1   4.962   0.499  Mmult_temp_1_mult0001 (Mmult_temp_1_mult0001_P_to_Adder_A_17)
     LUT2:I1->O            1   0.704   0.000  Mmult_temp_1_mult00010_Madd_lut<17> (Mmult_temp_1_mult00010_Madd_lut<17>)
     MUXCY:S->O            1   0.464   0.000  Mmult_temp_1_mult00010_Madd_cy<17> (Mmult_temp_1_mult00010_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<18> (Mmult_temp_1_mult00010_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<19> (Mmult_temp_1_mult00010_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<20> (Mmult_temp_1_mult00010_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<21> (Mmult_temp_1_mult00010_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<22> (Mmult_temp_1_mult00010_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<23> (Mmult_temp_1_mult00010_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<24> (Mmult_temp_1_mult00010_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<25> (Mmult_temp_1_mult00010_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<26> (Mmult_temp_1_mult00010_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<27> (Mmult_temp_1_mult00010_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<28> (Mmult_temp_1_mult00010_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<29> (Mmult_temp_1_mult00010_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<30> (Mmult_temp_1_mult00010_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<31> (Mmult_temp_1_mult00010_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<32> (Mmult_temp_1_mult00010_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<33> (Mmult_temp_1_mult00010_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<34> (Mmult_temp_1_mult00010_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<35> (Mmult_temp_1_mult00010_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<36> (Mmult_temp_1_mult00010_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<37> (Mmult_temp_1_mult00010_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_temp_1_mult00010_Madd_cy<38> (Mmult_temp_1_mult00010_Madd_cy<38>)
     XORCY:CI->O           1   0.804   0.595  Mmult_temp_1_mult00010_Madd_xor<39> (temp_1_mult0001<39>)
     LUT1:I0->O            1   0.704   0.000  Madd_temp_1_add0000_cy<39>_rt (Madd_temp_1_add0000_cy<39>_rt)
     MUXCY:S->O            0   0.464   0.000  Madd_temp_1_add0000_cy<39> (Madd_temp_1_add0000_cy<39>)
     XORCY:CI->O           1   0.804   0.000  Madd_temp_1_add0000_xor<40> (temp_1_add0000<40>)
     FD:D                      0.308          temp_1_40
    ----------------------------------------
    Total                     11.547ns (10.453ns logic, 1.094ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            v_1_1 (FF)
  Destination:       v_1_o<3> (PAD)
  Source Clock:      clk_i rising

  Data Path: v_1_1 to v_1_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.587  v_1_1 (v_1_1)
     OBUF:I->O                 3.272          v_1_o_3_OBUF (v_1_o<3>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.59 secs
 
--> 

Total memory usage is 263264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    3 (   0 filtered)

