{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733991348574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733991348575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:15:48 2024 " "Processing started: Thu Dec 12 11:15:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733991348575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1733991348575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1733991348575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1733991348962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1733991348962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BITWISEand2 " "Found entity 1: BITWISEand2" {  } { { "MUX_4x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MUX_4x1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356944 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_4x1 " "Found entity 2: MUX_4x1" {  } { { "MUX_4x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MUX_4x1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX_8x1.v " "Can't analyze file -- file MUX_8x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/REG_FILE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356951 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Branch_flag_Gen.v " "Can't analyze file -- file Branch_flag_Gen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356953 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Branch_or_Jump_TargGen.v " "Can't analyze file -- file Branch_or_Jump_TargGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "forward_unit.v " "Can't analyze file -- file forward_unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.v " "Can't analyze file -- file comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_buffer " "Found entity 1: IF_ID_buffer" {  } { { "IF_ID_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IF_ID_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_buffer.v 2 2 " "Found 2 design units, including 2 entities, in source file id_ex_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_buffer1 " "Found entity 1: ID_EX_buffer1" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_EX_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356970 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_EX_buffer2 " "Found entity 2: ID_EX_buffer2" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_EX_buffer.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_buffer " "Found entity 1: EX_MEM_buffer" {  } { { "EX_MEM_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/EX_MEM_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356973 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MEM_WB_buffer MEM_WB_buffer.v(7) " "Verilog Module Declaration warning at MEM_WB_buffer.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MEM_WB_buffer\"" {  } { { "MEM_WB_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MEM_WB_buffer.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1733991356976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_buffer " "Found entity 1: MEM_WB_buffer" {  } { { "MEM_WB_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MEM_WB_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PC_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Immed_Gen_unit.v(19) " "Verilog HDL information at Immed_Gen_unit.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/Immed_Gen_unit.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1733991356982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immed_gen_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file immed_gen_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immed_Gen_unit " "Found entity 1: Immed_Gen_unit" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/Immed_Gen_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IF_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "ID_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/EX_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MEM_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/WB_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356992 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "exception_detect_unit.v " "Can't analyze file -- file exception_detect_unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356994 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX_2x1.v " "Can't analyze file -- file MUX_2x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1733991356995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/DM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991356999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991356999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/bcd7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991357000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareequal.v 1 1 " "Found 1 design units, including 1 entities, in source file compareequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_equal " "Found entity 1: compare_equal" {  } { { "CompareEqual.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/CompareEqual.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991357002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP " "Found entity 1: DataMemory_IP" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/DataMemory_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991357004 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "PL_CPU.v(192) " "Verilog HDL Module Instantiation warning at PL_CPU.v(192): ignored dangling comma in List of Port Connections" {  } { { "PL_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 192 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1733991357006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pl_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PL_CPU " "Found entity 1: PL_CPU" {  } { { "PL_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991357006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLine_sim " "Found entity 1: PipeLine_sim" {  } { { "PipeLine_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991357008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipeLine_sim " "Elaborating entity \"PipeLine_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1733991357053 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "input_clk PipeLine_sim.v(53) " "Verilog HDL warning at PipeLine_sim.v(53): assignments to input_clk create a combinational loop" {  } { { "PipeLine_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 53 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1733991357053 "|PipeLine_sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "PipeLine_sim.v(62) " "Verilog HDL warning at PipeLine_sim.v(62): ignoring unsupported system task" {  } { { "PipeLine_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 62 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1733991357053 "|PipeLine_sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "PipeLine_sim.v(63) " "Verilog HDL warning at PipeLine_sim.v(63): ignoring unsupported system task" {  } { { "PipeLine_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 63 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1733991357053 "|PipeLine_sim"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Number of cycles consumed:           0 PipeLine_sim.v(72) " "Verilog HDL Display System Task info at PipeLine_sim.v(72): Number of cycles consumed:           0" {  } { { "PipeLine_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 72 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1733991357053 "|PipeLine_sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "PipeLine_sim.v(73) " "Verilog HDL warning at PipeLine_sim.v(73): ignoring unsupported system task" {  } { { "PipeLine_sim.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 73 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1733991357053 "|PipeLine_sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_CPU PL_CPU:cpu " "Elaborating entity \"PL_CPU\" for hierarchy \"PL_CPU:cpu\"" {  } { { "PipeLine_sim.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PipeLine_sim.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwarda.v 1 1 " "Using design file forwarda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwardA " "Found entity 1: forwardA" {  } { { "forwarda.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/forwarda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardA PL_CPU:cpu\|forwardA:FA " "Elaborating entity \"forwardA\" for hierarchy \"PL_CPU:cpu\|forwardA:FA\"" {  } { { "PL_CPU.v" "FA" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwardb.v 1 1 " "Using design file forwardb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwardB " "Found entity 1: forwardB" {  } { { "forwardb.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/forwardb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardB PL_CPU:cpu\|forwardB:FB " "Elaborating entity \"forwardB\" for hierarchy \"PL_CPU:cpu\|forwardB:FB\"" {  } { { "PL_CPU.v" "FB" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwardc.v 1 1 " "Using design file forwardc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwardC " "Found entity 1: forwardC" {  } { { "forwardc.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/forwardc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardC PL_CPU:cpu\|forwardC:FC " "Elaborating entity \"forwardC\" for hierarchy \"PL_CPU:cpu\|forwardC:FC\"" {  } { { "PL_CPU.v" "FC" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage PL_CPU:cpu\|IF_stage:if_stage " "Elaborating entity \"IF_stage\" for hierarchy \"PL_CPU:cpu\|IF_stage:if_stage\"" {  } { { "PL_CPU.v" "if_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_src_mux.v 1 1 " "Using design file pc_src_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_src_mux " "Found entity 1: PC_src_mux" {  } { { "pc_src_mux.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/pc_src_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_src_mux PL_CPU:cpu\|IF_stage:if_stage\|PC_src_mux:pc_src_mux " "Elaborating entity \"PC_src_mux\" for hierarchy \"PL_CPU:cpu\|IF_stage:if_stage\|PC_src_mux:pc_src_mux\"" {  } { { "IF_stage.v" "pc_src_mux" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IF_stage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PL_CPU:cpu\|IF_stage:if_stage\|PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PL_CPU:cpu\|IF_stage:if_stage\|PC_register:pc_reg\"" {  } { { "IF_stage.v" "pc_reg" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IF_stage.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM PL_CPU:cpu\|IF_stage:if_stage\|IM:inst_mem " "Elaborating entity \"IM\" for hierarchy \"PL_CPU:cpu\|IF_stage:if_stage\|IM:inst_mem\"" {  } { { "IF_stage.v" "inst_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IF_stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357124 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 IM.v(8) " "Net \"InstMem.data_a\" at IM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1733991357124 "|PipeLine_sim|PL_CPU:cpu|IF_stage:if_stage|IM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 IM.v(8) " "Net \"InstMem.waddr_a\" at IM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1733991357124 "|PipeLine_sim|PL_CPU:cpu|IF_stage:if_stage|IM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 IM.v(8) " "Net \"InstMem.we_a\" at IM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/IM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1733991357125 "|PipeLine_sim|PL_CPU:cpu|IF_stage:if_stage|IM:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_buffer PL_CPU:cpu\|IF_ID_buffer:if_id_buffer " "Elaborating entity \"IF_ID_buffer\" for hierarchy \"PL_CPU:cpu\|IF_ID_buffer:if_id_buffer\"" {  } { { "PL_CPU.v" "if_id_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage PL_CPU:cpu\|ID_stage:id_stage " "Elaborating entity \"ID_stage\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\"" {  } { { "PL_CPU.v" "id_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE PL_CPU:cpu\|ID_stage:id_stage\|REG_FILE:reg_file " "Elaborating entity \"REG_FILE\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\|REG_FILE:reg_file\"" {  } { { "ID_stage.v" "reg_file" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357130 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i REG_FILE.v(15) " "Verilog HDL Always Construct warning at REG_FILE.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/REG_FILE.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1733991357136 "|PipeLine_sim|PL_CPU:cpu|ID_stage:id_stage|REG_FILE:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immed_Gen_unit PL_CPU:cpu\|ID_stage:id_stage\|Immed_Gen_unit:immed_gen " "Elaborating entity \"Immed_Gen_unit\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\|Immed_Gen_unit:immed_gen\"" {  } { { "ID_stage.v" "immed_gen" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_stage.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 32 Immed_Gen_unit.v(22) " "Verilog HDL assignment warning at Immed_Gen_unit.v(22): truncated value with size 37 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/Immed_Gen_unit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1733991357137 "|PipeLine_sim|PL_CPU:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Immed_Gen_unit.v(24) " "Verilog HDL assignment warning at Immed_Gen_unit.v(24): truncated value with size 48 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/Immed_Gen_unit.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1733991357137 "|PipeLine_sim|PL_CPU:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Immed_Gen_unit.v(27) " "Verilog HDL assignment warning at Immed_Gen_unit.v(27): truncated value with size 48 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/Immed_Gen_unit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1733991357137 "|PipeLine_sim|PL_CPU:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WSGN_SEARCH_FILE" "branchresolver.v 1 1 " "Using design file branchresolver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchResolver " "Found entity 1: BranchResolver" {  } { { "branchresolver.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/branchresolver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchResolver PL_CPU:cpu\|ID_stage:id_stage\|BranchResolver:BR " "Elaborating entity \"BranchResolver\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\|BranchResolver:BR\"" {  } { { "ID_stage.v" "BR" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_stage.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 branchresolver.v(26) " "Verilog HDL assignment warning at branchresolver.v(26): truncated value with size 32 to match size of target (3)" {  } { { "branchresolver.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/branchresolver.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1733991357152 "|PipeLine_sim|PL_CPU:cpu|ID_stage:id_stage|BranchResolver:BR"}
{ "Warning" "WSGN_SEARCH_FILE" "branchpredictor.v 1 1 " "Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/branchpredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor PL_CPU:cpu\|ID_stage:id_stage\|BranchResolver:BR\|BranchPredictor:BPU " "Elaborating entity \"BranchPredictor\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\|BranchResolver:BR\|BranchPredictor:BPU\"" {  } { { "branchresolver.v" "BPU" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/branchresolver.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit PL_CPU:cpu\|ID_stage:id_stage\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\|control_unit:cu\"" {  } { { "ID_stage.v" "cu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_stage.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stalldetectionunit.v 1 1 " "Using design file stalldetectionunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StallDetectionUnit " "Found entity 1: StallDetectionUnit" {  } { { "stalldetectionunit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/stalldetectionunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StallDetectionUnit PL_CPU:cpu\|ID_stage:id_stage\|StallDetectionUnit:SDU " "Elaborating entity \"StallDetectionUnit\" for hierarchy \"PL_CPU:cpu\|ID_stage:id_stage\|StallDetectionUnit:SDU\"" {  } { { "ID_stage.v" "SDU" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ID_stage.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_buffer1 PL_CPU:cpu\|ID_EX_buffer1:id_ex_buffer1 " "Elaborating entity \"ID_EX_buffer1\" for hierarchy \"PL_CPU:cpu\|ID_EX_buffer1:id_ex_buffer1\"" {  } { { "PL_CPU.v" "id_ex_buffer1" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwarding_stage.v 1 1 " "Using design file forwarding_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FORWARDING_stage " "Found entity 1: FORWARDING_stage" {  } { { "forwarding_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/forwarding_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FORWARDING_stage PL_CPU:cpu\|FORWARDING_stage:forwarding_stage " "Elaborating entity \"FORWARDING_stage\" for hierarchy \"PL_CPU:cpu\|FORWARDING_stage:forwarding_stage\"" {  } { { "PL_CPU.v" "forwarding_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 PL_CPU:cpu\|FORWARDING_stage:forwarding_stage\|MUX_4x1:alu_oper1 " "Elaborating entity \"MUX_4x1\" for hierarchy \"PL_CPU:cpu\|FORWARDING_stage:forwarding_stage\|MUX_4x1:alu_oper1\"" {  } { { "forwarding_stage.v" "alu_oper1" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/forwarding_stage.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BITWISEand2 PL_CPU:cpu\|FORWARDING_stage:forwarding_stage\|MUX_4x1:alu_oper1\|BITWISEand2:sel0 " "Elaborating entity \"BITWISEand2\" for hierarchy \"PL_CPU:cpu\|FORWARDING_stage:forwarding_stage\|MUX_4x1:alu_oper1\|BITWISEand2:sel0\"" {  } { { "MUX_4x1.v" "sel0" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MUX_4x1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_buffer2 PL_CPU:cpu\|ID_EX_buffer2:id_ex_buffer2 " "Elaborating entity \"ID_EX_buffer2\" for hierarchy \"PL_CPU:cpu\|ID_EX_buffer2:id_ex_buffer2\"" {  } { { "PL_CPU.v" "id_ex_buffer2" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage PL_CPU:cpu\|EX_stage:ex_stage " "Elaborating entity \"EX_stage\" for hierarchy \"PL_CPU:cpu\|EX_stage:ex_stage\"" {  } { { "PL_CPU.v" "ex_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER PL_CPU:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper " "Elaborating entity \"ALU_OPER\" for hierarchy \"PL_CPU:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\"" {  } { { "EX_stage.v" "alu_oper" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/EX_stage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357219 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_OPER.v(25) " "Verilog HDL Case Statement warning at ALU_OPER.v(25): incomplete case statement has no default case item" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1733991357219 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP ALU_OPER.v(25) " "Verilog HDL Always Construct warning at ALU_OPER.v(25): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1733991357219 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[0\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357219 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[1\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357219 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[2\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357220 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[3\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357220 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PL_CPU:cpu\|EX_stage:ex_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"PL_CPU:cpu\|EX_stage:ex_stage\|ALU:alu\"" {  } { { "EX_stage.v" "alu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/EX_stage.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(46) " "Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(50) " "Verilog HDL assignment warning at ALU.v(50): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(25) " "Verilog HDL Case Statement warning at ALU.v(25): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CF ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"CF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(25) " "Inferred latch for \"res\[0\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(25) " "Inferred latch for \"res\[1\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(25) " "Inferred latch for \"res\[2\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(25) " "Inferred latch for \"res\[3\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(25) " "Inferred latch for \"res\[4\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(25) " "Inferred latch for \"res\[5\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(25) " "Inferred latch for \"res\[6\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(25) " "Inferred latch for \"res\[7\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(25) " "Inferred latch for \"res\[8\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(25) " "Inferred latch for \"res\[9\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(25) " "Inferred latch for \"res\[10\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(25) " "Inferred latch for \"res\[11\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(25) " "Inferred latch for \"res\[12\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(25) " "Inferred latch for \"res\[13\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(25) " "Inferred latch for \"res\[14\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(25) " "Inferred latch for \"res\[15\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] ALU.v(25) " "Inferred latch for \"res\[16\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] ALU.v(25) " "Inferred latch for \"res\[17\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] ALU.v(25) " "Inferred latch for \"res\[18\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] ALU.v(25) " "Inferred latch for \"res\[19\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] ALU.v(25) " "Inferred latch for \"res\[20\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] ALU.v(25) " "Inferred latch for \"res\[21\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] ALU.v(25) " "Inferred latch for \"res\[22\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357222 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] ALU.v(25) " "Inferred latch for \"res\[23\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] ALU.v(25) " "Inferred latch for \"res\[24\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] ALU.v(25) " "Inferred latch for \"res\[25\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] ALU.v(25) " "Inferred latch for \"res\[26\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] ALU.v(25) " "Inferred latch for \"res\[27\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] ALU.v(25) " "Inferred latch for \"res\[28\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] ALU.v(25) " "Inferred latch for \"res\[29\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] ALU.v(25) " "Inferred latch for \"res\[30\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] ALU.v(25) " "Inferred latch for \"res\[31\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CF ALU.v(25) " "Inferred latch for \"CF\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1733991357223 "|PipeLine_sim|PL_CPU:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "branchdecision.v 1 1 " "Using design file branchdecision.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchDecision " "Found entity 1: BranchDecision" {  } { { "branchdecision.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/branchdecision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1733991357237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchDecision PL_CPU:cpu\|EX_stage:ex_stage\|BranchDecision:BDU " "Elaborating entity \"BranchDecision\" for hierarchy \"PL_CPU:cpu\|EX_stage:ex_stage\|BranchDecision:BDU\"" {  } { { "EX_stage.v" "BDU" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/EX_stage.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_equal PL_CPU:cpu\|EX_stage:ex_stage\|BranchDecision:BDU\|compare_equal:cmp1 " "Elaborating entity \"compare_equal\" for hierarchy \"PL_CPU:cpu\|EX_stage:ex_stage\|BranchDecision:BDU\|compare_equal:cmp1\"" {  } { { "branchdecision.v" "cmp1" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/branchdecision.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_buffer PL_CPU:cpu\|EX_MEM_buffer:ex_mem_buffer " "Elaborating entity \"EX_MEM_buffer\" for hierarchy \"PL_CPU:cpu\|EX_MEM_buffer:ex_mem_buffer\"" {  } { { "PL_CPU.v" "ex_mem_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage PL_CPU:cpu\|MEM_stage:mem_stage " "Elaborating entity \"MEM_stage\" for hierarchy \"PL_CPU:cpu\|MEM_stage:mem_stage\"" {  } { { "PL_CPU.v" "mem_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem " "Elaborating entity \"DM\" for hierarchy \"PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\"" {  } { { "MEM_stage.v" "data_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/MEM_stage.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_IP PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory " "Elaborating entity \"DataMemory_IP\" for hierarchy \"PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\"" {  } { { "DM.v" "DataMemory" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/DM.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/DataMemory_IP.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/DataMemory_IP.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMem_MIF.mif " "Parameter \"init_file\" = \"DataMem_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357289 ""}  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/DataMemory_IP.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1733991357289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mmk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mmk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mmk1 " "Found entity 1: altsyncram_mmk1" {  } { { "db/altsyncram_mmk1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/db/altsyncram_mmk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733991357332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733991357332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mmk1 PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_mmk1:auto_generated " "Elaborating entity \"altsyncram_mmk1\" for hierarchy \"PL_CPU:cpu\|MEM_stage:mem_stage\|DM:data_mem\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_mmk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_buffer PL_CPU:cpu\|MEM_WB_buffer:mem_wb_buffer " "Elaborating entity \"MEM_WB_buffer\" for hierarchy \"PL_CPU:cpu\|MEM_WB_buffer:mem_wb_buffer\"" {  } { { "PL_CPU.v" "mem_wb_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage PL_CPU:cpu\|WB_stage:wb_stage " "Elaborating entity \"WB_stage\" for hierarchy \"PL_CPU:cpu\|WB_stage:wb_stage\"" {  } { { "PL_CPU.v" "wb_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PL_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733991357337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PLCPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SSOOO-CPU/PipeLine/PipeLine/PLCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1733991357672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733991357692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:15:57 2024 " "Processing ended: Thu Dec 12 11:15:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733991357692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733991357692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733991357692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1733991357692 ""}
