#-----------------------------------------------------------
# PlanAhead v12.3
# Build 101344 by hdbuild on Sat Sep  4 00:26:34 MDT 2010
# Start of session at: Thu Apr 21 13:02:42 2022
# Process ID: 13228
# Log file: C:/Users/Muhammad Ali khan/DSD/dsdlab5/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Muhammad Ali khan/DSD/dsdlab5/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source {C:/Users/Muhammad Ali khan/DSD/dsdlab5/pa.fromHdl.tcl}
# create_project -name dsdlab5 -dir "C:/Users/Muhammad Ali khan/DSD/dsdlab5/planAhead_run_1" -part xc6slx9csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top lab5a $srcset
# set_param project.paUcfFile  "lab5counter.ucf"
# set hdlfile [add_files [list {lab5a.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "lab5counter.ucf" -fileset [get_property constrset [current_run]]
# add_files -norecurse { {C:/Users/Muhammad Ali khan/DSD/dsdlab5} }
# open_rtl_design -part xc6slx9csg324-2
exit
