# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 18
attribute \src "verilog/bsg_fifo.v:73.1-94.10"
module \bsg_dff_en_width_p16_harden_p0
  attribute \src "verilog/bsg_fifo.v:83.9-83.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_fifo.v:81.16-81.22"
  wire width 16 input 2 \data_i
  attribute \src "verilog/bsg_fifo.v:82.17-82.23"
  wire width 16 output 4 \data_o
  attribute \src "verilog/bsg_fifo.v:84.9-84.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_fifo.v:87.3-91.6"
  cell $dffe $auto$ff.cc:266:slice$16
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_fifo.v:42.1-69.10"
module \bsg_dff_reset_width_p1
  attribute \src "verilog/bsg_fifo.v:52.9-52.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_fifo.v:50.15-50.21"
  wire input 3 \data_i
  attribute \src "verilog/bsg_fifo.v:51.16-51.22"
  wire output 4 \data_o
  attribute \src "verilog/bsg_fifo.v:53.9-53.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_fifo.v:62.3-66.6"
  cell $sdff $auto$ff.cc:266:slice$17
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \data_i
    connect \Q \data_o
    connect \SRST \reset_i
  end
end
attribute \src "verilog/bsg_fifo.v:98.1-149.10"
module \bsg_one_fifo
  attribute \src "verilog/bsg_fifo.v:119.38-119.40"
  wire \N3
  attribute \src "verilog/bsg_fifo.v:112.9-112.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_fifo.v:110.16-110.22"
  wire width 16 input 4 \data_i
  attribute \src "verilog/bsg_fifo.v:111.17-111.23"
  wire width 16 output 7 \data_o
  attribute \src "verilog/bsg_fifo.v:119.26-119.34"
  wire \n_0_net_
  attribute \src "verilog/bsg_fifo.v:119.41-119.49"
  wire \n_1_net_
  attribute \src "verilog/bsg_fifo.v:116.10-116.17"
  wire output 3 \ready_o
  attribute \src "verilog/bsg_fifo.v:113.9-113.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_fifo.v:114.9-114.12"
  wire input 5 \v_i
  attribute \src "verilog/bsg_fifo.v:117.10-117.13"
  wire output 6 \v_o
  attribute \src "verilog/bsg_fifo.v:115.9-115.15"
  wire input 8 \yumi_i
  attribute \src "verilog/bsg_fifo.v:147.21-147.34"
  cell $and $and$verilog/bsg_fifo.v:147$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B \ready_o
    connect \Y \n_1_net_
  end
  attribute \src "verilog/bsg_fifo.v:145.15-145.19"
  cell $not $not$verilog/bsg_fifo.v:145$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_o
    connect \Y \ready_o
  end
  attribute \src "verilog/bsg_fifo.v:146.15-146.22"
  cell $not $not$verilog/bsg_fifo.v:146$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \yumi_i
    connect \Y \N3
  end
  attribute \src "verilog/bsg_fifo.v:140.21-141.37"
  cell $mux $ternary$verilog/bsg_fifo.v:140$7
    parameter \WIDTH 1
    connect \A \v_i
    connect \B \N3
    connect \S \v_o
    connect \Y \n_0_net_
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_fifo.v:132.3-138.4"
  cell \bsg_dff_en_width_p16_harden_p0 \dff
    connect \clk_i \clk_i
    connect \data_i \data_i
    connect \data_o \data_o
    connect \en_i \n_1_net_
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_fifo.v:122.3-128.4"
  cell \bsg_dff_reset_width_p1 \dff_full
    connect \clk_i \clk_i
    connect \data_i \n_0_net_
    connect \data_o \v_o
    connect \reset_i \reset_i
  end
end
attribute \top 1
attribute \src "verilog/bsg_fifo.v:3.1-38.10"
module \top
  attribute \src "verilog/bsg_fifo.v:17.9-17.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_fifo.v:15.16-15.22"
  wire width 16 input 4 \data_i
  attribute \src "verilog/bsg_fifo.v:16.17-16.23"
  wire width 16 output 7 \data_o
  attribute \src "verilog/bsg_fifo.v:21.10-21.17"
  wire output 3 \ready_o
  attribute \src "verilog/bsg_fifo.v:18.9-18.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_fifo.v:19.9-19.12"
  wire input 5 \v_i
  attribute \src "verilog/bsg_fifo.v:22.10-22.13"
  wire output 6 \v_o
  attribute \src "verilog/bsg_fifo.v:20.9-20.15"
  wire input 8 \yumi_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_fifo.v:25.3-35.4"
  cell \bsg_one_fifo \wrapper
    connect \clk_i \clk_i
    connect \data_i \data_i
    connect \data_o \data_o
    connect \ready_o \ready_o
    connect \reset_i \reset_i
    connect \v_i \v_i
    connect \v_o \v_o
    connect \yumi_i \yumi_i
  end
end

6. Printing statistics.

=== bsg_dff_en_width_p16_harden_p0 ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_16                        1

=== bsg_dff_reset_width_p1 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdff_1                         1

=== bsg_one_fifo ===

   Number of wires:                 11
   Number of wire bits:             41
   Number of public wires:          11
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          1
     $mux_1                          1
     $not_1                          2
     bsg_dff_en_width_p16_harden_p0      1
     bsg_dff_reset_width_p1          1

=== top ===

   Number of wires:                  8
   Number of wire bits:             38
   Number of public wires:           8
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_one_fifo                    1

=== design hierarchy ===

   top                               1
     bsg_one_fifo                    1
       bsg_dff_en_width_p16_harden_p0      1
       bsg_dff_reset_width_p1        1

   Number of wires:                 27
   Number of wire bits:            117
   Number of public wires:          27
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          1
     $dffe_16                        1
     $mux_1                          1
     $not_1                          2
     $sdff_1                         1

