
;; Function TSS_Malloc (TSS_Malloc, funcdef_no=2, decl_uid=4145, cgraph_uid=2, symbol_order=2)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 24 into block 23...
Merged blocks 23 and 24.
Merged 23 and 24 without moving.
Removing jump 105.
Merging block 25 into block 23...
Merged blocks 23 and 25.
Merged 23 and 25 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])
        (reg:DI 5 di [ buffer ])) tssutils.c:66 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
        (reg:SI 4 si [ size ])) tssutils.c:66 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:67 -1
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:72 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) tssutils.c:72 -1
     (nil)
 -> 30)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssutils.c:73 -1
     (nil))
(insn 12 11 13 4 (set (reg/f:DI 87 [ D.4610 ])
        (mem/f:DI (reg/f:DI 98) [0 *buffer_15(D)+0 S8 A64])) tssutils.c:73 -1
     (nil))
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.4610 ])
            (const_int 0 [0]))) tssutils.c:73 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) tssutils.c:73 -1
     (nil)
 -> 30)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:DI 99)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:74 -1
     (nil))
(insn 17 16 18 5 (set (reg:SI 88 [ D.4611 ])
        (mem/c:SI (reg/f:DI 99) [0 tssVerbose+0 S4 A32])) tssutils.c:74 -1
     (nil))
(insn 18 17 19 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.4611 ])
            (const_int 0 [0]))) tssutils.c:74 -1
     (nil))
(jump_insn 19 18 20 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssutils.c:74 -1
     (nil)
 -> 27)
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssutils.c:75 -1
     (nil))
(insn 22 21 23 6 (set (reg/f:DI 89 [ D.4610 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_15(D)+0 S8 A64])) tssutils.c:75 -1
     (nil))
(insn 23 22 24 6 (set (reg:DI 4 si)
        (reg/f:DI 89 [ D.4610 ])) tssutils.c:75 -1
     (nil))
(insn 24 23 25 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7ff5f42fb5a0 *.LC0>)) tssutils.c:75 -1
     (nil))
(insn 25 24 26 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:75 -1
     (nil))
(call_insn 26 25 27 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:75 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(code_label 27 26 28 7 3 "" [1 uses])
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720898 [0xb0002])) tssutils.c:77 -1
     (nil))
(code_label 30 29 31 8 2 "" [2 uses])
(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:81 -1
     (nil))
(jump_insn 33 32 34 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) tssutils.c:81 -1
     (nil)
 -> 51)
(note 34 33 35 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 9 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
            (const_int 65536 [0x10000]))) tssutils.c:82 -1
     (nil))
(jump_insn 36 35 37 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) tssutils.c:82 -1
     (nil)
 -> 51)
(note 37 36 38 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 10 (set (reg/f:DI 101)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:83 -1
     (nil))
(insn 39 38 40 10 (set (reg:SI 90 [ D.4611 ])
        (mem/c:SI (reg/f:DI 101) [0 tssVerbose+0 S4 A32])) tssutils.c:83 -1
     (nil))
(insn 40 39 41 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ D.4611 ])
            (const_int 0 [0]))) tssutils.c:83 -1
     (nil))
(jump_insn 41 40 42 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssutils.c:83 -1
     (nil)
 -> 48)
(note 42 41 43 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 11 (set (reg:SI 102)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) tssutils.c:83 -1
     (nil))
(insn 44 43 45 11 (set (reg:SI 4 si)
        (reg:SI 102)) tssutils.c:83 -1
     (nil))
(insn 45 44 46 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7ff5f42fb630 *.LC1>)) tssutils.c:83 -1
     (nil))
(insn 46 45 47 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:83 -1
     (nil))
(call_insn 47 46 48 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:83 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(code_label 48 47 49 12 5 "" [1 uses])
(note 49 48 50 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720899 [0xb0003])) tssutils.c:85 -1
     (nil))
(code_label 51 50 52 13 4 "" [2 uses])
(note 52 51 53 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:89 -1
     (nil))
(jump_insn 54 53 55 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) tssutils.c:89 -1
     (nil)
 -> 69)
(note 55 54 56 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:90 -1
     (nil))
(jump_insn 57 56 58 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) tssutils.c:90 -1
     (nil)
 -> 69)
(note 58 57 59 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 15 (set (reg/f:DI 103)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:91 -1
     (nil))
(insn 60 59 61 15 (set (reg:SI 91 [ D.4611 ])
        (mem/c:SI (reg/f:DI 103) [0 tssVerbose+0 S4 A32])) tssutils.c:91 -1
     (nil))
(insn 61 60 62 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ D.4611 ])
            (const_int 0 [0]))) tssutils.c:91 -1
     (nil))
(jump_insn 62 61 63 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) tssutils.c:91 -1
     (nil)
 -> 66)
(note 63 62 64 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 16 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7ff5f42fb6c0 *.LC2>)) tssutils.c:91 -1
     (nil))
(call_insn 65 64 66 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7ff5f43e0360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) tssutils.c:91 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(code_label 66 65 67 17 7 "" [1 uses])
(note 67 66 68 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720899 [0xb0003])) tssutils.c:92 -1
     (nil))
(code_label 69 68 70 18 6 "" [2 uses])
(note 70 69 71 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:95 -1
     (nil))
(jump_insn 72 71 73 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) tssutils.c:95 -1
     (nil)
 -> 99)
(note 73 72 74 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 19 (set (reg:DI 92 [ D.4612 ])
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32]))) tssutils.c:96 -1
     (nil))
(insn 75 74 76 19 (set (reg:DI 5 di)
        (reg:DI 92 [ D.4612 ])) tssutils.c:96 -1
     (nil))
(call_insn 76 75 77 19 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7ff5f43fd360 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tssutils.c:96 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 77 76 78 19 (set (reg/f:DI 104)
        (reg:DI 0 ax)) tssutils.c:96 -1
     (expr_list:REG_NOALIAS (reg/f:DI 104)
        (nil)))
(insn 78 77 79 19 (set (reg/f:DI 93 [ D.4613 ])
        (reg/f:DI 104)) tssutils.c:96 -1
     (nil))
(insn 79 78 80 19 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssutils.c:96 -1
     (nil))
(insn 80 79 81 19 (set (mem/f:DI (reg/f:DI 105) [0 *buffer_15(D)+0 S8 A64])
        (reg/f:DI 93 [ D.4613 ])) tssutils.c:96 -1
     (nil))
(insn 81 80 82 19 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssutils.c:97 -1
     (nil))
(insn 82 81 83 19 (set (reg/f:DI 94 [ D.4610 ])
        (mem/f:DI (reg/f:DI 106) [0 *buffer_15(D)+0 S8 A64])) tssutils.c:97 -1
     (nil))
(insn 83 82 84 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94 [ D.4610 ])
            (const_int 0 [0]))) tssutils.c:97 -1
     (nil))
(jump_insn 84 83 85 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) tssutils.c:97 -1
     (nil)
 -> 99)
(note 85 84 86 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 86 85 87 20 (set (reg/f:DI 107)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:98 -1
     (nil))
(insn 87 86 88 20 (set (reg:SI 95 [ D.4611 ])
        (mem/c:SI (reg/f:DI 107) [0 tssVerbose+0 S4 A32])) tssutils.c:98 -1
     (nil))
(insn 88 87 89 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ D.4611 ])
            (const_int 0 [0]))) tssutils.c:98 -1
     (nil))
(jump_insn 89 88 90 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) tssutils.c:98 -1
     (nil)
 -> 96)
(note 90 89 91 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 21 (set (reg:SI 108)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) tssutils.c:98 -1
     (nil))
(insn 92 91 93 21 (set (reg:SI 4 si)
        (reg:SI 108)) tssutils.c:98 -1
     (nil))
(insn 93 92 94 21 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7ff5f42fb750 *.LC3>)) tssutils.c:98 -1
     (nil))
(insn 94 93 95 21 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:98 -1
     (nil))
(call_insn 95 94 96 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:98 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(code_label 96 95 97 22 9 "" [1 uses])
(note 97 96 98 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 22 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720897 [0xb0001])) tssutils.c:99 -1
     (nil))
(code_label 99 98 100 23 8 "" [2 uses])
(note 100 99 101 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 104 23 (set (reg:SI 96 [ D.4614 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssutils.c:102 -1
     (nil))
(insn 104 101 108 23 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.4614 ])) tssutils.c:102 -1
     (nil))
(insn 108 104 109 23 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssutils.c:103 -1
     (nil))
(insn 109 108 0 23 (use (reg/i:SI 0 ax)) tssutils.c:103 -1
     (nil))

;; Function TSS_Realloc (TSS_Realloc, funcdef_no=3, decl_uid=4148, cgraph_uid=3, symbol_order=3)

Partition 1: size 8 align 8
	tmpptr_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 21 into block 20...
Merged blocks 20 and 21.
Merged 20 and 21 without moving.
Removing jump 88.
Merging block 22 into block 20...
Merged blocks 20 and 22.
Merged 20 and 22 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])
        (reg:DI 5 di [ buffer ])) tssutils.c:106 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
        (reg:SI 4 si [ size ])) tssutils.c:106 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:107 -1
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:111 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssutils.c:111 -1
     (nil)
 -> 27)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
            (const_int 65536 [0x10000]))) tssutils.c:112 -1
     (nil))
(jump_insn 12 11 13 4 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssutils.c:112 -1
     (nil)
 -> 27)
(note 13 12 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 5 (set (reg/f:DI 94)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:113 -1
     (nil))
(insn 15 14 16 5 (set (reg:SI 87 [ D.4619 ])
        (mem/c:SI (reg/f:DI 94) [0 tssVerbose+0 S4 A32])) tssutils.c:113 -1
     (nil))
(insn 16 15 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.4619 ])
            (const_int 0 [0]))) tssutils.c:113 -1
     (nil))
(jump_insn 17 16 18 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssutils.c:113 -1
     (nil)
 -> 24)
(note 18 17 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 6 (set (reg:SI 95)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) tssutils.c:113 -1
     (nil))
(insn 20 19 21 6 (set (reg:SI 4 si)
        (reg:SI 95)) tssutils.c:113 -1
     (nil))
(insn 21 20 22 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7ff5f430a630 *.LC4>)) tssutils.c:113 -1
     (nil))
(insn 22 21 23 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:113 -1
     (nil))
(call_insn 23 22 24 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:113 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(code_label 24 23 25 7 13 "" [1 uses])
(note 25 24 26 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 720899 [0xb0003])) tssutils.c:115 -1
     (nil))
(code_label 27 26 28 8 12 "" [2 uses])
(note 28 27 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:119 -1
     (nil))
(jump_insn 30 29 31 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssutils.c:119 -1
     (nil)
 -> 45)
(note 31 30 32 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:120 -1
     (nil))
(jump_insn 33 32 34 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssutils.c:120 -1
     (nil)
 -> 45)
(note 34 33 35 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 10 (set (reg/f:DI 96)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:121 -1
     (nil))
(insn 36 35 37 10 (set (reg:SI 88 [ D.4619 ])
        (mem/c:SI (reg/f:DI 96) [0 tssVerbose+0 S4 A32])) tssutils.c:121 -1
     (nil))
(insn 37 36 38 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.4619 ])
            (const_int 0 [0]))) tssutils.c:121 -1
     (nil))
(jump_insn 38 37 39 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) tssutils.c:121 -1
     (nil)
 -> 42)
(note 39 38 40 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7ff5f42fb6c0 *.LC2>)) tssutils.c:121 -1
     (nil))
(call_insn 41 40 42 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7ff5f43e0360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) tssutils.c:121 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(code_label 42 41 43 12 15 "" [1 uses])
(note 43 42 44 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 720899 [0xb0003])) tssutils.c:122 -1
     (nil))
(code_label 45 44 46 13 14 "" [2 uses])
(note 46 45 47 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:125 -1
     (nil))
(jump_insn 48 47 49 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssutils.c:125 -1
     (nil)
 -> 74)
(note 49 48 50 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 14 (set (reg:DI 89 [ D.4620 ])
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32]))) tssutils.c:126 -1
     (nil))
(insn 51 50 52 14 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssutils.c:126 -1
     (nil))
(insn 52 51 53 14 (set (reg/f:DI 90 [ D.4621 ])
        (mem/f:DI (reg/f:DI 97) [0 *buffer_23(D)+0 S8 A64])) tssutils.c:126 -1
     (nil))
(insn 53 52 54 14 (set (reg:DI 4 si)
        (reg:DI 89 [ D.4620 ])) tssutils.c:126 -1
     (nil))
(insn 54 53 55 14 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.4621 ])) tssutils.c:126 -1
     (nil))
(call_insn 55 54 56 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7ff5f4401000 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) tssutils.c:126 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 56 55 57 14 (set (reg:DI 98)
        (reg:DI 0 ax)) tssutils.c:126 -1
     (nil))
(insn 57 56 58 14 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 tmpptr+0 S8 A64])
        (reg:DI 98)) tssutils.c:126 -1
     (nil))
(insn 58 57 59 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 tmpptr+0 S8 A64])
            (const_int 0 [0]))) tssutils.c:127 -1
     (nil))
(jump_insn 59 58 60 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssutils.c:127 -1
     (nil)
 -> 74)
(note 60 59 61 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 15 (set (reg/f:DI 99)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:128 -1
     (nil))
(insn 62 61 63 15 (set (reg:SI 91 [ D.4619 ])
        (mem/c:SI (reg/f:DI 99) [0 tssVerbose+0 S4 A32])) tssutils.c:128 -1
     (nil))
(insn 63 62 64 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ D.4619 ])
            (const_int 0 [0]))) tssutils.c:128 -1
     (nil))
(jump_insn 64 63 65 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) tssutils.c:128 -1
     (nil)
 -> 71)
(note 65 64 66 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 16 (set (reg:SI 100)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) tssutils.c:128 -1
     (nil))
(insn 67 66 68 16 (set (reg:SI 4 si)
        (reg:SI 100)) tssutils.c:128 -1
     (nil))
(insn 68 67 69 16 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7ff5f430a6c0 *.LC5>)) tssutils.c:128 -1
     (nil))
(insn 69 68 70 16 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:128 -1
     (nil))
(call_insn 70 69 71 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:128 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(code_label 71 70 72 17 17 "" [1 uses])
(note 72 71 73 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 720897 [0xb0001])) tssutils.c:129 -1
     (nil))
(code_label 74 73 75 18 16 "" [2 uses])
(note 75 74 76 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:132 -1
     (nil))
(jump_insn 77 76 78 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) tssutils.c:132 -1
     (nil)
 -> 82)
(note 78 77 79 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 19 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssutils.c:133 -1
     (nil))
(insn 80 79 81 19 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 tmpptr+0 S8 A64])) tssutils.c:133 -1
     (nil))
(insn 81 80 82 19 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_23(D)+0 S8 A64])
        (reg/f:DI 102)) tssutils.c:133 -1
     (nil))
(code_label 82 81 83 20 18 "" [1 uses])
(note 83 82 84 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 87 20 (set (reg:SI 92 [ D.4622 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssutils.c:135 -1
     (nil))
(insn 87 84 91 20 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.4622 ])) tssutils.c:135 -1
     (nil))
(insn 91 87 92 20 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssutils.c:136 -1
     (nil))
(insn 92 91 0 20 (use (reg/i:SI 0 ax)) tssutils.c:136 -1
     (nil))

;; Function TSS_Structure_Marshal (TSS_Structure_Marshal, funcdef_no=4, decl_uid=4153, cgraph_uid=4, symbol_order=4)

Partition 1: size 8 align 8
	buffer1
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 69.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 5 di [ buffer ])) tssutils.c:149 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssutils.c:149 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 structure+0 S8 A64])
        (reg:DI 1 dx [ structure ])) tssutils.c:149 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 marshalFunction+0 S8 A64])
        (reg:DI 2 cx [ marshalFunction ])) tssutils.c:149 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7ff5f4313510 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:149 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.4629+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:149 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:150 -1
     (nil))
(insn 12 11 13 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 buffer1+0 S8 A64])
        (const_int 0 [0])) tssutils.c:151 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:154 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tssutils.c:154 -1
     (nil)
 -> 28)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssutils.c:155 -1
     (nil))
(insn 17 16 18 4 (set (mem:HI (reg/f:DI 93) [0 *written_10(D)+0 S2 A16])
        (const_int 0 [0])) tssutils.c:155 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssutils.c:156 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 structure+0 S8 A64])) tssutils.c:156 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 marshalFunction+0 S8 A64])) tssutils.c:156 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 2 cx)
        (const_int 0 [0])) tssutils.c:156 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 1 dx)
        (const_int 0 [0])) tssutils.c:156 -1
     (nil))
(insn 23 22 24 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssutils.c:156 -1
     (nil))
(insn 24 23 25 4 (set (reg:DI 5 di)
        (reg:DI 95)) tssutils.c:156 -1
     (nil))
(call_insn 25 24 26 4 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 96) [0 *(TPM_RC (*<Tb13>) (void *, uint16_t *, uint8_t * *, int32_t *)) marshalFunction_12(D) S1 A8])
            (const_int 0 [0]))) tssutils.c:156 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 26 25 27 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssutils.c:156 -1
     (nil))
(insn 27 26 28 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssutils.c:156 -1
     (nil))
(code_label 28 27 29 5 21 "" [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:158 -1
     (nil))
(jump_insn 31 30 32 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) tssutils.c:158 -1
     (nil)
 -> 42)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssutils.c:159 -1
     (nil))
(insn 34 33 35 6 (set (reg:HI 87 [ D.4625 ])
        (mem:HI (reg/f:DI 98) [0 *written_10(D)+0 S2 A16])) tssutils.c:159 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 88 [ D.4626 ])
        (zero_extend:SI (reg:HI 87 [ D.4625 ]))) tssutils.c:159 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssutils.c:159 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 4 si)
        (reg:SI 88 [ D.4626 ])) tssutils.c:159 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg:DI 99)) tssutils.c:159 -1
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Malloc") [flags 0x1]  <function_decl 0x7ff5f41f3438 TSS_Malloc>) [0 TSS_Malloc S1 A8])
            (const_int 0 [0]))) tssutils.c:159 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 40 39 41 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssutils.c:159 -1
     (nil))
(insn 41 40 42 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssutils.c:159 -1
     (nil))
(code_label 42 41 43 7 22 "" [1 uses])
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:161 -1
     (nil))
(jump_insn 45 44 46 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) tssutils.c:161 -1
     (nil)
 -> 63)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssutils.c:162 -1
     (nil))
(insn 48 47 49 8 (set (reg/f:DI 89 [ D.4627 ])
        (mem/f:DI (reg/f:DI 101) [0 *buffer_18(D)+0 S8 A64])) tssutils.c:162 -1
     (nil))
(insn 49 48 50 8 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 buffer1+0 S8 A64])
        (reg/f:DI 89 [ D.4627 ])) tssutils.c:162 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssutils.c:163 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 102) [0 *written_10(D)+0 S2 A16])
        (const_int 0 [0])) tssutils.c:163 -1
     (nil))
(insn 52 51 53 8 (parallel [
            (set (reg:DI 103)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:164 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssutils.c:164 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 structure+0 S8 A64])) tssutils.c:164 -1
     (nil))
(insn 55 54 56 8 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 marshalFunction+0 S8 A64])) tssutils.c:164 -1
     (nil))
(insn 56 55 57 8 (set (reg:DI 2 cx)
        (const_int 0 [0])) tssutils.c:164 -1
     (nil))
(insn 57 56 58 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssutils.c:164 -1
     (nil))
(insn 58 57 59 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssutils.c:164 -1
     (nil))
(insn 59 58 60 8 (set (reg:DI 5 di)
        (reg:DI 105)) tssutils.c:164 -1
     (nil))
(call_insn 60 59 61 8 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 106) [0 *(TPM_RC (*<Tb13>) (void *, uint16_t *, uint8_t * *, int32_t *)) marshalFunction_12(D) S1 A8])
            (const_int 0 [0]))) tssutils.c:164 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 61 60 62 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssutils.c:164 -1
     (nil))
(insn 62 61 63 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssutils.c:164 -1
     (nil))
(code_label 63 62 64 9 23 "" [1 uses])
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 68 9 (set (reg:SI 90 [ D.4628 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssutils.c:166 -1
     (nil))
(insn 68 65 72 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.4628 ])) tssutils.c:166 -1
     (nil))
(insn 72 68 73 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssutils.c:167 -1
     (nil))
(insn 73 72 74 9 (set (reg/f:DI 109)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7ff5f4313510 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:167 -1
     (nil))
(insn 74 73 75 9 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.4629+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssutils.c:167 -1
     (nil))
(jump_insn 75 74 81 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) tssutils.c:167 -1
     (nil)
 -> 78)
(note 81 75 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 76 81 77 12 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7ff5f42e8798 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssutils.c:167 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 77 76 78)
(code_label 78 77 82 13 25 "" [1 uses])
(note 82 78 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 79 82 0 13 (use (reg/i:SI 0 ax)) tssutils.c:167 -1
     (nil))

;; Function TSS_TPM2B_Copy (TSS_TPM2B_Copy, funcdef_no=5, decl_uid=4157, cgraph_uid=5, symbol_order=5)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 61.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssutils.c:172 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])
        (reg:DI 4 si [ source ])) tssutils.c:172 -1
     (nil))
(insn 4 3 5 2 (set (reg:SI 99)
        (reg:SI 1 dx [ targetSize ])) tssutils.c:172 -1
     (nil))
(insn 5 4 6 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32])
        (subreg:HI (reg:SI 99) 0)) tssutils.c:172 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:173 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:175 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tssutils.c:175 -1
     (nil)
 -> 35)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:176 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 87 [ D.4632 ])
        (mem/j:HI (reg/f:DI 100) [0 source_7(D)->size+0 S2 A16])) tssutils.c:176 -1
     (nil))
(insn 15 14 16 4 (set (reg:CC 17 flags)
        (compare:CC (reg:HI 87 [ D.4632 ])
            (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32]))) tssutils.c:176 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tssutils.c:176 -1
     (nil)
 -> 35)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg/f:DI 101)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:177 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 88 [ D.4633 ])
        (mem/c:SI (reg/f:DI 101) [0 tssVerbose+0 S4 A32])) tssutils.c:177 -1
     (nil))
(insn 20 19 21 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.4633 ])
            (const_int 0 [0]))) tssutils.c:177 -1
     (nil))
(jump_insn 21 20 22 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) tssutils.c:177 -1
     (nil)
 -> 32)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 6 (set (reg:SI 89 [ D.4633 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32]))) tssutils.c:177 -1
     (nil))
(insn 24 23 25 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:178 -1
     (nil))
(insn 25 24 26 6 (set (reg:HI 90 [ D.4632 ])
        (mem/j:HI (reg/f:DI 102) [0 source_7(D)->size+0 S2 A16])) tssutils.c:178 -1
     (nil))
(insn 26 25 27 6 (set (reg:SI 91 [ D.4633 ])
        (zero_extend:SI (reg:HI 90 [ D.4632 ]))) tssutils.c:177 -1
     (nil))
(insn 27 26 28 6 (set (reg:SI 1 dx)
        (reg:SI 89 [ D.4633 ])) tssutils.c:177 -1
     (nil))
(insn 28 27 29 6 (set (reg:SI 4 si)
        (reg:SI 91 [ D.4633 ])) tssutils.c:177 -1
     (nil))
(insn 29 28 30 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7ff5f4313360 *.LC6>)) tssutils.c:177 -1
     (nil))
(insn 30 29 31 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:177 -1
     (nil))
(call_insn 31 30 32 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:177 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(code_label 32 31 33 7 28 "" [1 uses])
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssutils.c:179 -1
     (nil))
(code_label 35 34 36 8 27 "" [2 uses])
(note 36 35 37 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:182 -1
     (nil))
(jump_insn 38 37 39 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssutils.c:182 -1
     (nil)
 -> 55)
(note 39 38 40 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 9 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:183 -1
     (nil))
(insn 41 40 42 9 (set (reg:HI 92 [ D.4632 ])
        (mem/j:HI (reg/f:DI 103) [0 source_7(D)->size+0 S2 A16])) tssutils.c:183 -1
     (nil))
(insn 42 41 43 9 (set (reg:DI 93 [ D.4634 ])
        (zero_extend:DI (reg:HI 92 [ D.4632 ]))) tssutils.c:183 -1
     (nil))
(insn 43 42 44 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:183 -1
     (nil))
(insn 44 43 45 9 (parallel [
            (set (reg/f:DI 94 [ D.4635 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:183 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 45 44 46 9 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:183 -1
     (nil))
(insn 46 45 47 9 (parallel [
            (set (reg/f:DI 95 [ D.4635 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:183 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 47 46 48 9 (set (reg:DI 1 dx)
        (reg:DI 93 [ D.4634 ])) tssutils.c:183 -1
     (nil))
(insn 48 47 49 9 (set (reg:DI 4 si)
        (reg/f:DI 94 [ D.4635 ])) tssutils.c:183 -1
     (nil))
(insn 49 48 50 9 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.4635 ])) tssutils.c:183 -1
     (nil))
(call_insn 50 49 51 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memmove") [flags 0x41]  <function_decl 0x7ff5f43d40d8 memmove>) [0 __builtin_memmove S1 A8])
            (const_int 0 [0]))) tssutils.c:183 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 51 50 52 9 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:184 -1
     (nil))
(insn 52 51 53 9 (set (reg:HI 96 [ D.4632 ])
        (mem/j:HI (reg/f:DI 106) [0 source_7(D)->size+0 S2 A16])) tssutils.c:184 -1
     (nil))
(insn 53 52 54 9 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:184 -1
     (nil))
(insn 54 53 55 9 (set (mem/j:HI (reg/f:DI 107) [0 target_19(D)->size+0 S2 A16])
        (reg:HI 96 [ D.4632 ])) tssutils.c:184 -1
     (nil))
(code_label 55 54 56 10 29 "" [1 uses])
(note 56 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 60 10 (set (reg:SI 97 [ D.4636 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssutils.c:186 -1
     (nil))
(insn 60 57 64 10 (set (reg:SI 98 [ <retval> ])
        (reg:SI 97 [ D.4636 ])) tssutils.c:186 -1
     (nil))
(insn 64 60 65 10 (set (reg/i:SI 0 ax)
        (reg:SI 98 [ <retval> ])) tssutils.c:187 -1
     (nil))
(insn 65 64 0 10 (use (reg/i:SI 0 ax)) tssutils.c:187 -1
     (nil))

;; Function TSS_TPM2B_Append (TSS_TPM2B_Append, funcdef_no=6, decl_uid=4161, cgraph_uid=6, symbol_order=6)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 78.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssutils.c:196 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])
        (reg:DI 4 si [ source ])) tssutils.c:196 -1
     (nil))
(insn 4 3 5 2 (set (reg:SI 112)
        (reg:SI 1 dx [ targetSize ])) tssutils.c:196 -1
     (nil))
(insn 5 4 6 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32])
        (subreg:HI (reg:SI 112) 0)) tssutils.c:196 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:197 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:199 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssutils.c:199 -1
     (nil)
 -> 45)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:200 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 87 [ D.4638 ])
        (mem/j:HI (reg/f:DI 113) [0 target_7(D)->size+0 S2 A16])) tssutils.c:200 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 88 [ D.4639 ])
        (zero_extend:SI (reg:HI 87 [ D.4638 ]))) tssutils.c:200 -1
     (nil))
(insn 16 15 17 4 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:200 -1
     (nil))
(insn 17 16 18 4 (set (reg:HI 89 [ D.4638 ])
        (mem/j:HI (reg/f:DI 114) [0 source_10(D)->size+0 S2 A16])) tssutils.c:200 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 90 [ D.4639 ])
        (zero_extend:SI (reg:HI 89 [ D.4638 ]))) tssutils.c:200 -1
     (nil))
(insn 19 18 20 4 (parallel [
            (set (reg:SI 91 [ D.4639 ])
                (plus:SI (reg:SI 88 [ D.4639 ])
                    (reg:SI 90 [ D.4639 ])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:200 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 92 [ D.4639 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32]))) tssutils.c:200 -1
     (nil))
(insn 21 20 22 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 91 [ D.4639 ])
            (reg:SI 92 [ D.4639 ]))) tssutils.c:200 -1
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssutils.c:200 -1
     (nil)
 -> 45)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg/f:DI 115)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:201 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 93 [ D.4639 ])
        (mem/c:SI (reg/f:DI 115) [0 tssVerbose+0 S4 A32])) tssutils.c:201 -1
     (nil))
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.4639 ])
            (const_int 0 [0]))) tssutils.c:201 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) tssutils.c:201 -1
     (nil)
 -> 42)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg:SI 94 [ D.4639 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32]))) tssutils.c:201 -1
     (nil))
(insn 30 29 31 6 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:202 -1
     (nil))
(insn 31 30 32 6 (set (reg:HI 95 [ D.4638 ])
        (mem/j:HI (reg/f:DI 116) [0 target_7(D)->size+0 S2 A16])) tssutils.c:202 -1
     (nil))
(insn 32 31 33 6 (set (reg:SI 96 [ D.4639 ])
        (zero_extend:SI (reg:HI 95 [ D.4638 ]))) tssutils.c:201 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:202 -1
     (nil))
(insn 34 33 35 6 (set (reg:HI 97 [ D.4638 ])
        (mem/j:HI (reg/f:DI 117) [0 source_10(D)->size+0 S2 A16])) tssutils.c:202 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 98 [ D.4639 ])
        (zero_extend:SI (reg:HI 97 [ D.4638 ]))) tssutils.c:201 -1
     (nil))
(insn 36 35 37 6 (parallel [
            (set (reg:SI 99 [ D.4639 ])
                (plus:SI (reg:SI 96 [ D.4639 ])
                    (reg:SI 98 [ D.4639 ])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:201 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 1 dx)
        (reg:SI 94 [ D.4639 ])) tssutils.c:201 -1
     (nil))
(insn 38 37 39 6 (set (reg:SI 4 si)
        (reg:SI 99 [ D.4639 ])) tssutils.c:201 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7ff5f431f900 *.LC7>)) tssutils.c:201 -1
     (nil))
(insn 40 39 41 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:201 -1
     (nil))
(call_insn 41 40 42 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:201 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(code_label 42 41 43 7 33 "" [1 uses])
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssutils.c:203 -1
     (nil))
(code_label 45 44 46 8 32 "" [2 uses])
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:206 -1
     (nil))
(jump_insn 48 47 49 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) tssutils.c:206 -1
     (nil)
 -> 72)
(note 49 48 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 9 (set (reg/f:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:207 -1
     (nil))
(insn 51 50 52 9 (set (reg:HI 100 [ D.4638 ])
        (mem/j:HI (reg/f:DI 118) [0 source_10(D)->size+0 S2 A16])) tssutils.c:207 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 101 [ D.4640 ])
        (zero_extend:DI (reg:HI 100 [ D.4638 ]))) tssutils.c:207 -1
     (nil))
(insn 53 52 54 9 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:207 -1
     (nil))
(insn 54 53 55 9 (parallel [
            (set (reg/f:DI 102 [ D.4641 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:207 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 55 54 56 9 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:207 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg/f:DI 103 [ D.4641 ])
                (plus:DI (reg/f:DI 120)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:207 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 57 56 58 9 (set (reg/f:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:207 -1
     (nil))
(insn 58 57 59 9 (set (reg:HI 104 [ D.4638 ])
        (mem/j:HI (reg/f:DI 121) [0 target_7(D)->size+0 S2 A16])) tssutils.c:207 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 105 [ D.4642 ])
        (zero_extend:DI (reg:HI 104 [ D.4638 ]))) tssutils.c:207 -1
     (nil))
(insn 60 59 61 9 (parallel [
            (set (reg/f:DI 106 [ D.4643 ])
                (plus:DI (reg/f:DI 103 [ D.4641 ])
                    (reg:DI 105 [ D.4642 ])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:207 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 1 dx)
        (reg:DI 101 [ D.4640 ])) tssutils.c:207 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 4 si)
        (reg/f:DI 102 [ D.4641 ])) tssutils.c:207 -1
     (nil))
(insn 63 62 64 9 (set (reg:DI 5 di)
        (reg/f:DI 106 [ D.4643 ])) tssutils.c:207 -1
     (nil))
(call_insn 64 63 65 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memmove") [flags 0x41]  <function_decl 0x7ff5f43d40d8 memmove>) [0 __builtin_memmove S1 A8])
            (const_int 0 [0]))) tssutils.c:207 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 65 64 66 9 (set (reg/f:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:208 -1
     (nil))
(insn 66 65 67 9 (set (reg:HI 107 [ D.4638 ])
        (mem/j:HI (reg/f:DI 122) [0 target_7(D)->size+0 S2 A16])) tssutils.c:208 -1
     (nil))
(insn 67 66 68 9 (set (reg/f:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:208 -1
     (nil))
(insn 68 67 69 9 (set (reg:HI 108 [ D.4638 ])
        (mem/j:HI (reg/f:DI 123) [0 source_10(D)->size+0 S2 A16])) tssutils.c:208 -1
     (nil))
(insn 69 68 70 9 (parallel [
            (set (reg:HI 109 [ D.4638 ])
                (plus:HI (reg:HI 107 [ D.4638 ])
                    (reg:HI 108 [ D.4638 ])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:208 -1
     (nil))
(insn 70 69 71 9 (set (reg/f:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:208 -1
     (nil))
(insn 71 70 72 9 (set (mem/j:HI (reg/f:DI 124) [0 target_7(D)->size+0 S2 A16])
        (reg:HI 109 [ D.4638 ])) tssutils.c:208 -1
     (nil))
(code_label 72 71 73 10 34 "" [1 uses])
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 77 10 (set (reg:SI 110 [ D.4644 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssutils.c:210 -1
     (nil))
(insn 77 74 81 10 (set (reg:SI 111 [ <retval> ])
        (reg:SI 110 [ D.4644 ])) tssutils.c:210 -1
     (nil))
(insn 81 77 82 10 (set (reg/i:SI 0 ax)
        (reg:SI 111 [ <retval> ])) tssutils.c:211 -1
     (nil))
(insn 82 81 0 10 (use (reg/i:SI 0 ax)) tssutils.c:211 -1
     (nil))

;; Function TSS_TPM2B_Create (TSS_TPM2B_Create, funcdef_no=7, decl_uid=4166, cgraph_uid=7, symbol_order=7)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 56.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssutils.c:216 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 buffer+0 S8 A64])
        (reg:DI 4 si [ buffer ])) tssutils.c:216 -1
     (nil))
(insn 4 3 6 2 (set (reg:SI 94)
        (reg:SI 1 dx [ size ])) tssutils.c:216 -1
     (nil))
(insn 6 4 5 2 (set (reg:SI 95)
        (reg:SI 2 cx [ targetSize ])) tssutils.c:216 -1
     (nil))
(insn 5 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 size+0 S2 A32])
        (subreg:HI (reg:SI 94) 0)) tssutils.c:216 -1
     (nil))
(insn 7 5 8 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 targetSize+0 S2 A32])
        (subreg:HI (reg:SI 95) 0)) tssutils.c:216 -1
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:217 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:219 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tssutils.c:219 -1
     (nil)
 -> 34)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (reg:HI 96)
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 size+0 S2 A32])) tssutils.c:220 -1
     (nil))
(insn 16 15 17 4 (set (reg:CC 17 flags)
        (compare:CC (reg:HI 96)
            (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 targetSize+0 S2 A32]))) tssutils.c:220 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tssutils.c:220 -1
     (nil)
 -> 34)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg/f:DI 97)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:221 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 87 [ D.4646 ])
        (mem/c:SI (reg/f:DI 97) [0 tssVerbose+0 S4 A32])) tssutils.c:221 -1
     (nil))
(insn 21 20 22 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.4646 ])
            (const_int 0 [0]))) tssutils.c:221 -1
     (nil))
(jump_insn 22 21 23 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) tssutils.c:221 -1
     (nil)
 -> 31)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (reg:SI 88 [ D.4646 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 targetSize+0 S2 A32]))) tssutils.c:221 -1
     (nil))
(insn 25 24 26 6 (set (reg:SI 89 [ D.4646 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 size+0 S2 A32]))) tssutils.c:221 -1
     (nil))
(insn 26 25 27 6 (set (reg:SI 1 dx)
        (reg:SI 88 [ D.4646 ])) tssutils.c:221 -1
     (nil))
(insn 27 26 28 6 (set (reg:SI 4 si)
        (reg:SI 89 [ D.4646 ])) tssutils.c:221 -1
     (nil))
(insn 28 27 29 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7ff5f43292d0 *.LC8>)) tssutils.c:221 -1
     (nil))
(insn 29 28 30 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:221 -1
     (nil))
(call_insn 30 29 31 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:221 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(code_label 31 30 32 7 38 "" [1 uses])
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssutils.c:223 -1
     (nil))
(code_label 34 33 35 8 37 "" [2 uses])
(note 35 34 36 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:226 -1
     (nil))
(jump_insn 37 36 38 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) tssutils.c:226 -1
     (nil)
 -> 50)
(note 38 37 39 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 9 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:227 -1
     (nil))
(insn 40 39 41 9 (set (reg:HI 99)
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 size+0 S2 A32])) tssutils.c:227 -1
     (nil))
(insn 41 40 42 9 (set (mem/j:HI (reg/f:DI 98) [0 target_14(D)->size+0 S2 A16])
        (reg:HI 99)) tssutils.c:227 -1
     (nil))
(insn 42 41 43 9 (set (reg:DI 90 [ D.4647 ])
        (zero_extend:DI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 size+0 S2 A32]))) tssutils.c:228 -1
     (nil))
(insn 43 42 44 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:228 -1
     (nil))
(insn 44 43 45 9 (parallel [
            (set (reg/f:DI 91 [ D.4648 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:228 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 45 44 46 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 buffer+0 S8 A64])) tssutils.c:228 -1
     (nil))
(insn 46 45 47 9 (set (reg:DI 1 dx)
        (reg:DI 90 [ D.4647 ])) tssutils.c:228 -1
     (nil))
(insn 47 46 48 9 (set (reg:DI 4 si)
        (reg:DI 101)) tssutils.c:228 -1
     (nil))
(insn 48 47 49 9 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.4648 ])) tssutils.c:228 -1
     (nil))
(call_insn 49 48 50 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memmove") [flags 0x41]  <function_decl 0x7ff5f43d40d8 memmove>) [0 __builtin_memmove S1 A8])
            (const_int 0 [0]))) tssutils.c:228 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(code_label 50 49 51 10 39 "" [1 uses])
(note 51 50 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 55 10 (set (reg:SI 92 [ D.4649 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssutils.c:230 -1
     (nil))
(insn 55 52 59 10 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.4649 ])) tssutils.c:230 -1
     (nil))
(insn 59 55 60 10 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssutils.c:231 -1
     (nil))
(insn 60 59 0 10 (use (reg/i:SI 0 ax)) tssutils.c:231 -1
     (nil))

;; Function TSS_TPM2B_CreateUint32 (TSS_TPM2B_CreateUint32, funcdef_no=8, decl_uid=4170, cgraph_uid=8, symbol_order=8)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	sourceNbo

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 54.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssutils.c:236 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 source+0 S4 A32])
        (reg:SI 4 si [ source ])) tssutils.c:236 -1
     (nil))
(insn 4 3 5 2 (set (reg:SI 94)
        (reg:SI 1 dx [ targetSize ])) tssutils.c:236 -1
     (nil))
(insn 5 4 6 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 targetSize+0 S2 A32])
        (subreg:HI (reg:SI 94) 0)) tssutils.c:236 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 95)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7ff5f4313510 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:236 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.4655+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:236 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:237 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:239 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) tssutils.c:239 -1
     (nil)
 -> 32)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (reg:CC 17 flags)
        (compare:CC (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 targetSize+0 S2 A32])
            (const_int 3 [0x3]))) tssutils.c:240 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) tssutils.c:240 -1
     (nil)
 -> 32)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg/f:DI 96)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:241 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 87 [ D.4651 ])
        (mem/c:SI (reg/f:DI 96) [0 tssVerbose+0 S4 A32])) tssutils.c:241 -1
     (nil))
(insn 20 19 21 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.4651 ])
            (const_int 0 [0]))) tssutils.c:241 -1
     (nil))
(jump_insn 21 20 22 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssutils.c:241 -1
     (nil)
 -> 29)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 6 (set (reg:SI 88 [ D.4651 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 targetSize+0 S2 A32]))) tssutils.c:241 -1
     (nil))
(insn 24 23 25 6 (set (reg:SI 1 dx)
        (reg:SI 88 [ D.4651 ])) tssutils.c:241 -1
     (nil))
(insn 25 24 26 6 (set (reg:SI 4 si)
        (const_int 4 [0x4])) tssutils.c:241 -1
     (nil))
(insn 26 25 27 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7ff5f4329cf0 *.LC9>)) tssutils.c:241 -1
     (nil))
(insn 27 26 28 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:241 -1
     (nil))
(call_insn 28 27 29 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:241 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(code_label 29 28 30 7 43 "" [1 uses])
(note 30 29 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssutils.c:243 -1
     (nil))
(code_label 32 31 33 8 42 "" [2 uses])
(note 33 32 34 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:246 -1
     (nil))
(jump_insn 35 34 36 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssutils.c:246 -1
     (nil)
 -> 48)
(note 36 35 37 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 9 (set (reg:SI 97)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 source+0 S4 A32])) tssutils.c:247 -1
     (nil))
(insn 38 37 39 9 (set (reg:SI 5 di)
        (reg:SI 97)) tssutils.c:247 -1
     (nil))
(call_insn/u 39 38 40 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("htonl") [flags 0x41]  <function_decl 0x7ff5f4194e58 htonl>) [0 htonl S1 A8])
            (const_int 0 [0]))) tssutils.c:247 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 40 39 41 9 (set (reg:SI 89 [ D.4652 ])
        (reg:SI 0 ax)) tssutils.c:247 -1
     (nil))
(insn 41 40 42 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sourceNbo+0 S4 A64])
        (reg:SI 89 [ D.4652 ])) tssutils.c:247 -1
     (nil))
(insn 42 41 43 9 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:248 -1
     (nil))
(insn 43 42 44 9 (parallel [
            (set (reg/f:DI 90 [ D.4653 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:248 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 44 43 45 9 (set (reg:SI 91 [ D.4652 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 MEM[(char * {ref-all})&sourceNbo]+0 S4 A64])) tssutils.c:248 -1
     (nil))
(insn 45 44 46 9 (set (mem:SI (reg/f:DI 90 [ D.4653 ]) [0 MEM[(char * {ref-all})_16]+0 S4 A8])
        (reg:SI 91 [ D.4652 ])) tssutils.c:248 -1
     (nil))
(insn 46 45 47 9 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:249 -1
     (nil))
(insn 47 46 48 9 (set (mem/j:HI (reg/f:DI 99) [0 target_15(D)->size+0 S2 A16])
        (const_int 4 [0x4])) tssutils.c:249 -1
     (nil))
(code_label 48 47 49 10 44 "" [1 uses])
(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 53 10 (set (reg:SI 92 [ D.4654 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssutils.c:251 -1
     (nil))
(insn 53 50 57 10 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.4654 ])) tssutils.c:251 -1
     (nil))
(insn 57 53 58 10 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssutils.c:252 -1
     (nil))
(insn 58 57 59 10 (set (reg/f:DI 101)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7ff5f4313510 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:252 -1
     (nil))
(insn 59 58 60 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.4655+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssutils.c:252 -1
     (nil))
(jump_insn 60 59 66 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) tssutils.c:252 -1
     (nil)
 -> 63)
(note 66 60 61 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 61 66 62 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7ff5f42e8798 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssutils.c:252 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 62 61 63)
(code_label 63 62 67 14 46 "" [1 uses])
(note 67 63 64 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 64 67 0 14 (use (reg/i:SI 0 ax)) tssutils.c:252 -1
     (nil))

;; Function TSS_TPM2B_StringCopy (TSS_TPM2B_StringCopy, funcdef_no=9, decl_uid=4174, cgraph_uid=9, symbol_order=9)

Partition 1: size 8 align 8
	length_4
Partition 0: size 4 align 4
	rc_1
Partition 2: size 2 align 2
	length16_5

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 14->16 redirected to 18
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Removing jump 94.
Merging block 20 into block 18...
Merged blocks 18 and 20.
Merged 18 and 20 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssutils.c:262 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])
        (reg:DI 4 si [ source ])) tssutils.c:262 -1
     (nil))
(insn 4 3 5 2 (set (reg:SI 95)
        (reg:SI 1 dx [ targetSize ])) tssutils.c:262 -1
     (nil))
(insn 5 4 6 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32])
        (subreg:HI (reg:SI 95) 0)) tssutils.c:262 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssutils.c:263 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])
            (const_int 0 [0]))) tssutils.c:267 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) tssutils.c:267 -1
     (nil)
 -> 84)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:268 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) tssutils.c:268 -1
     (nil)
 -> 38)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:269 -1
     (nil))
(insn 17 16 18 5 (set (reg:DI 5 di)
        (reg:DI 96)) tssutils.c:269 -1
     (nil))
(call_insn/i 18 17 19 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7ff5f43d7948 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) tssutils.c:269 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 19 18 20 5 (set (reg:DI 97)
        (reg:DI 0 ax)) tssutils.c:269 -1
     (nil))
(insn 20 19 21 5 (set (mem/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 length+0 S8 A64])
        (reg:DI 97)) tssutils.c:269 -1
     (nil))
(insn 21 20 22 5 (set (reg:CC 17 flags)
        (compare:CC (mem/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 length+0 S8 A64])
            (const_int 65535 [0xffff]))) tssutils.c:270 -1
     (nil))
(jump_insn 22 21 23 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) tssutils.c:270 -1
     (nil)
 -> 38)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:271 -1
     (nil))
(insn 25 24 26 6 (set (reg:SI 87 [ D.4657 ])
        (mem/c:SI (reg/f:DI 98) [0 tssVerbose+0 S4 A32])) tssutils.c:271 -1
     (nil))
(insn 26 25 27 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.4657 ])
            (const_int 0 [0]))) tssutils.c:271 -1
     (nil))
(jump_insn 27 26 28 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tssutils.c:271 -1
     (nil)
 -> 35)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 7 (set (reg:DI 99)
        (mem/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 length+0 S8 A64])) tssutils.c:271 -1
     (nil))
(insn 30 29 31 7 (set (reg:SI 88 [ D.4658 ])
        (subreg:SI (reg:DI 99) 0)) tssutils.c:271 -1
     (nil))
(insn 31 30 32 7 (set (reg:SI 4 si)
        (reg:SI 88 [ D.4658 ])) tssutils.c:271 -1
     (nil))
(insn 32 31 33 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7ff5f4334630 *.LC10>)) tssutils.c:271 -1
     (nil))
(insn 33 32 34 7 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:271 -1
     (nil))
(call_insn 34 33 35 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:271 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(code_label 35 34 36 8 50 "" [1 uses])
(note 36 35 37 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssutils.c:273 -1
     (nil))
(code_label 38 37 39 9 49 "" [2 uses])
(note 39 38 40 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:276 -1
     (nil))
(jump_insn 41 40 42 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) tssutils.c:276 -1
     (nil)
 -> 64)
(note 42 41 43 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 10 (set (reg:DI 100)
        (mem/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 length+0 S8 A64])) tssutils.c:277 -1
     (nil))
(insn 44 43 45 10 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 length16+0 S2 A16])
        (subreg:HI (reg:DI 100) 0)) tssutils.c:277 -1
     (nil))
(insn 45 44 46 10 (set (reg:HI 101)
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 length16+0 S2 A16])) tssutils.c:278 -1
     (nil))
(insn 46 45 47 10 (set (reg:CC 17 flags)
        (compare:CC (reg:HI 101)
            (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32]))) tssutils.c:278 -1
     (nil))
(jump_insn 47 46 48 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) tssutils.c:278 -1
     (nil)
 -> 64)
(note 48 47 49 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 11 (set (reg/f:DI 102)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tssVerbose") [flags 0x40]  <var_decl 0x7ff5f41e1900 tssVerbose>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssutils.c:279 -1
     (nil))
(insn 50 49 51 11 (set (reg:SI 89 [ D.4657 ])
        (mem/c:SI (reg/f:DI 102) [0 tssVerbose+0 S4 A32])) tssutils.c:279 -1
     (nil))
(insn 51 50 52 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 89 [ D.4657 ])
            (const_int 0 [0]))) tssutils.c:279 -1
     (nil))
(jump_insn 52 51 53 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) tssutils.c:279 -1
     (nil)
 -> 61)
(note 53 52 54 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 12 (set (reg:SI 90 [ D.4657 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -36 [0xffffffffffffffdc])) [0 targetSize+0 S2 A32]))) tssutils.c:279 -1
     (nil))
(insn 55 54 56 12 (set (reg:SI 91 [ D.4657 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 length16+0 S2 A16]))) tssutils.c:279 -1
     (nil))
(insn 56 55 57 12 (set (reg:SI 1 dx)
        (reg:SI 90 [ D.4657 ])) tssutils.c:279 -1
     (nil))
(insn 57 56 58 12 (set (reg:SI 4 si)
        (reg:SI 91 [ D.4657 ])) tssutils.c:279 -1
     (nil))
(insn 58 57 59 12 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7ff5f43346c0 *.LC11>)) tssutils.c:279 -1
     (nil))
(insn 59 58 60 12 (set (reg:QI 0 ax)
        (const_int 0 [0])) tssutils.c:279 -1
     (nil))
(call_insn 60 59 61 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7ff5f43ddca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) tssutils.c:279 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(code_label 61 60 62 13 52 "" [1 uses])
(note 62 61 63 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 13 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssutils.c:281 -1
     (nil))
(code_label 64 63 65 14 51 "" [2 uses])
(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:284 -1
     (nil))
(jump_insn 67 66 68 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 88)
            (pc))) tssutils.c:284 612 {*jcc_1}
     (nil)
 -> 88)
(note 68 67 69 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 15 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:285 -1
     (nil))
(insn 70 69 71 15 (set (reg:HI 104)
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 length16+0 S2 A16])) tssutils.c:285 -1
     (nil))
(insn 71 70 72 15 (set (mem/j:HI (reg/f:DI 103) [0 target_29(D)->size+0 S2 A16])
        (reg:HI 104)) tssutils.c:285 -1
     (nil))
(insn 72 71 73 15 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:286 -1
     (nil))
(insn 73 72 74 15 (parallel [
            (set (reg/f:DI 92 [ D.4659 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:286 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 74 73 75 15 (set (reg:DI 106)
        (mem/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 length+0 S8 A64])) tssutils.c:286 -1
     (nil))
(insn 75 74 76 15 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 source+0 S8 A64])) tssutils.c:286 -1
     (nil))
(insn 76 75 77 15 (set (reg:DI 1 dx)
        (reg:DI 106)) tssutils.c:286 -1
     (nil))
(insn 77 76 78 15 (set (reg:DI 4 si)
        (reg:DI 107)) tssutils.c:286 -1
     (nil))
(insn 78 77 79 15 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.4659 ])) tssutils.c:286 -1
     (nil))
(call_insn 79 78 82 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x7ff5f43d3e58 memcpy>) [0 __builtin_memcpy S1 A8])
            (const_int 0 [0]))) tssutils.c:286 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 82 79 83 15 (set (pc)
        (label_ref 88)) -1
     (nil)
 -> 88)
(barrier 83 82 84)
(code_label 84 83 85 17 48 "" [1 uses])
(note 85 84 86 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 86 85 87 17 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssutils.c:290 -1
     (nil))
(insn 87 86 88 17 (set (mem/j:HI (reg/f:DI 108) [0 target_29(D)->size+0 S2 A16])
        (const_int 0 [0])) tssutils.c:290 -1
     (nil))
(code_label 88 87 89 18 54 "" [2 uses])
(note 89 88 90 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 93 18 (set (reg:SI 93 [ D.4660 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssutils.c:292 -1
     (nil))
(insn 93 90 97 18 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.4660 ])) tssutils.c:292 -1
     (nil))
(insn 97 93 98 18 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssutils.c:293 -1
     (nil))
(insn 98 97 0 18 (use (reg/i:SI 0 ax)) tssutils.c:293 -1
     (nil))

;; Function TSS_TPM2B_Compare (TSS_TPM2B_Compare, funcdef_no=10, decl_uid=4177, cgraph_uid=10, symbol_order=10)

Partition 1: size 4 align 4
	irc_14
Partition 0: size 4 align 4
	match_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 47.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 expect+0 S8 A64])
        (reg:DI 5 di [ expect ])) tssutils.c:296 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 actual+0 S8 A64])
        (reg:DI 4 si [ actual ])) tssutils.c:296 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 match+0 S4 A32])
        (const_int 1 [0x1])) tssutils.c:298 -1
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 match+0 S4 A32])
            (const_int 1 [0x1]))) tssutils.c:300 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) tssutils.c:300 -1
     (nil)
 -> 19)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 expect+0 S8 A64])) tssutils.c:301 -1
     (nil))
(insn 12 11 13 4 (set (reg:HI 87 [ D.4663 ])
        (mem/j:HI (reg/f:DI 95) [0 expect_5(D)->size+0 S2 A16])) tssutils.c:301 -1
     (nil))
(insn 13 12 14 4 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 actual+0 S8 A64])) tssutils.c:301 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 88 [ D.4663 ])
        (mem/j:HI (reg/f:DI 96) [0 actual_7(D)->size+0 S2 A16])) tssutils.c:301 -1
     (nil))
(insn 15 14 16 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 87 [ D.4663 ])
            (reg:HI 88 [ D.4663 ]))) tssutils.c:301 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) tssutils.c:301 -1
     (nil)
 -> 19)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 match+0 S4 A32])
        (const_int 0 [0])) tssutils.c:302 -1
     (nil))
(code_label 19 18 20 6 57 "" [2 uses])
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 match+0 S4 A32])
            (const_int 1 [0x1]))) tssutils.c:305 -1
     (nil))
(jump_insn 22 21 23 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssutils.c:305 -1
     (nil)
 -> 41)
(note 23 22 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 7 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 expect+0 S8 A64])) tssutils.c:306 -1
     (nil))
(insn 25 24 26 7 (set (reg:HI 89 [ D.4663 ])
        (mem/j:HI (reg/f:DI 97) [0 expect_5(D)->size+0 S2 A16])) tssutils.c:306 -1
     (nil))
(insn 26 25 27 7 (set (reg:DI 90 [ D.4664 ])
        (zero_extend:DI (reg:HI 89 [ D.4663 ]))) tssutils.c:306 -1
     (nil))
(insn 27 26 28 7 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 actual+0 S8 A64])) tssutils.c:306 -1
     (nil))
(insn 28 27 29 7 (parallel [
            (set (reg/f:DI 91 [ D.4665 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:306 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 actual+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 29 28 30 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 expect+0 S8 A64])) tssutils.c:306 -1
     (nil))
(insn 30 29 31 7 (parallel [
            (set (reg/f:DI 92 [ D.4665 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssutils.c:306 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 expect+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 7 (set (reg:DI 1 dx)
        (reg:DI 90 [ D.4664 ])) tssutils.c:306 -1
     (nil))
(insn 32 31 33 7 (set (reg:DI 4 si)
        (reg/f:DI 91 [ D.4665 ])) tssutils.c:306 -1
     (nil))
(insn 33 32 34 7 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.4665 ])) tssutils.c:306 -1
     (nil))
(call_insn/i 34 33 35 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcmp") [flags 0x41]  <function_decl 0x7ff5f43d3ca8 memcmp>) [0 __builtin_memcmp S1 A8])
            (const_int 0 [0]))) tssutils.c:306 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 35 34 36 7 (set (reg:SI 100)
        (reg:SI 0 ax)) tssutils.c:306 -1
     (nil))
(insn 36 35 37 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 irc+0 S4 A32])
        (reg:SI 100)) tssutils.c:306 -1
     (nil))
(insn 37 36 38 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 irc+0 S4 A32])
            (const_int 0 [0]))) tssutils.c:307 -1
     (nil))
(jump_insn 38 37 39 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssutils.c:307 -1
     (nil)
 -> 41)
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 match+0 S4 A32])
        (const_int 0 [0])) tssutils.c:308 -1
     (nil))
(code_label 41 40 42 9 58 "" [2 uses])
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 9 (set (reg:SI 93 [ D.4666 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 match+0 S4 A32])) tssutils.c:311 -1
     (nil))
(insn 46 43 50 9 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.4666 ])) tssutils.c:311 -1
     (nil))
(insn 50 46 51 9 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssutils.c:312 -1
     (nil))
(insn 51 50 0 9 (use (reg/i:SI 0 ax)) tssutils.c:312 -1
     (nil))
