Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Apr 24 19:38:47 2019
| Host             : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.118        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.962        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.6         |
| Junction Temperature (C) | 49.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        9 |       --- |             --- |
| Slice Logic              |     0.006 |     4394 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1398 |     53200 |            2.63 |
|   CARRY4                 |    <0.001 |      103 |     13300 |            0.77 |
|   Register               |    <0.001 |     2024 |    106400 |            1.90 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |    <0.001 |      369 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       54 |     53200 |            0.10 |
|   LUT as Shift Register  |    <0.001 |       63 |     17400 |            0.36 |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.005 |     3436 |       --- |             --- |
| MMCM                     |     0.055 |        1 |         4 |           25.00 |
| PLL                      |     0.164 |        2 |         4 |           50.00 |
| DSPs                     |     0.004 |       10 |       220 |            4.55 |
| I/O                      |     0.163 |       29 |       125 |           23.20 |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     2.118 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.038 |      0.018 |
| Vccaux    |       1.800 |     0.149 |       0.132 |      0.017 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.739 |       0.703 |      0.036 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                      | Constraint (ns) |
+---------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                      | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             5.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             5.0 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |             8.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |             8.0 |
| sys_clk_pin                     | sysclk                                                      |             8.0 |
| sysclk                          | sysclk                                                      |             8.0 |
+---------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------+-----------+
| Name                                                                                | Power (W) |
+-------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                    |     1.962 |
|   design_1_i                                                                        |     1.962 |
|     bin_mask_0                                                                      |    <0.001 |
|       inst                                                                          |    <0.001 |
|     centroid_0                                                                      |     0.006 |
|       inst                                                                          |     0.006 |
|         delay                                                                       |     0.000 |
|           genblk1[0].puz_i                                                          |     0.000 |
|         divx                                                                        |     0.003 |
|           inst                                                                      |     0.003 |
|             instance_name                                                           |     0.002 |
|               U0                                                                    |     0.002 |
|                 i_mult                                                              |     0.002 |
|                   gDSP.gDSP_only.iDSP                                               |     0.002 |
|                     use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |     0.000 |
|         divy                                                                        |     0.003 |
|           inst                                                                      |     0.003 |
|             instance_name                                                           |     0.002 |
|               U0                                                                    |     0.002 |
|                 i_mult                                                              |     0.002 |
|                   gDSP.gDSP_only.iDSP                                               |     0.002 |
|                     use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |     0.000 |
|     clk_wiz_0                                                                       |     0.111 |
|       inst                                                                          |     0.111 |
|     dvi2rgb_0                                                                       |     0.095 |
|       U0                                                                            |     0.095 |
|         DataDecoders[0].DecoderX                                                    |     0.011 |
|           ChannelBondX                                                              |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                      |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                      |    <0.001 |
|           InputSERDES_X                                                             |     0.010 |
|           PhaseAlignX                                                               |    <0.001 |
|           SyncBaseOvf                                                               |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|           SyncBaseRst                                                               |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|         DataDecoders[1].DecoderX                                                    |     0.011 |
|           ChannelBondX                                                              |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                      |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                      |    <0.001 |
|           InputSERDES_X                                                             |     0.010 |
|           PhaseAlignX                                                               |    <0.001 |
|           SyncBaseOvf                                                               |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|           SyncBaseRst                                                               |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|         DataDecoders[2].DecoderX                                                    |     0.011 |
|           ChannelBondX                                                              |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                      |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                      |    <0.001 |
|           InputSERDES_X                                                             |     0.010 |
|           PhaseAlignX                                                               |    <0.001 |
|           SyncBaseOvf                                                               |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|           SyncBaseRst                                                               |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                                 |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                      |     0.002 |
|           I2C_SlaveController                                                       |     0.002 |
|             GlitchF_SCL                                                             |    <0.001 |
|             GlitchF_SDA                                                             |    <0.001 |
|             SyncSCL                                                                 |    <0.001 |
|             SyncSDA                                                                 |    <0.001 |
|         LockLostReset                                                               |     0.000 |
|           SyncAsyncx                                                                |     0.000 |
|         TMDS_ClockingX                                                              |     0.058 |
|           LockLostReset                                                             |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|           MMCM_LockSync                                                             |    <0.001 |
|           RdyLostReset                                                              |    <0.001 |
|             SyncAsyncx                                                              |    <0.001 |
|     mux_0                                                                           |    <0.001 |
|     parameter_register_0                                                            |     0.002 |
|       inst                                                                          |     0.002 |
|         parameter_register_v1_0_S00_AXI_inst                                        |     0.002 |
|     processing_system7_0                                                            |     1.557 |
|       inst                                                                          |     1.557 |
|     ps7_0_axi_periph                                                                |     0.004 |
|       s00_couplers                                                                  |     0.004 |
|         auto_pc                                                                     |     0.004 |
|           inst                                                                      |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.004 |
|               RD.ar_channel_0                                                       |     0.001 |
|                 ar_cmd_fsm_0                                                        |    <0.001 |
|                 cmd_translator_0                                                    |    <0.001 |
|                   incr_cmd_0                                                        |    <0.001 |
|                   wrap_cmd_0                                                        |    <0.001 |
|               RD.r_channel_0                                                        |    <0.001 |
|                 rd_data_fifo_0                                                      |    <0.001 |
|                 transaction_fifo_0                                                  |    <0.001 |
|               SI_REG                                                                |     0.001 |
|                 ar.ar_pipe                                                          |    <0.001 |
|                 aw.aw_pipe                                                          |    <0.001 |
|                 b.b_pipe                                                            |    <0.001 |
|                 r.r_pipe                                                            |    <0.001 |
|               WR.aw_channel_0                                                       |    <0.001 |
|                 aw_cmd_fsm_0                                                        |    <0.001 |
|                 cmd_translator_0                                                    |    <0.001 |
|                   incr_cmd_0                                                        |    <0.001 |
|                   wrap_cmd_0                                                        |    <0.001 |
|               WR.b_channel_0                                                        |    <0.001 |
|                 bid_fifo_0                                                          |    <0.001 |
|                 bresp_fifo_0                                                        |    <0.001 |
|     rgb2dvi_0                                                                       |     0.186 |
|       U0                                                                            |     0.186 |
|         ClockGenInternal.ClockGenX                                                  |     0.054 |
|           LockLostReset                                                             |     0.000 |
|             SyncAsyncx                                                              |     0.000 |
|           PLL_LockSyncAsync                                                         |     0.000 |
|         ClockSerializer                                                             |     0.033 |
|         DataEncoders[0].DataEncoder                                                 |    <0.001 |
|         DataEncoders[0].DataSerializer                                              |     0.033 |
|         DataEncoders[1].DataEncoder                                                 |    <0.001 |
|         DataEncoders[1].DataSerializer                                              |     0.033 |
|         DataEncoders[2].DataEncoder                                                 |    <0.001 |
|         DataEncoders[2].DataSerializer                                              |     0.033 |
|         LockLostReset                                                               |     0.000 |
|           SyncAsyncx                                                                |     0.000 |
|     rgb2ycbcr_0                                                                     |     0.000 |
|       inst                                                                          |     0.000 |
|         A21                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             i_mult                                                                  |     0.000 |
|               gDSP.gDSP_only.iDSP                                                   |     0.000 |
|         A22                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             i_mult                                                                  |     0.000 |
|               gDSP.gDSP_only.iDSP                                                   |     0.000 |
|         A23                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             i_mult                                                                  |     0.000 |
|               gDSP.gDSP_only.iDSP                                                   |     0.000 |
|         A31                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             i_mult                                                                  |     0.000 |
|               gDSP.gDSP_only.iDSP                                                   |     0.000 |
|         A32                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             i_mult                                                                  |     0.000 |
|               gDSP.gDSP_only.iDSP                                                   |     0.000 |
|         A33                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             i_mult                                                                  |     0.000 |
|               gDSP.gDSP_only.iDSP                                                   |     0.000 |
|         S21                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             xst_addsub                                                              |     0.000 |
|               i_baseblox.i_baseblox_addsub                                          |     0.000 |
|                 no_pipelining.the_addsub                                            |     0.000 |
|                   i_lut6.i_lut6_addsub                                              |     0.000 |
|                     i_q.i_simple.qreg                                               |     0.000 |
|         S22                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             xst_addsub                                                              |     0.000 |
|               i_baseblox.i_baseblox_addsub                                          |     0.000 |
|                 no_pipelining.the_addsub                                            |     0.000 |
|                   i_lut6.i_lut6_addsub                                              |     0.000 |
|                     i_q.i_simple.qreg                                               |     0.000 |
|         S23                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             xst_addsub                                                              |     0.000 |
|               i_baseblox.i_baseblox_addsub                                          |     0.000 |
|                 no_pipelining.the_addsub                                            |     0.000 |
|                   i_lut6.i_lut6_addsub                                              |     0.000 |
|                     i_q.i_simple.qreg                                               |     0.000 |
|         S31                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             xst_addsub                                                              |     0.000 |
|               i_baseblox.i_baseblox_addsub                                          |     0.000 |
|                 no_pipelining.the_addsub                                            |     0.000 |
|                   i_lut6.i_lut6_addsub                                              |     0.000 |
|                     i_q.i_simple.qreg                                               |     0.000 |
|         S32                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             xst_addsub                                                              |     0.000 |
|               i_baseblox.i_baseblox_addsub                                          |     0.000 |
|                 no_pipelining.the_addsub                                            |     0.000 |
|                   i_lut6.i_lut6_addsub                                              |     0.000 |
|                     i_q.i_simple.qreg                                               |     0.000 |
|         S33                                                                         |     0.000 |
|           U0                                                                        |     0.000 |
|             xst_addsub                                                              |     0.000 |
|               i_baseblox.i_baseblox_addsub                                          |     0.000 |
|                 no_pipelining.the_addsub                                            |     0.000 |
|                   i_lut6.i_lut6_addsub                                              |     0.000 |
|                     i_q.i_simple.qreg                                               |     0.000 |
|         delay_Cb1                                                                   |     0.000 |
|           genblk1[0].puz_i                                                          |     0.000 |
|         delay_Cr1                                                                   |     0.000 |
|           genblk1[0].puz_i                                                          |     0.000 |
|         sync_delay                                                                  |     0.000 |
|           genblk1[4].puz_i                                                          |     0.000 |
|           genblk1[5].puz_i                                                          |     0.000 |
|     rst_ps7_0_100M                                                                  |    <0.001 |
|       U0                                                                            |    <0.001 |
|         EXT_LPF                                                                     |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |    <0.001 |
|         SEQ                                                                         |    <0.001 |
|           SEQ_COUNTER                                                               |    <0.001 |
|     wysw_0                                                                          |    <0.001 |
|       inst                                                                          |    <0.001 |
|     xlconcat_0                                                                      |     0.000 |
|     xlconstant_0                                                                    |     0.000 |
|     xlconstant_1                                                                    |     0.000 |
|     xlconstant_2                                                                    |     0.000 |
|   hdmi_rx_ddc_scl_iobuf                                                             |     0.000 |
|   hdmi_rx_ddc_sda_iobuf                                                             |     0.000 |
+-------------------------------------------------------------------------------------+-----------+


