INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/04_02/blocking/blocking.sim/sim_1/synth/timing/xsim/sim_logic_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/04_02/blocking/blocking.srcs/sim_1/new/sim_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_logic
