#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59a4cfd69f40 .scope module, "tb_conv2d" "tb_conv2d" 2 3;
 .timescale -9 -12;
P_0x59a4cfd8b3f0 .param/l "BATCH_SIZE" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x59a4cfd8b430 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000100000>;
P_0x59a4cfd8b470 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x59a4cfd8b4b0 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x59a4cfd8b4f0 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x59a4cfd8b530 .param/l "KERNEL_SIZE" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x59a4cfd8b570 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x59a4cfd8b5b0 .param/l "OUT_HEIGHT" 0 2 15, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x59a4cfd8b5f0 .param/l "OUT_SIZE" 0 2 17, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100>;
P_0x59a4cfd8b630 .param/l "OUT_WIDTH" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x59a4cfd8b670 .param/l "PADDING" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x59a4cfd8b6b0 .param/l "STRIDE" 0 2 11, +C4<00000000000000000000000000000010>;
v0x59a4cfdad760_0 .var "bias_flat", 31 0;
v0x59a4cfdad840_0 .var "clk", 0 0;
v0x59a4cfdad8e0_0 .var "counting", 0 0;
v0x59a4cfdad980_0 .var/i "cycle_count", 31 0;
v0x59a4cfdada20_0 .net "done", 0 0, v0x59a4cfdabab0_0;  1 drivers
v0x59a4cfdadac0_0 .var/real "execution_time_us", 0 0;
v0x59a4cfdadb60_0 .var/i "i", 31 0;
v0x59a4cfdadc40_0 .var "input_tensor_flat", 1023 0;
v0x59a4cfdadd30_0 .net "output_tensor_flat", 127 0, L_0x59a4cfdae260;  1 drivers
v0x59a4cfdade00_0 .var "rst", 0 0;
v0x59a4cfdaded0_0 .var "start", 0 0;
v0x59a4cfdadfa0_0 .net "valid", 0 0, v0x59a4cfdad0d0_0;  1 drivers
v0x59a4cfdae070_0 .var "weights_flat", 255 0;
E_0x59a4cfd54630 .event anyedge, v0x59a4cfdabab0_0;
S_0x59a4cfd8bdd0 .scope module, "uut" "conv2d" 2 42, 3 1 0, S_0x59a4cfd69f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /INPUT 1024 "input_tensor_flat";
    .port_info 6 /INPUT 256 "weights_flat";
    .port_info 7 /INPUT 32 "bias_flat";
    .port_info 8 /OUTPUT 128 "output_tensor_flat";
P_0x59a4cfd8bf60 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x59a4cfd8bfa0 .param/l "COMPUTE" 1 3 37, C4<01>;
P_0x59a4cfd8bfe0 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
P_0x59a4cfd8c020 .param/l "DONE_ST" 1 3 38, C4<10>;
P_0x59a4cfd8c060 .param/l "IDLE" 1 3 36, C4<00>;
P_0x59a4cfd8c0a0 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x59a4cfd8c0e0 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x59a4cfd8c120 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x59a4cfd8c160 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x59a4cfd8c1a0 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x59a4cfd8c1e0 .param/l "OUT_HEIGHT" 1 3 26, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x59a4cfd8c220 .param/l "OUT_WIDTH" 1 3 27, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x59a4cfd8c260 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x59a4cfd8c2a0 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x59a4cfd8c2e0 .param/l "TOTAL_BIAS_SIZE" 1 3 32, +C4<00000000000000000000000000000001>;
P_0x59a4cfd8c320 .param/l "TOTAL_INPUT_SIZE" 1 3 30, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>;
P_0x59a4cfd8c360 .param/l "TOTAL_OUTPUT_SIZE" 1 3 33, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100>;
P_0x59a4cfd8c3a0 .param/l "TOTAL_WEIGHT_SIZE" 1 3 31, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
v0x59a4cfdab620_0 .var/s "accumulator", 39 0;
v0x59a4cfdab720_0 .var "b", 7 0;
v0x59a4cfdab800_0 .net "bias_flat", 31 0, v0x59a4cfdad760_0;  1 drivers
v0x59a4cfdab8c0 .array "bias_mem", 0 0, 31 0;
v0x59a4cfdab9a0_0 .net "clk", 0 0, v0x59a4cfdad840_0;  1 drivers
v0x59a4cfdabab0_0 .var "done", 0 0;
v0x59a4cfdabb70_0 .var/i "i", 31 0;
v0x59a4cfdabc50_0 .var "in_ch", 7 0;
v0x59a4cfdabd30_0 .var "in_index", 31 0;
v0x59a4cfdabe10_0 .var/s "input_h", 15 0;
v0x59a4cfdabef0 .array "input_mem", 31 0, 31 0;
v0x59a4cfdac3b0_0 .net "input_tensor_flat", 1023 0, v0x59a4cfdadc40_0;  1 drivers
v0x59a4cfdac490_0 .var/s "input_val", 31 0;
v0x59a4cfdac570_0 .var/s "input_w", 15 0;
v0x59a4cfdac650_0 .var "k_h", 7 0;
v0x59a4cfdac730_0 .var "k_w", 7 0;
v0x59a4cfdac810_0 .var "out_ch", 7 0;
v0x59a4cfdac8f0_0 .var "out_h", 7 0;
v0x59a4cfdac9d0_0 .var "out_index", 31 0;
v0x59a4cfdacab0_0 .var "out_w", 7 0;
v0x59a4cfdacb90 .array "output_mem", 3 0, 31 0;
v0x59a4cfdaccd0_0 .net "output_tensor_flat", 127 0, L_0x59a4cfdae260;  alias, 1 drivers
v0x59a4cfdacdb0_0 .net "rst", 0 0, v0x59a4cfdade00_0;  1 drivers
v0x59a4cfdace70_0 .net "start", 0 0, v0x59a4cfdaded0_0;  1 drivers
v0x59a4cfdacf30_0 .var "state", 1 0;
v0x59a4cfdad010_0 .var "store_result", 0 0;
v0x59a4cfdad0d0_0 .var "valid", 0 0;
v0x59a4cfdad190_0 .var "w_index", 31 0;
v0x59a4cfdad270 .array "weight_mem", 7 0, 31 0;
v0x59a4cfdad430_0 .var/s "weight_val", 31 0;
v0x59a4cfdad510_0 .net "weights_flat", 255 0, v0x59a4cfdae070_0;  1 drivers
E_0x59a4cfd537c0 .event posedge, v0x59a4cfdab9a0_0;
E_0x59a4cfd4e2a0/0 .event anyedge, v0x59a4cfdac8f0_0, v0x59a4cfdac650_0, v0x59a4cfdacab0_0, v0x59a4cfdac730_0;
E_0x59a4cfd4e2a0/1 .event anyedge, v0x59a4cfdabe10_0, v0x59a4cfdac570_0, v0x59a4cfdab720_0, v0x59a4cfdabc50_0;
v0x59a4cfdabef0_0 .array/port v0x59a4cfdabef0, 0;
v0x59a4cfdabef0_1 .array/port v0x59a4cfdabef0, 1;
v0x59a4cfdabef0_2 .array/port v0x59a4cfdabef0, 2;
E_0x59a4cfd4e2a0/2 .event anyedge, v0x59a4cfdabd30_0, v0x59a4cfdabef0_0, v0x59a4cfdabef0_1, v0x59a4cfdabef0_2;
v0x59a4cfdabef0_3 .array/port v0x59a4cfdabef0, 3;
v0x59a4cfdabef0_4 .array/port v0x59a4cfdabef0, 4;
v0x59a4cfdabef0_5 .array/port v0x59a4cfdabef0, 5;
v0x59a4cfdabef0_6 .array/port v0x59a4cfdabef0, 6;
E_0x59a4cfd4e2a0/3 .event anyedge, v0x59a4cfdabef0_3, v0x59a4cfdabef0_4, v0x59a4cfdabef0_5, v0x59a4cfdabef0_6;
v0x59a4cfdabef0_7 .array/port v0x59a4cfdabef0, 7;
v0x59a4cfdabef0_8 .array/port v0x59a4cfdabef0, 8;
v0x59a4cfdabef0_9 .array/port v0x59a4cfdabef0, 9;
v0x59a4cfdabef0_10 .array/port v0x59a4cfdabef0, 10;
E_0x59a4cfd4e2a0/4 .event anyedge, v0x59a4cfdabef0_7, v0x59a4cfdabef0_8, v0x59a4cfdabef0_9, v0x59a4cfdabef0_10;
v0x59a4cfdabef0_11 .array/port v0x59a4cfdabef0, 11;
v0x59a4cfdabef0_12 .array/port v0x59a4cfdabef0, 12;
v0x59a4cfdabef0_13 .array/port v0x59a4cfdabef0, 13;
v0x59a4cfdabef0_14 .array/port v0x59a4cfdabef0, 14;
E_0x59a4cfd4e2a0/5 .event anyedge, v0x59a4cfdabef0_11, v0x59a4cfdabef0_12, v0x59a4cfdabef0_13, v0x59a4cfdabef0_14;
v0x59a4cfdabef0_15 .array/port v0x59a4cfdabef0, 15;
v0x59a4cfdabef0_16 .array/port v0x59a4cfdabef0, 16;
v0x59a4cfdabef0_17 .array/port v0x59a4cfdabef0, 17;
v0x59a4cfdabef0_18 .array/port v0x59a4cfdabef0, 18;
E_0x59a4cfd4e2a0/6 .event anyedge, v0x59a4cfdabef0_15, v0x59a4cfdabef0_16, v0x59a4cfdabef0_17, v0x59a4cfdabef0_18;
v0x59a4cfdabef0_19 .array/port v0x59a4cfdabef0, 19;
v0x59a4cfdabef0_20 .array/port v0x59a4cfdabef0, 20;
v0x59a4cfdabef0_21 .array/port v0x59a4cfdabef0, 21;
v0x59a4cfdabef0_22 .array/port v0x59a4cfdabef0, 22;
E_0x59a4cfd4e2a0/7 .event anyedge, v0x59a4cfdabef0_19, v0x59a4cfdabef0_20, v0x59a4cfdabef0_21, v0x59a4cfdabef0_22;
v0x59a4cfdabef0_23 .array/port v0x59a4cfdabef0, 23;
v0x59a4cfdabef0_24 .array/port v0x59a4cfdabef0, 24;
v0x59a4cfdabef0_25 .array/port v0x59a4cfdabef0, 25;
v0x59a4cfdabef0_26 .array/port v0x59a4cfdabef0, 26;
E_0x59a4cfd4e2a0/8 .event anyedge, v0x59a4cfdabef0_23, v0x59a4cfdabef0_24, v0x59a4cfdabef0_25, v0x59a4cfdabef0_26;
v0x59a4cfdabef0_27 .array/port v0x59a4cfdabef0, 27;
v0x59a4cfdabef0_28 .array/port v0x59a4cfdabef0, 28;
v0x59a4cfdabef0_29 .array/port v0x59a4cfdabef0, 29;
v0x59a4cfdabef0_30 .array/port v0x59a4cfdabef0, 30;
E_0x59a4cfd4e2a0/9 .event anyedge, v0x59a4cfdabef0_27, v0x59a4cfdabef0_28, v0x59a4cfdabef0_29, v0x59a4cfdabef0_30;
v0x59a4cfdabef0_31 .array/port v0x59a4cfdabef0, 31;
v0x59a4cfdad270_0 .array/port v0x59a4cfdad270, 0;
E_0x59a4cfd4e2a0/10 .event anyedge, v0x59a4cfdabef0_31, v0x59a4cfdac810_0, v0x59a4cfdad190_0, v0x59a4cfdad270_0;
v0x59a4cfdad270_1 .array/port v0x59a4cfdad270, 1;
v0x59a4cfdad270_2 .array/port v0x59a4cfdad270, 2;
v0x59a4cfdad270_3 .array/port v0x59a4cfdad270, 3;
v0x59a4cfdad270_4 .array/port v0x59a4cfdad270, 4;
E_0x59a4cfd4e2a0/11 .event anyedge, v0x59a4cfdad270_1, v0x59a4cfdad270_2, v0x59a4cfdad270_3, v0x59a4cfdad270_4;
v0x59a4cfdad270_5 .array/port v0x59a4cfdad270, 5;
v0x59a4cfdad270_6 .array/port v0x59a4cfdad270, 6;
v0x59a4cfdad270_7 .array/port v0x59a4cfdad270, 7;
E_0x59a4cfd4e2a0/12 .event anyedge, v0x59a4cfdad270_5, v0x59a4cfdad270_6, v0x59a4cfdad270_7;
E_0x59a4cfd4e2a0 .event/or E_0x59a4cfd4e2a0/0, E_0x59a4cfd4e2a0/1, E_0x59a4cfd4e2a0/2, E_0x59a4cfd4e2a0/3, E_0x59a4cfd4e2a0/4, E_0x59a4cfd4e2a0/5, E_0x59a4cfd4e2a0/6, E_0x59a4cfd4e2a0/7, E_0x59a4cfd4e2a0/8, E_0x59a4cfd4e2a0/9, E_0x59a4cfd4e2a0/10, E_0x59a4cfd4e2a0/11, E_0x59a4cfd4e2a0/12;
E_0x59a4cfd69270 .event anyedge, v0x59a4cfdac3b0_0, v0x59a4cfdad510_0, v0x59a4cfdab800_0;
v0x59a4cfdacb90_0 .array/port v0x59a4cfdacb90, 0;
v0x59a4cfdacb90_1 .array/port v0x59a4cfdacb90, 1;
v0x59a4cfdacb90_2 .array/port v0x59a4cfdacb90, 2;
v0x59a4cfdacb90_3 .array/port v0x59a4cfdacb90, 3;
L_0x59a4cfdae260 .concat8 [ 32 32 32 32], v0x59a4cfdacb90_0, v0x59a4cfdacb90_1, v0x59a4cfdacb90_2, v0x59a4cfdacb90_3;
S_0x59a4cfd8c590 .scope generate, "output_pack[0]" "output_pack[0]" 3 208, 3 208 0, S_0x59a4cfd8bdd0;
 .timescale 0 0;
P_0x59a4cfd554d0 .param/l "j" 1 3 208, +C4<00>;
v0x59a4cfd46390_0 .net *"_ivl_2", 31 0, v0x59a4cfdacb90_0;  1 drivers
S_0x59a4cfdaace0 .scope generate, "output_pack[1]" "output_pack[1]" 3 208, 3 208 0, S_0x59a4cfd8bdd0;
 .timescale 0 0;
P_0x59a4cfdaaf00 .param/l "j" 1 3 208, +C4<01>;
v0x59a4cfd46430_0 .net *"_ivl_2", 31 0, v0x59a4cfdacb90_1;  1 drivers
S_0x59a4cfdab000 .scope generate, "output_pack[2]" "output_pack[2]" 3 208, 3 208 0, S_0x59a4cfd8bdd0;
 .timescale 0 0;
P_0x59a4cfdab200 .param/l "j" 1 3 208, +C4<010>;
v0x59a4cfd46610_0 .net *"_ivl_2", 31 0, v0x59a4cfdacb90_2;  1 drivers
S_0x59a4cfdab300 .scope generate, "output_pack[3]" "output_pack[3]" 3 208, 3 208 0, S_0x59a4cfd8bdd0;
 .timescale 0 0;
P_0x59a4cfdab500 .param/l "j" 1 3 208, +C4<011>;
v0x59a4cfd87e70_0 .net *"_ivl_2", 31 0, v0x59a4cfdacb90_3;  1 drivers
    .scope S_0x59a4cfd8bdd0;
T_0 ;
    %wait E_0x59a4cfd69270;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x59a4cfdabb70_0;
    %pad/s 128;
    %cmpi/s 32, 0, 128;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x59a4cfdac3b0_0;
    %load/vec4 v0x59a4cfdabb70_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x59a4cfdabb70_0;
    %store/vec4a v0x59a4cfdabef0, 4, 0;
    %load/vec4 v0x59a4cfdabb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x59a4cfdabb70_0;
    %pad/s 128;
    %cmpi/s 8, 0, 128;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x59a4cfdad510_0;
    %load/vec4 v0x59a4cfdabb70_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x59a4cfdabb70_0;
    %store/vec4a v0x59a4cfdad270, 4, 0;
    %load/vec4 v0x59a4cfdabb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x59a4cfdabb70_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x59a4cfdab800_0;
    %load/vec4 v0x59a4cfdabb70_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x59a4cfdabb70_0;
    %store/vec4a v0x59a4cfdab8c0, 4, 0;
    %load/vec4 v0x59a4cfdabb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x59a4cfd8bdd0;
T_1 ;
    %wait E_0x59a4cfd4e2a0;
    %load/vec4 v0x59a4cfdac8f0_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x59a4cfdac650_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x59a4cfdabe10_0, 0, 16;
    %load/vec4 v0x59a4cfdacab0_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x59a4cfdac730_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x59a4cfdac570_0, 0, 16;
    %load/vec4 v0x59a4cfdabe10_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.4, 5;
    %load/vec4 v0x59a4cfdabe10_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59a4cfdac570_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x59a4cfdac570_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x59a4cfdab720_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %muli 4, 0, 32;
    %muli 4, 0, 32;
    %load/vec4 v0x59a4cfdabc50_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x59a4cfdabe10_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x59a4cfdac570_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x59a4cfdabd30_0, 0, 32;
    %ix/getv 4, v0x59a4cfdabd30_0;
    %load/vec4a v0x59a4cfdabef0, 4;
    %store/vec4 v0x59a4cfdac490_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdac490_0, 0, 32;
T_1.1 ;
    %load/vec4 v0x59a4cfdac810_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %muli 2, 0, 32;
    %muli 2, 0, 32;
    %load/vec4 v0x59a4cfdabc50_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x59a4cfdac650_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x59a4cfdac730_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x59a4cfdad190_0, 0, 32;
    %ix/getv 4, v0x59a4cfdad190_0;
    %load/vec4a v0x59a4cfdad270, 4;
    %store/vec4 v0x59a4cfdad430_0, 0, 32;
    %load/vec4 v0x59a4cfdac730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v0x59a4cfdac650_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.5, 8;
    %load/vec4 v0x59a4cfdabc50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %store/vec4 v0x59a4cfdad010_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x59a4cfd8bdd0;
T_2 ;
    %wait E_0x59a4cfd537c0;
    %load/vec4 v0x59a4cfdacdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59a4cfdacf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a4cfdabab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a4cfdad0d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdab720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac8f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdacab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdabc50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac730_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x59a4cfdab620_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x59a4cfdabb70_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x59a4cfdabb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59a4cfdacb90, 0, 4;
    %load/vec4 v0x59a4cfdabb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdabb70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59a4cfdacf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59a4cfdacf30_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a4cfdabab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a4cfdad0d0_0, 0;
    %load/vec4 v0x59a4cfdace70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x59a4cfdacf30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdab720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac8f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdacab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdabc50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac730_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59a4cfdab8c0, 4;
    %pad/s 40;
    %assign/vec4 v0x59a4cfdab620_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x59a4cfdab620_0;
    %load/vec4 v0x59a4cfdac490_0;
    %pad/s 40;
    %load/vec4 v0x59a4cfdad430_0;
    %pad/s 40;
    %mul;
    %add;
    %assign/vec4 v0x59a4cfdab620_0, 0;
    %load/vec4 v0x59a4cfdad010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x59a4cfdab720_0;
    %pad/u 67;
    %muli 1, 0, 67;
    %muli 2, 0, 67;
    %muli 2, 0, 67;
    %load/vec4 v0x59a4cfdac810_0;
    %pad/u 67;
    %muli 2, 0, 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x59a4cfdac8f0_0;
    %pad/u 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x59a4cfdacab0_0;
    %pad/u 67;
    %add;
    %pad/u 32;
    %store/vec4 v0x59a4cfdac9d0_0, 0, 32;
    %load/vec4 v0x59a4cfdab620_0;
    %load/vec4 v0x59a4cfdac490_0;
    %pad/s 40;
    %load/vec4 v0x59a4cfdad430_0;
    %pad/s 40;
    %mul;
    %add;
    %pad/s 32;
    %ix/getv 3, v0x59a4cfdac9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59a4cfdacb90, 0, 4;
T_2.11 ;
    %load/vec4 v0x59a4cfdac730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac730_0, 0;
    %load/vec4 v0x59a4cfdac650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac650_0, 0;
    %load/vec4 v0x59a4cfdabc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdabc50_0, 0;
    %load/vec4 v0x59a4cfdacab0_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdacab0_0, 0;
    %load/vec4 v0x59a4cfdac8f0_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac8f0_0, 0;
    %load/vec4 v0x59a4cfdac810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a4cfdac810_0, 0;
    %load/vec4 v0x59a4cfdab720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x59a4cfdacf30_0, 0;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0x59a4cfdab720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdab720_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59a4cfdab8c0, 4;
    %pad/s 40;
    %assign/vec4 v0x59a4cfdab620_0, 0;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x59a4cfdac810_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdac810_0, 0;
    %load/vec4 v0x59a4cfdac810_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x59a4cfdab8c0, 4;
    %pad/s 40;
    %assign/vec4 v0x59a4cfdab620_0, 0;
T_2.24 ;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x59a4cfdac8f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdac8f0_0, 0;
    %ix/getv 4, v0x59a4cfdac810_0;
    %load/vec4a v0x59a4cfdab8c0, 4;
    %pad/s 40;
    %assign/vec4 v0x59a4cfdab620_0, 0;
T_2.22 ;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0x59a4cfdacab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdacab0_0, 0;
    %ix/getv 4, v0x59a4cfdac810_0;
    %load/vec4a v0x59a4cfdab8c0, 4;
    %pad/s 40;
    %assign/vec4 v0x59a4cfdab620_0, 0;
T_2.20 ;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x59a4cfdabc50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdabc50_0, 0;
T_2.18 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x59a4cfdac650_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdac650_0, 0;
T_2.16 ;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x59a4cfdac730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59a4cfdac730_0, 0;
T_2.14 ;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a4cfdabab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a4cfdad0d0_0, 0;
    %load/vec4 v0x59a4cfdace70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59a4cfdacf30_0, 0;
T_2.27 ;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59a4cfd69f40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a4cfdad840_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59a4cfdad840_0;
    %inv;
    %store/vec4 v0x59a4cfdad840_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x59a4cfd69f40;
T_4 ;
    %wait E_0x59a4cfd537c0;
    %load/vec4 v0x59a4cfdade00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a4cfdad980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59a4cfdad8e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x59a4cfdada20_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x59a4cfdad980_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59a4cfdad980_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59a4cfd69f40;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a4cfdade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a4cfdaded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a4cfdad8e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdad980_0, 0, 32;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x59a4cfdadc40_0, 0, 1024;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x59a4cfdae070_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdad760_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a4cfdade00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdadb60_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x59a4cfdadb60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x59a4cfdadb60_0;
    %load/vec4 v0x59a4cfdadb60_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x59a4cfdadc40_0, 4, 32;
    %load/vec4 v0x59a4cfdadb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdadb60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdadb60_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x59a4cfdadb60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x59a4cfdadb60_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x59a4cfdae070_0, 4, 32;
    %load/vec4 v0x59a4cfdadb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdadb60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a4cfdadb60_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x59a4cfdadb60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59a4cfdadb60_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x59a4cfdad760_0, 4, 32;
    %load/vec4 v0x59a4cfdadb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a4cfdadb60_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59a4cfd537c0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a4cfdaded0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a4cfdad8e0_0, 0, 1;
    %wait E_0x59a4cfd537c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a4cfdaded0_0, 0, 1;
T_5.8 ;
    %load/vec4 v0x59a4cfdada20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.9, 6;
    %wait E_0x59a4cfd54630;
    %jmp T_5.8;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a4cfdad8e0_0, 0, 1;
    %wait E_0x59a4cfd537c0;
    %load/vec4 v0x59a4cfdad980_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %store/real v0x59a4cfdadac0_0;
    %vpi_call 2 112 "$display", "\012=== Verilog Convolution Output Tensor ===" {0 0 0};
    %vpi_call 2 113 "$display", "tensor([[[[%0d., %0d.],", &PV<v0x59a4cfdadd30_0, 0, 32>, &PV<v0x59a4cfdadd30_0, 32, 32> {0 0 0};
    %vpi_call 2 116 "$display", "          [%0d., %0d.]]]])", &PV<v0x59a4cfdadd30_0, 64, 32>, &PV<v0x59a4cfdadd30_0, 96, 32> {0 0 0};
    %vpi_call 2 120 "$display", "Flattened Output: [%0d, %0d, %0d, %0d]", &PV<v0x59a4cfdadd30_0, 0, 32>, &PV<v0x59a4cfdadd30_0, 32, 32>, &PV<v0x59a4cfdadd30_0, 64, 32>, &PV<v0x59a4cfdadd30_0, 96, 32> {0 0 0};
    %vpi_call 2 126 "$display", "Convolution Time Taken in Verilog: %.2f \302\265s", v0x59a4cfdadac0_0 {0 0 0};
    %vpi_call 2 127 "$display", "Clock Cycles: %0d", v0x59a4cfdad980_0 {0 0 0};
    %vpi_call 2 128 "$display", "Clock Frequency: 100 MHz" {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv2d_pipeline_tb.v";
    "conv2d_pipeline.v";
