// Seed: 3397634193
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_4 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    output wand id_5,
    input supply0 id_6,
    output logic id_7,
    input tri0 id_8,
    output wand id_9,
    input wand id_10,
    input supply0 id_11,
    input wor id_12,
    input logic id_13,
    input wor id_14
);
  final id_7 <= id_13;
  module_0 modCall_1 (
      id_8,
      id_11
  );
endmodule
