
main.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000040080000 <load-0x40>:
    40080000:	d5381049 	mrs	x9, cpacr_el1
    40080004:	d2a0060a 	mov	x10, #0x300000              	// #3145728
    40080008:	aa0a0129 	orr	x9, x9, x10
    4008000c:	d5181049 	msr	cpacr_el1, x9
    40080010:	58000d80 	ldr	x0, 400801c0 <N>
    40080014:	5c000d60 	ldr	d0, 400801c0 <N>
    40080018:	58000cc1 	ldr	x1, 400801b0 <END_K+0x8>
    4008001c:	58000ce2 	ldr	x2, 400801b8 <END_K+0x10>
    40080020:	58000d83 	ldr	x3, 400801d0 <n_iter>
    40080024:	58000d24 	ldr	x4, 400801c8 <t_amb>
    40080028:	5c000d04 	ldr	d4, 400801c8 <t_amb>
    4008002c:	5c000de5 	ldr	d5, 400801e8 <fc_temp>
    40080030:	58000d54 	ldr	x20, 400801d8 <fc_x>
    40080034:	58000d75 	ldr	x21, 400801e0 <fc_y>
    40080038:	aa0103e6 	mov	x6, x1
    4008003c:	d2800007 	mov	x7, #0x0                   	// #0

0000000040080040 <load>:
    40080040:	f90000c4 	str	x4, [x6]
    40080044:	910020c6 	add	x6, x6, #0x8
    40080048:	910004e7 	add	x7, x7, #0x1
    4008004c:	f10024ff 	cmp	x7, #0x9
    40080050:	54ffff81 	b.ne	40080040 <load>  // b.any
    40080054:	fd000025 	str	d5, [x1]
    40080058:	d2800005 	mov	x5, #0x0                   	// #0
    4008005c:	9b007c09 	mul	x9, x0, x0

0000000040080060 <FOR_K>:
    40080060:	eb0300bf 	cmp	x5, x3
    40080064:	54000a20 	b.eq	400801a8 <END_K>  // b.none
    40080068:	910004a5 	add	x5, x5, #0x1
    4008006c:	d2800006 	mov	x6, #0x0                   	// #0
    40080070:	d2800007 	mov	x7, #0x0                   	// #0
    40080074:	d2800008 	mov	x8, #0x0                   	// #0

0000000040080078 <FOR_J>:
    40080078:	eb0000ff 	cmp	x7, x0
    4008007c:	54000760 	b.eq	40080168 <INCR_I>  // b.none
    40080080:	9b007cca 	mul	x10, x6, x0
    40080084:	8b07014a 	add	x10, x10, x7
    40080088:	9b007e8b 	mul	x11, x20, x0
    4008008c:	8b15016b 	add	x11, x11, x21
    40080090:	eb0b015f 	cmp	x10, x11
    40080094:	54000660 	b.eq	40080160 <INCR_J>  // b.none
    40080098:	9e6703ea 	fmov	d10, xzr
    4008009c:	910004ca 	add	x10, x6, #0x1
    400800a0:	d10004cb 	sub	x11, x6, #0x1
    400800a4:	910004ec 	add	x12, x7, #0x1
    400800a8:	d10004ed 	sub	x13, x7, #0x1
    400800ac:	eb00015f 	cmp	x10, x0
    400800b0:	540000ea 	b.ge	400800cc <ELSE_1>  // b.tcont
    400800b4:	9b007d4e 	mul	x14, x10, x0
    400800b8:	8b0701ce 	add	x14, x14, x7
    400800bc:	d37df1ce 	lsl	x14, x14, #3
    400800c0:	fc6e682b 	ldr	d11, [x1, x14]
    400800c4:	5eeb854a 	add	d10, d10, d11
    400800c8:	14000002 	b	400800d0 <IF_2>

00000000400800cc <ELSE_1>:
    400800cc:	94000023 	bl	40080158 <ELSE>

00000000400800d0 <IF_2>:
    400800d0:	eb1f017f 	cmp	x11, xzr
    400800d4:	540000eb 	b.lt	400800f0 <ELSE_2>  // b.tstop
    400800d8:	9b007d6e 	mul	x14, x11, x0
    400800dc:	8b0701ce 	add	x14, x14, x7
    400800e0:	d37df1ce 	lsl	x14, x14, #3
    400800e4:	fc6e682b 	ldr	d11, [x1, x14]
    400800e8:	5eeb854a 	add	d10, d10, d11
    400800ec:	14000002 	b	400800f4 <IF_3>

00000000400800f0 <ELSE_2>:
    400800f0:	9400001a 	bl	40080158 <ELSE>

00000000400800f4 <IF_3>:
    400800f4:	eb00019f 	cmp	x12, x0
    400800f8:	540000ea 	b.ge	40080114 <ELSE_3>  // b.tcont
    400800fc:	9b007cce 	mul	x14, x6, x0
    40080100:	8b0c01ce 	add	x14, x14, x12
    40080104:	d37df1ce 	lsl	x14, x14, #3
    40080108:	fc6e682b 	ldr	d11, [x1, x14]
    4008010c:	5eeb854a 	add	d10, d10, d11
    40080110:	14000002 	b	40080118 <IF_4>

0000000040080114 <ELSE_3>:
    40080114:	94000011 	bl	40080158 <ELSE>

0000000040080118 <IF_4>:
    40080118:	eb1f01bf 	cmp	x13, xzr
    4008011c:	540000eb 	b.lt	40080138 <ELSE_4>  // b.tstop
    40080120:	9b007cce 	mul	x14, x6, x0
    40080124:	8b0d01ce 	add	x14, x14, x13
    40080128:	d37df1ce 	lsl	x14, x14, #3
    4008012c:	fc6e682b 	ldr	d11, [x1, x14]
    40080130:	5eeb854a 	add	d10, d10, d11
    40080134:	14000002 	b	4008013c <SAVE_V>

0000000040080138 <ELSE_4>:
    40080138:	94000008 	bl	40080158 <ELSE>

000000004008013c <SAVE_V>:
    4008013c:	9b007cce 	mul	x14, x6, x0
    40080140:	8b0701ce 	add	x14, x14, x7
    40080144:	d37df1ce 	lsl	x14, x14, #3
    40080148:	1e62100f 	fmov	d15, #4.000000000000000000e+00
    4008014c:	1e6f194a 	fdiv	d10, d10, d15
    40080150:	fc2e684a 	str	d10, [x2, x14]
    40080154:	14000003 	b	40080160 <INCR_J>

0000000040080158 <ELSE>:
    40080158:	5ee4854a 	add	d10, d10, d4
    4008015c:	d65f03c0 	ret

0000000040080160 <INCR_J>:
    40080160:	910004e7 	add	x7, x7, #0x1
    40080164:	17ffffc5 	b	40080078 <FOR_J>

0000000040080168 <INCR_I>:
    40080168:	910004c6 	add	x6, x6, #0x1
    4008016c:	eb0000df 	cmp	x6, x0
    40080170:	54000060 	b.eq	4008017c <FOR_I2>  // b.none
    40080174:	d2800007 	mov	x7, #0x0                   	// #0
    40080178:	17ffffc0 	b	40080078 <FOR_J>

000000004008017c <FOR_I2>:
    4008017c:	eb09011f 	cmp	x8, x9
    40080180:	54fff700 	b.eq	40080060 <FOR_K>  // b.none
    40080184:	9b007e8e 	mul	x14, x20, x0
    40080188:	8b1501ce 	add	x14, x14, x21
    4008018c:	eb0e011f 	cmp	x8, x14
    40080190:	54000080 	b.eq	400801a0 <INCR_I2>  // b.none
    40080194:	d37df10e 	lsl	x14, x8, #3
    40080198:	f86e684f 	ldr	x15, [x2, x14]
    4008019c:	f82e682f 	str	x15, [x1, x14]

00000000400801a0 <INCR_I2>:
    400801a0:	91000508 	add	x8, x8, #0x1
    400801a4:	17fffff6 	b	4008017c <FOR_I2>

00000000400801a8 <END_K>:
    400801a8:	14000000 	b	400801a8 <END_K>
    400801ac:	00000000 	udf	#0
    400801b0:	400801f0 	.inst	0x400801f0 ; undefined
    400801b4:	00000000 	udf	#0
    400801b8:	40080238 	.inst	0x40080238 ; undefined
    400801bc:	00000000 	udf	#0

Disassembly of section .data:

00000000400801c0 <N>:
    400801c0:	00000003 	udf	#3
    400801c4:	00000000 	udf	#0

00000000400801c8 <t_amb>:
    400801c8:	00000005 	udf	#5
    400801cc:	00000000 	udf	#0

00000000400801d0 <n_iter>:
    400801d0:	0000000a 	udf	#10
    400801d4:	00000000 	udf	#0

00000000400801d8 <fc_x>:
	...

00000000400801e0 <fc_y>:
	...

00000000400801e8 <fc_temp>:
    400801e8:	00000019 	udf	#25
    400801ec:	00000000 	udf	#0

Disassembly of section .bss:

00000000400801f0 <x>:
	...

0000000040080238 <x_temp>:
	...

Disassembly of section .debug_line:

0000000000000000 <.debug_line>:
   0:	000000a0 	udf	#160
   4:	001d0003 	.inst	0x001d0003 ; undefined
   8:	01040000 	.inst	0x01040000 ; undefined
   c:	000d0efb 	.inst	0x000d0efb ; undefined
  10:	01010101 	.inst	0x01010101 ; undefined
  14:	01000000 	.inst	0x01000000 ; undefined
  18:	00010000 	.inst	0x00010000 ; undefined
  1c:	6e69616d 	rsubhn2	v13.8h, v11.4s, v9.4s
  20:	0000732e 	udf	#29486
  24:	00000000 	udf	#0
  28:	00000209 	udf	#521
  2c:	00004008 	udf	#16392
  30:	10030000 	adr	x0, 6030 <load-0x4007a010>
  34:	21212101 	.inst	0x21212101 ; undefined
  38:	21212122 	.inst	0x21212122 ; undefined
  3c:	21212121 	.inst	0x21212121 ; undefined
  40:	21242122 	.inst	0x21242122 ; undefined
  44:	21212122 	.inst	0x21212122 ; undefined
  48:	21232321 	.inst	0x21232321 ; undefined
  4c:	21212123 	.inst	0x21212123 ; undefined
  50:	21232121 	.inst	0x21232121 ; undefined
  54:	21222124 	.inst	0x21222124 ; undefined
  58:	21222122 	.inst	0x21222122 ; undefined
  5c:	23212121 	.inst	0x23212121 ; undefined
  60:	22212121 	.inst	0x22212121 ; undefined
  64:	22212121 	.inst	0x22212121 ; undefined
  68:	21212123 	.inst	0x21212123 ; undefined
  6c:	21212221 	.inst	0x21212221 ; undefined
  70:	21212322 	.inst	0x21212322 ; undefined
  74:	21222121 	.inst	0x21222121 ; undefined
  78:	21232221 	.inst	0x21232221 ; undefined
  7c:	22212121 	.inst	0x22212121 ; undefined
  80:	23232121 	.inst	0x23232121 ; undefined
  84:	21222121 	.inst	0x21222121 ; undefined
  88:	21222121 	.inst	0x21222121 ; undefined
  8c:	21232123 	.inst	0x21232123 ; undefined
  90:	23212121 	.inst	0x23212121 ; undefined
  94:	22212221 	.inst	0x22212221 ; undefined
  98:	21212121 	.inst	0x21212121 ; undefined
  9c:	02252123 	.inst	0x02252123 ; undefined
  a0:	01010006 	.inst	0x01010006 ; undefined

Disassembly of section .debug_info:

0000000000000000 <.debug_info>:
   0:	0000002a 	udf	#42
   4:	00000002 	udf	#2
   8:	01080000 	.inst	0x01080000 ; undefined
   c:	00000000 	udf	#0
  10:	40080000 	.inst	0x40080000 ; undefined
  14:	00000000 	udf	#0
  18:	400801c0 	.inst	0x400801c0 ; undefined
	...
  24:	00000007 	udf	#7
  28:	00000040 	udf	#64
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_abbrev:

0000000000000000 <.debug_abbrev>:
   0:	10001101 	adr	x1, 220 <load-0x4007fe20>
   4:	12011106 	and	w6, w8, #0x8000000f
   8:	1b0e0301 	madd	w1, w24, w14, w0
   c:	130e250e 	sbfiz	w14, w8, #18, #10
  10:	00000005 	udf	#5

Disassembly of section .debug_aranges:

0000000000000000 <.debug_aranges>:
   0:	0000002c 	udf	#44
   4:	00000002 	udf	#2
   8:	00080000 	.inst	0x00080000 ; undefined
   c:	00000000 	udf	#0
  10:	40080000 	.inst	0x40080000 ; undefined
  14:	00000000 	udf	#0
  18:	000001c0 	udf	#448
	...

Disassembly of section .debug_str:

0000000000000000 <.debug_str>:
   0:	6e69616d 	rsubhn2	v13.8h, v11.4s, v9.4s
   4:	2f00732e 	.inst	0x2f00732e ; undefined
   8:	656d6f68 	fnmls	z8.h, p3/m, z27.h, z13.h
   c:	6f64612f 	umlsl2	v15.4s, v9.8h, v4.h[2]
  10:	2f6f666c 	.inst	0x2f6f666c ; undefined
  14:	75636f44 	.inst	0x75636f44 ; undefined
  18:	746e656d 	.inst	0x746e656d ; undefined
  1c:	61462f73 	.inst	0x61462f73 ; undefined
  20:	2f66616d 	umlsl	v13.4s, v11.4h, v6.h[2]
  24:	2f6f7233 	fcmla	v19.4h, v17.4h, v15.h[1], #270
  28:	75717241 	.inst	0x75717241 ; undefined
  2c:	72612f69 	.inst	0x72612f69 ; undefined
  30:	75712d6d 	.inst	0x75712d6d ; undefined
  34:	2f756d65 	.inst	0x2f756d65 ; undefined
  38:	6d656a45 	ldp	d5, d26, [x18, #-432]
  3c:	006f6c70 	.inst	0x006f6c70 ; undefined
  40:	20554e47 	.inst	0x20554e47 ; undefined
  44:	32205341 	orr	w1, w26, #0x1fffff
  48:	0038332e 	.inst	0x0038332e ; NYI
