// Seed: 249108707
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  logic id_4 = 1'b0;
  logic id_5;
endmodule
