Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:13:05 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 2.379ns (43.334%)  route 3.111ns (56.666%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.746     6.137    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.326     6.463 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     6.463    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.377ns (44.812%)  route 2.927ns (55.188%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.562     5.953    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.324     6.277 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.277    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.377ns (45.171%)  route 2.885ns (54.829%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.520     5.911    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.324     6.235 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.235    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.377ns (46.172%)  route 2.771ns (53.828%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.406     5.797    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.324     6.121 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     6.121    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X34Y56         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y56         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.383ns (46.541%)  route 2.737ns (53.459%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.372     5.763    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I2_O)        0.330     6.093 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     6.093    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 2.348ns (46.131%)  route 2.742ns (53.869%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.377     5.768    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.295     6.063 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.063    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 2.384ns (48.043%)  route 2.578ns (51.957%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.213     5.604    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.331     5.935 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.935    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X34Y56         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y56         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.381ns (48.197%)  route 2.559ns (51.803%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.194     5.585    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.328     5.913 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     5.913    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X34Y56         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y56         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 2.381ns (48.422%)  route 2.536ns (51.578%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.171     5.562    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I2_O)        0.328     5.890 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.890    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.348ns (48.235%)  route 2.520ns (51.765%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.155     5.546    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I2_O)        0.295     5.841 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.841    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  5.166    




