
---------- Begin Simulation Statistics ----------
final_tick                               164634641125500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16688                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827424                       # Number of bytes of host memory used
host_op_rate                                    28770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   599.23                       # Real time elapsed on the host
host_tick_rate                               50088053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030014                       # Number of seconds simulated
sim_ticks                                 30014481750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       691051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1384347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6582885                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       563162                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7093230                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2764204                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6582885                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3818681                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7250119                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           84725                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       384782                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17770624                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11487276                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       563184                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1018300                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19882498                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     56932343                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.302816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.261937                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     52109682     91.53%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1679698      2.95%     94.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       390589      0.69%     95.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       932743      1.64%     96.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       401268      0.70%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       237917      0.42%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        95146      0.17%     98.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        67000      0.12%     98.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1018300      1.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     56932343                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.002892                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.002892                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      50733617                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44700614                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2426691                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4800923                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563799                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1499901                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5412957                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787747                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              982676                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25041                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7250119                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2503649                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              56663194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29895699                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1127598                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.120777                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2797787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2848929                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.498021                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60024937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.861668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.291038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51471426     85.75%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           403525      0.67%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           590126      0.98%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           553875      0.92%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           867655      1.45%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           981753      1.64%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           385332      0.64%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           385196      0.64%     92.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4386049      7.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60024937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       738776                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3770095                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.602915                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12527096                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             982593                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24922323                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6782762                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1482874                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37101088                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11544503                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1269241                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      36192377                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         241555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5645960                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563799                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6051245                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       611698                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116409                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          892                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1316                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3327875                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       848759                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1316                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       587115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30757950                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28981531                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.686385                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21111782                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.482793                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29127155                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49858780                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24002011                       # number of integer regfile writes
system.switch_cpus.ipc                       0.166586                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.166586                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       336255      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24282250     64.82%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1069      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11792127     31.48%     97.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1049924      2.80%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       37461625                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1567344                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041839                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          283505     18.09%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1241685     79.22%     97.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42154      2.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38692714                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    137002030                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28981531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56962896                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37101088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          37461625                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19861013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       486506                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27288155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60024937                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.624101                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.554128                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     48507057     80.81%     80.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3285176      5.47%     86.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1681603      2.80%     89.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1538638      2.56%     91.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1868573      3.11%     94.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1286021      2.14%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1049277      1.75%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       471466      0.79%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       337126      0.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60024937                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.624059                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2503672                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       467924                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       517138                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6782762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1482874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21414528                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 60028942                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        37659411                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5450895                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3116356                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10549360                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        252758                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107739110                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41905230                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51061465                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5305884                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         130048                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563799                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13372881                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29649531                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57811099                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6600                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6804                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7815617                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6753                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             93036579                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            77371581                       # The number of ROB writes
system.switch_cpus.timesIdled                      51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       455277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         455277                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             684605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        86732                       # Transaction distribution
system.membus.trans_dist::CleanEvict           604319                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8691                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        684605                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2077643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2077643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2077643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49921792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49921792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49921792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            693296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  693296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              693296                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1864423500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3846260750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30014481750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       268072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1449284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936291                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72863552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72867520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          761227                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5550848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1718442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.264936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.441299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1263165     73.51%     73.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 455277     26.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1718442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1138009000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435722000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       263919                       # number of demand (read+write) hits
system.l2.demand_hits::total                   263919                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       263919                       # number of overall hits
system.l2.overall_hits::total                  263919                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       693229                       # number of demand (read+write) misses
system.l2.demand_misses::total                 693296                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       693229                       # number of overall misses
system.l2.overall_misses::total                693296                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  69383950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69389384000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5433500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  69383950500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69389384000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.724265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.724285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.724265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.724285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89073.770492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100088.066858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100086.231566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89073.770492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100088.066858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100086.231566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               86732                       # number of writebacks
system.l2.writebacks::total                     86732                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       693229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            693290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       693229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           693290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4823500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  62451660500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62456484000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4823500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  62451660500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62456484000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.724265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.724278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.724265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.724278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79073.770492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90088.066858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90087.097751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79073.770492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90088.066858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90087.097751                       # average overall mshr miss latency
system.l2.replacements                         761227                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       181340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           181340                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       181340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       181340                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       385101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        385101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8691                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    714232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     714232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.416595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.416595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82180.704177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82180.704177                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    627322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    627322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.416595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.416595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72180.704177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72180.704177                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5433500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5433500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89073.770492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87637.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4823500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4823500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79073.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79073.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       251748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            251748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       684538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          684543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  68669718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  68669718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.731121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.731122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100315.421496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100314.688778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       684538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       684538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  61824338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  61824338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.731121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.731117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90315.421496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90315.421496                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2044.709424                       # Cycle average of tags in use
system.l2.tags.total_refs                     1493676                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    761227                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.962195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     220.993242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.014784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.143863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1823.552681                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.107907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.890407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998393                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4589963                       # Number of tag accesses
system.l2.tags.data_accesses                  4589963                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     44366656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44370944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5550848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5550848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       693229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              693296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        86732                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       130071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1478174981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1478317846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       130071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           132203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184938992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184938992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184938992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       130071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1478174981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1663256838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     86345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    689247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246197750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5343                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1359921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      693290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86732                       # Number of write requests accepted
system.mem_ctrls.readBursts                    693290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   387                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20886132500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3446540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             33810657500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30300.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49050.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   112982                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                693290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  259259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  177305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   38118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       631876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.557793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.336635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.090572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       546004     86.41%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72773     11.52%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9174      1.45%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2406      0.38%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          832      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          344      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          173      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           75      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           95      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       631876                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.929253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.249447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    164.399400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3953     73.98%     73.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          397      7.43%     81.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          435      8.14%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          344      6.44%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          138      2.58%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           54      1.01%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           14      0.26%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.13%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.154595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.575343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4941     92.48%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.53%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              223      4.17%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               90      1.68%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5343                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44115712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  254848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5524096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44370560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5550848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1469.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1478.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30013378000                       # Total gap between requests
system.mem_ctrls.avgGap                      38477.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     44111808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5524096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 130070.545029483983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1469684146.720274448395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184047688.912702947855                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       693229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        86732                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2316000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  33808341500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 733516596250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37967.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48769.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8457277.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2246372520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1193944950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2451947400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          230029740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2368822560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13309085610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317850720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22118053500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.912724                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    716213750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1002040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28296217250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2265336360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1204024470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2469711720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          220529340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2368822560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13274121240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        347328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22149874170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        737.972901                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    793038750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1002040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28219392250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30014471000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2503537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2503547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2503537                       # number of overall hits
system.cpu.icache.overall_hits::total         2503547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          112                       # number of overall misses
system.cpu.icache.overall_misses::total           113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8358500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8358500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8358500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8358500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2503649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2503660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2503649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2503660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74629.464286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73969.026549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74629.464286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73969.026549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           51                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5525000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5525000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90573.770492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90573.770492                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2503537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2503547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8358500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8358500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2503649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2503660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74629.464286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73969.026549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5007382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5007382                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3555909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3555911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3555909                       # number of overall hits
system.cpu.dcache.overall_hits::total         3555911                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2008784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2008789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2008784                       # number of overall misses
system.cpu.dcache.overall_misses::total       2008789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 140573426727                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 140573426727                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 140573426727                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 140573426727                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5564693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5564700                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5564693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5564700                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.360987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.360988                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.360987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.360988                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69979.363997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69979.189814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69979.363997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69979.189814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     24655185                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            622229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.623973                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       181340                       # number of writebacks
system.cpu.dcache.writebacks::total            181340                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1051636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1051636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1051636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1051636                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  73689203789                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73689203789                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  73689203789                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73689203789                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76988.306708                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76988.306708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76988.306708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76988.306708                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956129                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2942751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2942751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1987829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1987834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 139673496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 139673496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4930580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4930585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.403163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.403164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70264.341903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70264.165167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1051207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1051207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  72816157000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72816157000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77743.376730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77743.376730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    899930227                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    899930227                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42945.847149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42945.847149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          429                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          429                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    873046789                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    873046789                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42533.703060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42533.703060                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164634641125500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.186554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4507027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956129                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.713827                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.186552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          579                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12086553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12086553                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164724474732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827692                       # Number of bytes of host memory used
host_op_rate                                    38687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1785.11                       # Real time elapsed on the host
host_tick_rate                               50323717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089834                       # Number of seconds simulated
sim_ticks                                 89833606500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2024984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4050216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20116949                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1685883                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21564030                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8460835                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20116949                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11656114                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22028645                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          250481                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1135007                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53753546                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34788155                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1685883                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3014395                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     61095479                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    170201670                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.304471                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.262451                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    155626769     91.44%     91.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5127477      3.01%     94.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1151669      0.68%     95.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2827099      1.66%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1210180      0.71%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       718468      0.42%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       318177      0.19%     98.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       207436      0.12%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3014395      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    170201670                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.988908                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.988908                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     151598271                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      135509641                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7277856                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14608245                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1687744                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4495097                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16526255                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2327483                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2989070                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 69969                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            22028645                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7589106                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             169526751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        357129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               90543198                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3375488                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.122608                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8452718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8711316                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.503949                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    179667213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.872901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.302896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        153714887     85.56%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1214449      0.68%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1826007      1.02%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1664541      0.93%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2591196      1.44%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2982282      1.66%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1260689      0.70%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1173941      0.65%     92.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13239221      7.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    179667213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2203073                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11406852                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.603411                       # Inst execution rate
system.switch_cpus.iew.exec_refs             36586312                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2987107                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        76649590                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20706036                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       207164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4498073                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    112848506                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      33599205                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3769562                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     108413123                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         718921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      16396259                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1687744                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      17603648                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1725511                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       357475                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2638                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3441                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10306384                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2565911                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3441                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1732502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       470571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93846418                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87973036                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684544                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64242048                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.489644                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88410013                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        148394264                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72897615                       # number of integer regfile writes
system.switch_cpus.ipc                       0.166975                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.166975                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1017684      0.91%      0.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73638209     65.64%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3225      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     34334440     30.61%     97.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3189121      2.84%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      112182679                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4432211                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039509                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          849058     19.16%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3468721     78.26%     97.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        114432      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      115597206                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    409990863                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87973036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    173877897                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          112848506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         112182679                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61026994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1526075                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     83926538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    179667213                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.624391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.557591                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    145246363     80.84%     80.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9794025      5.45%     86.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5054436      2.81%     89.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4637417      2.58%     91.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5484314      3.05%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3826968      2.13%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3129005      1.74%     98.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1436075      0.80%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1058610      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    179667213                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.624391                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7589106                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1400994                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1530400                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20706036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4498073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        63556764                       # number of misc regfile reads
system.switch_cpus.numCycles                179667213                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       114071704                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       15956447                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9342827                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29985902                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        771597                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     327060406                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      127157557                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    155035991                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16113531                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         386692                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1687744                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      38437127                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         90766369                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    175519979                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14280                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        19980                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          23393517                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        19887                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            280104200                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           235400822                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1340948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604552                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1340948                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1999226                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       269067                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1755917                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26006                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1999226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6075448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6075448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6075448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    146835136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    146835136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               146835136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2025232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2025232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2025232                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5535416000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11229114000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  89833606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2732955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       842557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4208259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69321                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2732955                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8406828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8406828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    216049024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216049024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2248540                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17220288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5050816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.265491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.441595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3709868     73.45%     73.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1340948     26.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5050816                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3375766000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203414000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       777044                       # number of demand (read+write) hits
system.l2.demand_hits::total                   777044                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       777044                       # number of overall hits
system.l2.overall_hits::total                  777044                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2025232                       # number of demand (read+write) misses
system.l2.demand_misses::total                2025232                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2025232                       # number of overall misses
system.l2.overall_misses::total               2025232                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 202114732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     202114732500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 202114732500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    202114732500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.722710                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722710                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.722710                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722710                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99798.310761                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99798.310761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99798.310761                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99798.310761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              269067                       # number of writebacks
system.l2.writebacks::total                    269067                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2025232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2025232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2025232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2025232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 181862412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181862412500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 181862412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 181862412500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.722710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.722710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89798.310761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89798.310761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89798.310761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89798.310761                       # average overall mshr miss latency
system.l2.replacements                        2248540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       573490                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           573490                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       573490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       573490                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1117392                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1117392                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        43315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26006                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26006                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2131813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2131813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.375153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.375153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81973.890641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81973.890641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1871753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1871753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.375153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71973.890641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71973.890641                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       733729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            733729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1999226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1999226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 199982919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 199982919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2732955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2732955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.731525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.731525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100030.171426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100030.171426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1999226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1999226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 179990659500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 179990659500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.731525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.731525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90030.171426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90030.171426                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     4521727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2250588                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.009131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     238.516383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1809.483617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.116463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.883537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          851                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13457644                       # Number of tag accesses
system.l2.tags.data_accesses                 13457644                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89833606500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    129614848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          129614848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17220288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17220288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2025232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2025232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       269067                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269067                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1442832511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1442832511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191690935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191690935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191690935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1442832511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1634523445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    266811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2010234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358327250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3984634                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             250716                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2025232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269067                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2025232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269067                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14998                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2256                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            126590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            134918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            122717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            117447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           118827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           142391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           133395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           126960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16029                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60501699000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10051170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98193586500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30096.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48846.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   338146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91364                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2025232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269067                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  647807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  749334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  504371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  108722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1847557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.878337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.524343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.512920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1591668     86.15%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       216178     11.70%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27903      1.51%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7155      0.39%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2633      0.14%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1095      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          455      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          234      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          236      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1847557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.932626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.167139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.229810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2773     16.82%     16.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          8273     50.17%     66.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1015      6.16%     73.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          413      2.50%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          298      1.81%     77.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          248      1.50%     78.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          272      1.65%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          284      1.72%     82.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          351      2.13%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          318      1.93%     86.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          300      1.82%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          310      1.88%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          289      1.75%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          266      1.61%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          257      1.56%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          197      1.19%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          147      0.89%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          129      0.78%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           92      0.56%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           64      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           61      0.37%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           42      0.25%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           18      0.11%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           23      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           16      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831           11      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863           12      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.626406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15077     91.43%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              249      1.51%     92.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              785      4.76%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              355      2.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              128654976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  959872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17076736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               129614848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17220288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1432.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1442.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89834553500                       # Total gap between requests
system.mem_ctrls.avgGap                      39155.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    128654976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17076736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1432147511.521759986877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190092958.140336930752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2025232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       269067                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  98193586500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2207576717500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48485.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8204561.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6579074460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3496876185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7148974980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          710024400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7091716320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39750829860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1021721760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        65799217965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        732.456600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2326933250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2999880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  84506793250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6612418260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3514602630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7204095780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          682796880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7091716320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39674378040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1086102240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        65866110150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        733.201223                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2494702250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2999880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  84339024250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   119848077500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10092643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10092653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10092643                       # number of overall hits
system.cpu.icache.overall_hits::total        10092653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          112                       # number of overall misses
system.cpu.icache.overall_misses::total           113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8358500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8358500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8358500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8358500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10092755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10092766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10092755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10092766                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74629.464286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73969.026549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74629.464286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73969.026549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           51                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5525000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5525000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90573.770492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90573.770492                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10092643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10092653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8358500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8358500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10092755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10092766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74629.464286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73969.026549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10092715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          162785.725806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.044360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20185594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20185594                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14517590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14517592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14517590                       # number of overall hits
system.cpu.dcache.overall_hits::total        14517592                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7986886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7986891                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7986886                       # number of overall misses
system.cpu.dcache.overall_misses::total       7986891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 554375691298                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 554375691298                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 554375691298                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 554375691298                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22504476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22504483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22504476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22504483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.354902                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.354902                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.354902                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.354902                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69410.742973                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69410.699520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69410.742973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69410.699520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     94553223                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2376887                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              37                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.780277                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.486486                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       754830                       # number of writebacks
system.cpu.dcache.writebacks::total            754830                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4227462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4227462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4227462                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4227462                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759424                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 288480288504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 288480288504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 288480288504                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 288480288504                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76735.236170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76735.236170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76735.236170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76735.236170                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758405                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12041831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12041831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7896372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7896377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 550696423500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 550696423500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19938203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19938208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.396042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.396042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69740.435671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69740.391511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4225776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4225776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 284914751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 284914751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77620.841683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77620.841683                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475759                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3679267798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3679267798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40648.604614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40648.604614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1686                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1686                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3565537504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3565537504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 40139.792678                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40139.792678                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164724474732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.744897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18277021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.861648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.744895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48768395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48768395                       # Number of data accesses

---------- End Simulation Statistics   ----------
