# Aligner Module - UVM Verification

## Overview

This project verifies the **Aligner** RTL module using a UVM-based testbench. The Aligner is responsible for aligning unaligned input data based on configurable OFFSET and SIZE values, managing RX/TX FIFOs, handling APB register accesses, and asserting interrupts appropriately.

## Goals of Verification

- âœ… Functionally verify data alignment logic
- âœ… Validate all APB register accesses and field-level behaviors
- âœ… Ensure proper interrupt generation and clearing (`IRQ`, `IRQEN` registers)
- âœ… Detect and handle edge cases like FIFO overflows, reserved register accesses, invalid settings
- âœ… Confirm robust reset and back-pressure behavior
- âœ… Achieve **100% Functional Coverage** and **100% Code Coverage**
- âœ… Toggle each writable bit of APB-accessible registers to 1 and back to 0
- âœ… Ensure reserved fields are excluded from coverage collection
- âœ… Perform address-aware coverage on registers, sampling field-wise toggles

---

## UVM Testbench Architecture

```
Testbench
â”œâ”€â”€ Test(s)
â”‚   â””â”€â”€ Config
â”œâ”€â”€ Environment
â”‚   â”œâ”€â”€ Virtual Sequencer
â”‚   â”œâ”€â”€ Scoreboard
â”‚   â”œâ”€â”€ Coverage
â”‚   â”œâ”€â”€ Model (includes Register Model)
â”‚   â””â”€â”€ Predictor
â”œâ”€â”€ Agents
â”‚   â”œâ”€â”€ APB Agent (for Register Access)
â”‚   â”œâ”€â”€ RX Agent (input data)
â”‚   â””â”€â”€ TX Agent (output data)
â”‚       â””â”€â”€ Each agent includes: Config, Interface, Driver, Monitor, Sequencer, Coverage
â””â”€â”€ DUT (Aligner RTL)
```

---

## âœ… Testcases Implemented

- `cfs_algn_test_1reg_access.sv`
- `cfs_algn_test_3_interrupt.sv`
- `cfs_algn_test_max_drp.sv`
- `cfs_algn_test_split_cross_cover_directed.sv`
- `cfs_algn_test_reset_apb_access.sv`
- `cfs_algn_test_split_legal_combinations.sv`
- `cfs_algn_test_back_pressure_control_prdata.sv`
- ... *(30+ other tests for full functional coverage)*

---

## ğŸ¬ Virtual Sequences

- `cfs_algn_virtual_sequence_rx_ok.sv`
- `cfs_algn_virtual_sequence_reg_status.sv`
- `cfs_algn_virtual_sequence_split_legal_combinations.sv`
- `cfs_algn_virtual_sequence_rx_comb.sv`
- `cfs_algn_virtual_sequence_reg_access_random.sv`
- `cfs_algn_virtual_sequence_reg_access_unmapped.sv`

---

## ğŸ“ˆ Coverage Components

### cover\_item (Functional coverage)

- Direction of APB access
- Response type
- Delay between accesses
- Transition and cross coverage (e.g., direction vs. response)

### cg\_interrupt (Interrupt field coverage)

```systemverilog
covergroup cg_interrupt @(posedge clk);
  coverpoint interrupt_reg[0] iff (interrupt_seen[0]) { bins toggle[] = {1, 0}; } // RX_FIFO_EMPTY
  coverpoint interrupt_reg[1] iff (interrupt_seen[1]) { bins toggle[] = {1, 0}; } // RX_FIFO_FULL
  coverpoint interrupt_reg[2] iff (interrupt_seen[2]) { bins toggle[] = {1, 0}; } // TX_FIFO_EMPTY
  coverpoint interrupt_reg[3] iff (interrupt_seen[3]) { bins toggle[] = {1, 0}; } // TX_FIFO_FULL
  coverpoint interrupt_reg[4] iff (interrupt_seen[4]) { bins toggle[] = {1, 0}; } // INTERRUPT_DONE
endgroup
```

### cover\_reset

Covers `psel` during reset to ensure no access is lost.

### Register Bit Toggle Coverage

- Toggled all bits of accessible registers (like `CTRL`, `STATUS`, `TEN`, `IRQ`, `IRQEN`) from 0â†’1â†’0
- Ensured reserved fields are masked in coverage
- Address-specific coverage samples fields only when accessed

---

## ğŸ› ï¸ Build and Run

### Makefile Targets (in `sim/` folder)

```makefile
make comp       # Compile with coverage
make run        # Run simulation in CLI
make grun       # Run simulation in GUI
make report     # Merge and view HTML coverage
make regress    # Full regression with seed variations
make clean      # Cleanup
```

### Example Regression Flow

```bash
# Compile and run all listed tests
bash sim/regression.sh

# sim/regressions/regress_list.txt holds the test list:
cfs_algn_test_1reg_access
cfs_algn_test_3_interrupt
...
```

---

## ğŸ“Š Coverage Reports

- All coverage (.ucdb) dumped in `sim/ucdb/`
- Reports merged via:

```bash
make report
# Opens HTML coverage summary in browser
```

---

## ğŸ“‚ Directory Structure

```
.
â”œâ”€â”€ rtl/                    # Aligner RTL
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ tests/              # All test cases
â”‚   â”œâ”€â”€ sequences/          # Virtual sequences
â”‚   â”œâ”€â”€ env/                # UVM Environment
â”‚   â”œâ”€â”€ agents/             # APB, RX, TX agents
â”‚   â”œâ”€â”€ top/                # Testbench wrapper
â”‚   â””â”€â”€ sim/
â”‚     â”œâ”€â”€ Makefile            # Build + regression
â”‚     â”œâ”€â”€ regression.sh       # Shell script for regression
â”‚     â”œâ”€â”€ toggle_exclude.do   # Dead code exclusion
â”‚     â”œâ”€â”€ regressions/        # Test lists
â”‚     â”œâ”€â”€ ucdb/               # Coverage dumps
â”‚     â””â”€â”€ logs/               # Simulation logs
```

---

## ğŸ Results

- âœ… 100% **Functional Coverage**
- âœ… 100% **Code Coverage** (rest justified via `toggle_exclude.do`)
- âœ… All writable register bits toggled
- âœ… Reserved bits safely excluded
- ğŸ§ª All corner cases and error scenarios tested
- ğŸ§µ Modular, scalable UVM testbench

---

## ğŸ“§ Contact

**Keerthi Sree Somasi**\
Aligner Verification Project | VLSI Design Verification Intern\
Feel free to open issues or reach out for collaboration!

---

