static void F_1 ( void )\r\n{\r\n}\r\nstatic void F_2 ( void )\r\n{\r\nF_3 ( V_1 , 0 ) ;\r\n}\r\nstatic unsigned long T_1 F_4 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_5 ( void )\r\n{\r\nF_6 ( V_2 , NULL , NULL , V_3 ) ;\r\nswitch ( V_4 ) {\r\ncase V_5 :\r\nbreak;\r\ncase V_6 :\r\nV_7 . V_8 . V_9 = V_10 ;\r\nV_11 . V_9 = V_12 ;\r\nbreak;\r\ndefault:\r\nif ( ! F_7 ( V_13 ) )\r\nbreak;\r\nV_7 . V_8 . V_9 = V_10 ;\r\nV_11 . V_9 = V_12 ;\r\nreturn;\r\n}\r\nF_8 () ;\r\nF_9 () ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nif ( V_14 . V_15 != 6 ) {\r\nF_11 ( L_1 ,\r\nV_14 . V_15 , V_14 . V_16 ) ;\r\nV_17 = V_18 ;\r\ngoto V_19;\r\n}\r\nswitch ( V_14 . V_16 ) {\r\ncase 0x35 :\r\nV_17 = V_20 ;\r\nbreak;\r\ncase 0x3C :\r\ncase 0x4A :\r\nV_17 = V_21 ;\r\nbreak;\r\ncase 0x27 :\r\ndefault:\r\nV_17 = V_18 ;\r\nbreak;\r\n}\r\nif ( V_17 < F_12 ( V_22 ) )\r\nV_23 = V_22 [ V_17 ] ( ) ;\r\nelse {\r\nV_23 = V_22 [ V_18 ] ( ) ;\r\nF_13 ( L_2 ) ;\r\n}\r\nV_19:\r\nif ( V_23 -> V_24 )\r\nV_23 -> V_24 () ;\r\n}\r\nstatic int F_14 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic unsigned char F_15 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_16 ( void )\r\n{\r\nV_7 . V_25 . V_26 = V_27 ;\r\nV_7 . V_25 . V_28 = V_27 ;\r\nV_7 . V_8 . V_29 = F_5 ;\r\nV_7 . V_8 . V_9 = V_27 ;\r\nV_7 . V_30 . V_31 = V_27 ;\r\nV_7 . V_32 . V_24 = F_10 ;\r\nV_11 . V_9 = V_33 ;\r\nV_34 . V_35 = F_4 ;\r\nV_34 . V_36 = F_14 ;\r\nV_7 . V_8 . V_37 = V_38 ;\r\nV_34 . V_39 = F_15 ;\r\nV_7 . V_40 . V_41 = V_42 ;\r\nV_7 . V_40 . V_43 = V_27 ;\r\nV_44 = & V_45 ;\r\nV_46 = F_1 ;\r\nV_47 . V_48 = F_2 ;\r\nV_7 . V_49 . V_50 = V_27 ;\r\nV_7 . V_49 . V_51 = V_52 ;\r\nF_17 ( V_53 , V_54 ) ;\r\n}\r\nstatic inline int T_1 F_18 ( char * V_55 )\r\n{\r\nif ( ! V_55 )\r\nreturn - V_56 ;\r\nif ( strcmp ( L_3 , V_55 ) == 0 )\r\nV_4 = V_5 ;\r\nelse if ( strcmp ( L_4 , V_55 ) == 0 )\r\nV_4 = V_6 ;\r\nelse {\r\nF_19 ( L_5\r\nL_6 ,\r\nV_55 ) ;\r\nreturn - V_56 ;\r\n}\r\nreturn 0 ;\r\n}
