-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:18:40 EST 2021                        

Solution Settings: fir.v15
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          85      54         56            0  0          
    Design Total:                      85      54         56            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(1,0,1,0,2)                         2.500     0.000      2.500 0.914          0           3 
    mgc_add(2,0,1,0,2)                         3.000     0.000      3.000 1.227          3           0 
    mgc_add(2,0,2,1,3)                         3.000     0.000      3.000 1.291          2           2 
    mgc_add(3,0,2,1,4)                         3.500     0.000      3.500 1.474          1           1 
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         15           8 
    mgc_add(5,0,2,1,5)                         4.500     0.000      4.500 1.652          4           3 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0          13 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0          19 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           7 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           1 
    mgc_and(1,6)                               1.174     0.000      1.174 1.496          0           1 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           7 
    mgc_mux(1,1,2)                             0.508     0.000      0.508 1.312          0           2 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          3          14 
    mgc_mux(16,2,4)                           18.692     0.000     18.692 1.695          4           0 
    mgc_mux(16,3,8)                           39.806     0.000     39.806 2.078          4           1 
    mgc_mux(16,4,16)                          82.034     0.000     82.034 2.461          2           0 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844          2           0 
    mgc_mux(2,1,2)                             1.017     0.000      1.017 1.312          0           3 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux1hot(1,15)                          5.964     0.000      5.964 2.617          0           1 
    mgc_mux1hot(1,3)                           0.883     0.000      0.883 1.485          0           1 
    mgc_mux1hot(1,5)                           1.730     0.000      1.730 1.844          0           1 
    mgc_mux1hot(1,6)                           2.153     0.000      2.153 1.972          0           1 
    mgc_mux1hot(1,9)                           3.424     0.000      3.424 2.258          0           1 
    mgc_mux1hot(16,3)                         14.122     0.000     14.122 1.485          0           1 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           5 
    mgc_mux1hot(16,7)                         41.225     0.000     41.225 2.081          0           1 
    mgc_mux1hot(30,3)                         26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,5)                         51.888     0.000     51.888 1.844          0           1 
    mgc_mux1hot(30,6)                         64.592     0.000     64.592 1.972          0           1 
    mgc_nand(1,3)                              0.559     0.000      0.559 1.279          0           2 
    mgc_nand(1,4)                              0.764     0.000      0.764 1.279          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0          11 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0          10 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           5 
    mgc_nor(1,5)                               0.969     0.000      0.969 1.268          0           1 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          99 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0          20 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           7 
    mgc_or(1,6)                                1.174     0.000      1.174 1.487          0           2 
    mgc_or(1,7)                                1.379     0.000      1.379 1.487          0           2 
    mgc_or(1,8)                                1.584     0.000      1.584 1.487          0           1 
    mgc_or(1,9)                                1.789     0.000      1.789 1.487          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           8 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          76 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(3,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(4,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          2918.335     7.000    748.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1361.4          5677.3          2918.3        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1361.4 (100%)   5677.3 (100%)   2918.3 (100%) 
      MUX:               755.4  (55%)   1367.6  (24%)    505.2  (17%) 
      FUNC:              606.0  (45%)   4241.0  (75%)   2341.0  (80%) 
      LOGIC:               0.0            68.6   (1%)     72.1   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                          30                            MAC-10:mul.itm                                        
                                                                          MAC-12:mul.itm                                        
                                                                          MAC-14:mul.itm                                        
                                                                          MAC-1:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC-11:mul.itm                          30         Y           Y      MAC-11:mul.itm                                        
                                                                          MAC-13:mul.itm                                        
                                                                          MAC-15:mul.itm                                        
                                                                          MAC-2:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
                                                                          MAC-9:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC:acc#22.itm                                        
    MAC-4:mul.itm                           30         Y           Y      MAC-4:mul.itm                                         
                                                                          MAC:acc#23.itm                                        
    MAC:acc#14.itm                          30         Y           Y      MAC:acc#14.itm                                        
                                                                          MAC:acc#16.itm                                        
    MAC:acc#18.itm                          30         Y           Y      MAC:acc#18.itm                                        
    MAC:acc#20.itm                          30         Y           Y      MAC:acc#20.itm                                        
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
                                                                          acc(32:3)#3.sva                                       
                                                                          MAC:acc#13.itm                                        
    MAC-10:MAC:mux.itm                      16         Y           Y      MAC-10:MAC:mux.itm                                    
                                                                          MAC:mux#1.itm                                         
    MAC-11:MAC:mux.itm                      16         Y           Y      MAC-11:MAC:mux.itm                                    
    MAC-12:MAC:mux.itm                      16         Y           Y      MAC-12:MAC:mux.itm                                    
    MAC-13:MAC:mux.itm                      16         Y           Y      MAC-13:MAC:mux.itm                                    
    MAC-14:MAC:mux.itm                      16         Y           Y      MAC-14:MAC:mux.itm                                    
    MAC-15:MAC:mux.itm                      16         Y           Y      MAC-15:MAC:mux.itm                                    
                                                                          MAC:mux.itm                                           
    MAC-3:MAC:mux.itm                       16         Y           Y      MAC-3:MAC:mux.itm                                     
    MAC-4:MAC:mux.itm                       16         Y           Y      MAC-4:MAC:mux.itm                                     
    MAC-5:MAC:mux.itm                       16         Y           Y      MAC-5:MAC:mux.itm                                     
    MAC-6:MAC:mux.itm                       16         Y           Y      MAC-6:MAC:mux.itm                                     
    MAC-7:MAC:mux.itm                       16         Y           Y      MAC-7:MAC:mux.itm                                     
    MAC-8:MAC:mux.itm                       16         Y           Y      MAC-8:MAC:mux.itm                                     
    MAC:mux#2.itm                           16         Y           Y      MAC:mux#2.itm                                         
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:acc.psp.sva                          4         Y           Y      MAC:acc.psp.sva                                       
    MAC:acc#3.psp.sva                        3         Y           Y      MAC:acc#3.psp.sva                                     
    MAC:acc#9.psp.sva                        3         Y           Y      MAC:acc#9.psp.sva                                     
    MAC:acc#10.psp.sva                       2         Y           Y      MAC:acc#10.psp.sva                                    
                                                                          MAC:i(4:0).sva(1)                                     
    MAC:acc#4.psp.sva                        2         Y           Y      MAC:acc#4.psp.sva                                     
    MAC:acc#7.psp#1.sva                      2         Y           Y      MAC:acc#7.psp#1.sva                                   
    MAC:i(5:0)#3.sva.rsp.0                   2         Y           Y      MAC:i(5:0)#3.sva.rsp.0                                
    MAC:i(5:0)#3.sva.rsp.2                   2         Y           Y      MAC:i(5:0)#3.sva.rsp.2                                
    MAC-13:acc#2.psp.sva.rsp.0               1         Y           Y      MAC-13:acc#2.psp.sva.rsp.0                            
    MAC-13:acc#2.psp.sva.rsp.2               1         Y           Y      MAC-13:acc#2.psp.sva.rsp.2                            
    MAC-9:acc#2.psp.sva.rsp.0                1         Y           Y      MAC-9:acc#2.psp.sva.rsp.0                             
    MAC-9:acc#2.psp.sva.rsp.2                1         Y           Y      MAC-9:acc#2.psp.sva.rsp.2                             
    MAC:i(4:0).sva(0)                        1         Y           Y      MAC:i(4:0).sva(0)                                     
    MAC:i(4:0).sva(4)                        1         Y           Y      MAC:i(4:0).sva(4)                                     
    reg(MAC-15:acc#2).ftd                    1         Y           Y      reg(MAC-15:acc#2).ftd                                 
    reg(MAC-15:acc#2).ftd#4                  1         Y           Y      reg(MAC-15:acc#2).ftd#4                               
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1455           1424        1424 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.98) 
    
  Timing Report
    Critical Path
      Max Delay:  9.797998
      Slack:      0.20200200000000024
      
      Path                                                  Startpoint                      Endpoint                     Delay  Slack  
      ----------------------------------------------------- ------------------------------- ---------------------------- ------ ------
      1                                                     fir:core/reg(MAC:i(4:0).sva(4)) fir:core/reg(MAC-7:MAC:mux)  9.7980 0.2020 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(4:0).sva(4))                     mgc_reg_pos_1_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(4:0).sva(4)                                                                                       0.0000 0.0000 
        fir:core/MAC:i:conc                                                                                              0.0000 0.0000 
        fir:core/MAC:i:conc.itm                                                                                          0.0000 0.0000 
        fir:core/MAC-1:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                               0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                             0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                         0.0000 1.6525 
        fir:core/MAC-2:acc#2                                mgc_addc_5_0_2_1_6                                           1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5.itm                                                                     0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1                        mgc_not_1                                                    0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1.itm                                                                                 0.0000 3.3584 
        fir:core/MAC:conc#127                                                                                            0.0000 3.3584 
        fir:core/MAC:conc#127.itm                                                                                        0.0000 3.3584 
        fir:core/MAC:acc#3                                  mgc_addc_2_0_2_1_3                                           1.2913 4.6497 
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)                                                                         0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0).itm                                                                     0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2                          mgc_not_1                                                    0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2.itm                                                                                   0.0000 4.6497 
        fir:core/MAC:acc#7                                  mgc_addc_1_0_1_0_2                                           0.9143 5.5640 
        fir:core/MAC:acc#7.psp#1.sva#1                                                                                   0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(1)                                                                       0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(1).itm                                                                   0.0000 5.5640 
        fir:core/MAC:nor#7                                  mgc_nor_1_2                                                  1.2679 6.8319 
        fir:core/MAC:nor#7.itm                                                                                           0.0000 6.8319 
        fir:core/MAC:and#35                                 mgc_and_1_3                                                  1.2790 8.1108 
        fir:core/MAC:and#35.itm                                                                                          0.0000 8.1108 
        fir:core/MAC:MAC:mux1h#7                            mgc_mux1hot_16_4                                             1.6872 9.7980 
        fir:core/MAC:MAC:mux1h#7.itm                                                                                     0.0000 9.7980 
        fir:core/reg(MAC-7:MAC:mux)                         mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7980 
                                                                                                                                       
      2                                                     fir:core/reg(MAC:i(4:0).sva(4)) fir:core/reg(MAC-7:MAC:mux)  9.7980 0.2020 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(4:0).sva(4))                     mgc_reg_pos_1_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(4:0).sva(4)                                                                                       0.0000 0.0000 
        fir:core/MAC:i:conc                                                                                              0.0000 0.0000 
        fir:core/MAC:i:conc.itm                                                                                          0.0000 0.0000 
        fir:core/MAC-1:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                               0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                             0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                         0.0000 1.6525 
        fir:core/MAC-2:acc#2                                mgc_addc_5_0_2_1_6                                           1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5.itm                                                                     0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1                        mgc_not_1                                                    0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1.itm                                                                                 0.0000 3.3584 
        fir:core/MAC:conc#127                                                                                            0.0000 3.3584 
        fir:core/MAC:conc#127.itm                                                                                        0.0000 3.3584 
        fir:core/MAC:acc#3                                  mgc_addc_2_0_2_1_3                                           1.2913 4.6497 
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)                                                                         0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0).itm                                                                     0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2                          mgc_not_1                                                    0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2.itm                                                                                   0.0000 4.6497 
        fir:core/MAC:acc#7                                  mgc_addc_1_0_1_0_2                                           0.9143 5.5640 
        fir:core/MAC:acc#7.psp#1.sva#1                                                                                   0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(0)#1                                                                     0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(0)#1.itm                                                                 0.0000 5.5640 
        fir:core/MAC:nor#8                                  mgc_nor_1_2                                                  1.2679 6.8319 
        fir:core/MAC:nor#8.itm                                                                                           0.0000 6.8319 
        fir:core/MAC:and#36                                 mgc_and_1_3                                                  1.2790 8.1108 
        fir:core/MAC:and#36.itm                                                                                          0.0000 8.1108 
        fir:core/MAC:MAC:mux1h#7                            mgc_mux1hot_16_4                                             1.6872 9.7980 
        fir:core/MAC:MAC:mux1h#7.itm                                                                                     0.0000 9.7980 
        fir:core/reg(MAC-7:MAC:mux)                         mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7980 
                                                                                                                                       
      3                                                     fir:core/reg(MAC:i(4:0).sva(0)) fir:core/reg(MAC-7:MAC:mux)  9.7980 0.2020 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(4:0).sva(0))                     mgc_reg_pos_1_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(4:0).sva(0)                                                                                       0.0000 0.0000 
        fir:core/MAC:i:conc                                                                                              0.0000 0.0000 
        fir:core/MAC:i:conc.itm                                                                                          0.0000 0.0000 
        fir:core/MAC-1:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                               0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                             0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                         0.0000 1.6525 
        fir:core/MAC-2:acc#2                                mgc_addc_5_0_2_1_6                                           1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5.itm                                                                     0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1                        mgc_not_1                                                    0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1.itm                                                                                 0.0000 3.3584 
        fir:core/MAC:conc#127                                                                                            0.0000 3.3584 
        fir:core/MAC:conc#127.itm                                                                                        0.0000 3.3584 
        fir:core/MAC:acc#3                                  mgc_addc_2_0_2_1_3                                           1.2913 4.6497 
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)                                                                         0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0).itm                                                                     0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2                          mgc_not_1                                                    0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2.itm                                                                                   0.0000 4.6497 
        fir:core/MAC:acc#7                                  mgc_addc_1_0_1_0_2                                           0.9143 5.5640 
        fir:core/MAC:acc#7.psp#1.sva#1                                                                                   0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(0)#1                                                                     0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(0)#1.itm                                                                 0.0000 5.5640 
        fir:core/MAC:nor#8                                  mgc_nor_1_2                                                  1.2679 6.8319 
        fir:core/MAC:nor#8.itm                                                                                           0.0000 6.8319 
        fir:core/MAC:and#36                                 mgc_and_1_3                                                  1.2790 8.1108 
        fir:core/MAC:and#36.itm                                                                                          0.0000 8.1108 
        fir:core/MAC:MAC:mux1h#7                            mgc_mux1hot_16_4                                             1.6872 9.7980 
        fir:core/MAC:MAC:mux1h#7.itm                                                                                     0.0000 9.7980 
        fir:core/reg(MAC-7:MAC:mux)                         mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7980 
                                                                                                                                       
      4                                                     fir:core/reg(MAC:acc#10.psp)    fir:core/reg(MAC-7:MAC:mux)  9.7980 0.2020 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:acc#10.psp)                        mgc_reg_pos_2_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:acc#10.psp.sva                                                                                      0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:acc#10.psp.sva)(0)                                                                        0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:acc#10.psp.sva)(0).itm                                                                    0.0000 0.0000 
        fir:core/MAC:i:exs                                                                                               0.0000 0.0000 
        fir:core/MAC:i:exs.itm                                                                                           0.0000 0.0000 
        fir:core/MAC:i:conc                                                                                              0.0000 0.0000 
        fir:core/MAC:i:conc.itm                                                                                          0.0000 0.0000 
        fir:core/MAC-1:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                               0.0000 1.6525 
        fir:core/MAC:i:asn#2                                                                                             0.0000 1.6525 
        fir:core/MAC:i:asn#2.itm                                                                                         0.0000 1.6525 
        fir:core/MAC-2:acc#2                                mgc_addc_5_0_2_1_6                                           1.7060 3.3584 
        fir:core/MAC-2:acc#2.tmp                                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5                                                                         0.0000 3.3584 
        fir:core/MAC:slc(MAC-2:acc#2.tmp)(1-0)#5.itm                                                                     0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1                        mgc_not_1                                                    0.0000 3.3584 
        fir:core/MAC:MAC:MAC:i:not#1.itm                                                                                 0.0000 3.3584 
        fir:core/MAC:conc#127                                                                                            0.0000 3.3584 
        fir:core/MAC:conc#127.itm                                                                                        0.0000 3.3584 
        fir:core/MAC:acc#3                                  mgc_addc_2_0_2_1_3                                           1.2913 4.6497 
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)                                                                         0.0000 4.6497 
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0).itm                                                                     0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2                          mgc_not_1                                                    0.0000 4.6497 
        fir:core/MAC:MAC:MAC:not#2.itm                                                                                   0.0000 4.6497 
        fir:core/MAC:acc#7                                  mgc_addc_1_0_1_0_2                                           0.9143 5.5640 
        fir:core/MAC:acc#7.psp#1.sva#1                                                                                   0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(0)#1                                                                     0.0000 5.5640 
        fir:core/MAC:slc(MAC:conc#116.tmp(1:0))(0)#1.itm                                                                 0.0000 5.5640 
        fir:core/MAC:nor#8                                  mgc_nor_1_2                                                  1.2679 6.8319 
        fir:core/MAC:nor#8.itm                                                                                           0.0000 6.8319 
        fir:core/MAC:and#36                                 mgc_and_1_3                                                  1.2790 8.1108 
        fir:core/MAC:and#36.itm                                                                                          0.0000 8.1108 
        fir:core/MAC:MAC:mux1h#7                            mgc_mux1hot_16_4                                             1.6872 9.7980 
        fir:core/MAC:MAC:mux1h#7.itm                                                                                     0.0000 9.7980 
        fir:core/reg(MAC-7:MAC:mux)                         mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7980 
                                                                                                                                       
      5                                                     fir:core/reg(MAC:i(5:0)#3)      fir:core/reg(MAC-14:MAC:mux) 9.7887 0.2113 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(5:0)#3)                          mgc_reg_pos_2_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(5:0)#3.sva.rsp.0                                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1.itm                                                              0.0000 0.0000 
        fir:core/MAC:conc#128                                                                                            0.0000 0.0000 
        fir:core/MAC:conc#128.itm                                                                                        0.0000 0.0000 
        fir:core/MAC-9:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-9:acc#2.psp.sva#1                                                                                   0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3                                                                     0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3.itm                                                                 0.0000 1.6525 
        fir:core/MAC:acc#4                                  mgc_addc_1_0_1_0_2                                           0.9143 2.5668 
        fir:core/MAC:acc#4.psp.sva#1                                                                                     0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1                                                                       0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm                                                                   0.0000 2.5668 
        fir:core/MAC:MAC:not#5                              mgc_not_1                                                    0.0000 2.5668 
        fir:core/MAC:MAC:not#5.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:i:conc#54                                                                                           0.0000 2.5668 
        fir:core/MAC:i:conc#54.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:acc#9                                  mgc_addc_2_0_2_1_3                                           1.2913 3.8580 
        fir:core/MAC:acc#9.psp.sva#1                                                                                     0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0)                                                                    0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0).itm                                                                0.0000 3.8580 
        fir:core/MAC:exs                                                                                                 0.0000 3.8580 
        fir:core/MAC:exs.itm                                                                                             0.0000 3.8580 
        fir:core/MAC:mux#44                                 mgc_mux_2_1_2                                                1.3121 5.1701 
        fir:core/MAC:mux#44.itm                                                                                          0.0000 5.1701 
        fir:core/MAC:conc#134                                                                                            0.0000 5.1701 
        fir:core/MAC:conc#134.itm                                                                                        0.0000 5.1701 
        fir:core/MAC-13:acc#2:rg                            mgc_addc_5_0_2_1_5                                           1.6525 6.8226 
        fir:core/z.out#9                                                                                                 0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(0)#5                                                                    0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(0)#5.itm                                                                0.0000 6.8226 
        fir:core/MAC:and#21                                 mgc_and_1_3                                                  1.2790 8.1015 
        fir:core/MAC:and#21.rgt                                                                                          0.0000 8.1015 
        fir:core/MAC:MAC:mux1h#3                            mgc_mux1hot_16_4                                             1.6872 9.7887 
        fir:core/MAC:MAC:mux1h#3.itm                                                                                     0.0000 9.7887 
        fir:core/reg(MAC-14:MAC:mux)                        mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7887 
                                                                                                                                       
      6                                                     fir:core/reg(MAC:i(5:0)#3)      fir:core/reg(MAC-14:MAC:mux) 9.7887 0.2113 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(5:0)#3)                          mgc_reg_pos_2_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(5:0)#3.sva.rsp.0                                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1.itm                                                              0.0000 0.0000 
        fir:core/MAC:conc#128                                                                                            0.0000 0.0000 
        fir:core/MAC:conc#128.itm                                                                                        0.0000 0.0000 
        fir:core/MAC-9:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-9:acc#2.psp.sva#1                                                                                   0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3                                                                     0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3.itm                                                                 0.0000 1.6525 
        fir:core/MAC:acc#4                                  mgc_addc_1_0_1_0_2                                           0.9143 2.5668 
        fir:core/MAC:acc#4.psp.sva#1                                                                                     0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1                                                                       0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm                                                                   0.0000 2.5668 
        fir:core/MAC:MAC:not#5                              mgc_not_1                                                    0.0000 2.5668 
        fir:core/MAC:MAC:not#5.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:i:conc#54                                                                                           0.0000 2.5668 
        fir:core/MAC:i:conc#54.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:acc#9                                  mgc_addc_2_0_2_1_3                                           1.2913 3.8580 
        fir:core/MAC:acc#9.psp.sva#1                                                                                     0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0)                                                                    0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0).itm                                                                0.0000 3.8580 
        fir:core/MAC:exs                                                                                                 0.0000 3.8580 
        fir:core/MAC:exs.itm                                                                                             0.0000 3.8580 
        fir:core/MAC:mux#44                                 mgc_mux_2_1_2                                                1.3121 5.1701 
        fir:core/MAC:mux#44.itm                                                                                          0.0000 5.1701 
        fir:core/MAC:conc#134                                                                                            0.0000 5.1701 
        fir:core/MAC:conc#134.itm                                                                                        0.0000 5.1701 
        fir:core/MAC-13:acc#2:rg                            mgc_addc_5_0_2_1_5                                           1.6525 6.8226 
        fir:core/z.out#9                                                                                                 0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#5                                                                    0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#5.itm                                                                0.0000 6.8226 
        fir:core/MAC:and#22                                 mgc_and_1_3                                                  1.2790 8.1015 
        fir:core/MAC:and#22.rgt                                                                                          0.0000 8.1015 
        fir:core/MAC:MAC:mux1h#3                            mgc_mux1hot_16_4                                             1.6872 9.7887 
        fir:core/MAC:MAC:mux1h#3.itm                                                                                     0.0000 9.7887 
        fir:core/reg(MAC-14:MAC:mux)                        mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7887 
                                                                                                                                       
      7                                                     fir:core/reg(MAC:acc.psp)       fir:core/reg(MAC-14:MAC:mux) 9.7887 0.2113 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:acc.psp)                           mgc_reg_pos_4_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:acc.psp.sva                                                                                         0.0000 0.0000 
        fir:core/MAC:conc#128                                                                                            0.0000 0.0000 
        fir:core/MAC:conc#128.itm                                                                                        0.0000 0.0000 
        fir:core/MAC-9:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-9:acc#2.psp.sva#1                                                                                   0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3                                                                     0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3.itm                                                                 0.0000 1.6525 
        fir:core/MAC:acc#4                                  mgc_addc_1_0_1_0_2                                           0.9143 2.5668 
        fir:core/MAC:acc#4.psp.sva#1                                                                                     0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1                                                                       0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm                                                                   0.0000 2.5668 
        fir:core/MAC:MAC:not#5                              mgc_not_1                                                    0.0000 2.5668 
        fir:core/MAC:MAC:not#5.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:i:conc#54                                                                                           0.0000 2.5668 
        fir:core/MAC:i:conc#54.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:acc#9                                  mgc_addc_2_0_2_1_3                                           1.2913 3.8580 
        fir:core/MAC:acc#9.psp.sva#1                                                                                     0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0)                                                                    0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0).itm                                                                0.0000 3.8580 
        fir:core/MAC:exs                                                                                                 0.0000 3.8580 
        fir:core/MAC:exs.itm                                                                                             0.0000 3.8580 
        fir:core/MAC:mux#44                                 mgc_mux_2_1_2                                                1.3121 5.1701 
        fir:core/MAC:mux#44.itm                                                                                          0.0000 5.1701 
        fir:core/MAC:conc#134                                                                                            0.0000 5.1701 
        fir:core/MAC:conc#134.itm                                                                                        0.0000 5.1701 
        fir:core/MAC-13:acc#2:rg                            mgc_addc_5_0_2_1_5                                           1.6525 6.8226 
        fir:core/z.out#9                                                                                                 0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#5                                                                    0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#5.itm                                                                0.0000 6.8226 
        fir:core/MAC:and#22                                 mgc_and_1_3                                                  1.2790 8.1015 
        fir:core/MAC:and#22.rgt                                                                                          0.0000 8.1015 
        fir:core/MAC:MAC:mux1h#3                            mgc_mux1hot_16_4                                             1.6872 9.7887 
        fir:core/MAC:MAC:mux1h#3.itm                                                                                     0.0000 9.7887 
        fir:core/reg(MAC-14:MAC:mux)                        mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7887 
                                                                                                                                       
      8                                                     fir:core/reg(MAC:i(5:0)#3)      fir:core/reg(MAC-14:MAC:mux) 9.7887 0.2113 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(5:0)#3)                          mgc_reg_pos_2_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(5:0)#3.sva.rsp.0                                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1.itm                                                              0.0000 0.0000 
        fir:core/MAC:conc#128                                                                                            0.0000 0.0000 
        fir:core/MAC:conc#128.itm                                                                                        0.0000 0.0000 
        fir:core/MAC-9:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-9:acc#2.psp.sva#1                                                                                   0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3                                                                     0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3.itm                                                                 0.0000 1.6525 
        fir:core/MAC:acc#4                                  mgc_addc_1_0_1_0_2                                           0.9143 2.5668 
        fir:core/MAC:acc#4.psp.sva#1                                                                                     0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1                                                                       0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm                                                                   0.0000 2.5668 
        fir:core/MAC:MAC:not#5                              mgc_not_1                                                    0.0000 2.5668 
        fir:core/MAC:MAC:not#5.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:i:conc#54                                                                                           0.0000 2.5668 
        fir:core/MAC:i:conc#54.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:acc#9                                  mgc_addc_2_0_2_1_3                                           1.2913 3.8580 
        fir:core/MAC:acc#9.psp.sva#1                                                                                     0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0)                                                                    0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0).itm                                                                0.0000 3.8580 
        fir:core/MAC:exs                                                                                                 0.0000 3.8580 
        fir:core/MAC:exs.itm                                                                                             0.0000 3.8580 
        fir:core/MAC:mux#44                                 mgc_mux_2_1_2                                                1.3121 5.1701 
        fir:core/MAC:mux#44.itm                                                                                          0.0000 5.1701 
        fir:core/MAC:conc#134                                                                                            0.0000 5.1701 
        fir:core/MAC:conc#134.itm                                                                                        0.0000 5.1701 
        fir:core/MAC-13:acc#2:rg                            mgc_addc_5_0_2_1_5                                           1.6525 6.8226 
        fir:core/z.out#9                                                                                                 0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(0)#6                                                                    0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(0)#6.itm                                                                0.0000 6.8226 
        fir:core/MAC:not#19                                 mgc_not_1                                                    0.0000 6.8226 
        fir:core/MAC:not#19.itm                                                                                          0.0000 6.8226 
        fir:core/MAC:and#22                                 mgc_and_1_3                                                  1.2790 8.1015 
        fir:core/MAC:and#22.rgt                                                                                          0.0000 8.1015 
        fir:core/MAC:MAC:mux1h#3                            mgc_mux1hot_16_4                                             1.6872 9.7887 
        fir:core/MAC:MAC:mux1h#3.itm                                                                                     0.0000 9.7887 
        fir:core/reg(MAC-14:MAC:mux)                        mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7887 
                                                                                                                                       
      9                                                     fir:core/reg(MAC:i(5:0)#3)      fir:core/reg(MAC-14:MAC:mux) 9.7887 0.2113 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:i(5:0)#3)                          mgc_reg_pos_2_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:i(5:0)#3.sva.rsp.0                                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1                                                                  0.0000 0.0000 
        fir:core/MAC:i:slc(MAC:i(5:0)#3.sva.rsp.0)(0)#1.itm                                                              0.0000 0.0000 
        fir:core/MAC:conc#128                                                                                            0.0000 0.0000 
        fir:core/MAC:conc#128.itm                                                                                        0.0000 0.0000 
        fir:core/MAC-9:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-9:acc#2.psp.sva#1                                                                                   0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3                                                                     0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3.itm                                                                 0.0000 1.6525 
        fir:core/MAC:acc#4                                  mgc_addc_1_0_1_0_2                                           0.9143 2.5668 
        fir:core/MAC:acc#4.psp.sva#1                                                                                     0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1                                                                       0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm                                                                   0.0000 2.5668 
        fir:core/MAC:MAC:not#5                              mgc_not_1                                                    0.0000 2.5668 
        fir:core/MAC:MAC:not#5.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:i:conc#54                                                                                           0.0000 2.5668 
        fir:core/MAC:i:conc#54.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:acc#9                                  mgc_addc_2_0_2_1_3                                           1.2913 3.8580 
        fir:core/MAC:acc#9.psp.sva#1                                                                                     0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0)                                                                    0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0).itm                                                                0.0000 3.8580 
        fir:core/MAC:exs                                                                                                 0.0000 3.8580 
        fir:core/MAC:exs.itm                                                                                             0.0000 3.8580 
        fir:core/MAC:mux#44                                 mgc_mux_2_1_2                                                1.3121 5.1701 
        fir:core/MAC:mux#44.itm                                                                                          0.0000 5.1701 
        fir:core/MAC:conc#134                                                                                            0.0000 5.1701 
        fir:core/MAC:conc#134.itm                                                                                        0.0000 5.1701 
        fir:core/MAC-13:acc#2:rg                            mgc_addc_5_0_2_1_5                                           1.6525 6.8226 
        fir:core/z.out#9                                                                                                 0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#4                                                                    0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#4.itm                                                                0.0000 6.8226 
        fir:core/MAC:not#18                                 mgc_not_1                                                    0.0000 6.8226 
        fir:core/MAC:not#18.itm                                                                                          0.0000 6.8226 
        fir:core/MAC:and#21                                 mgc_and_1_3                                                  1.2790 8.1015 
        fir:core/MAC:and#21.rgt                                                                                          0.0000 8.1015 
        fir:core/MAC:MAC:mux1h#3                            mgc_mux1hot_16_4                                             1.6872 9.7887 
        fir:core/MAC:MAC:mux1h#3.itm                                                                                     0.0000 9.7887 
        fir:core/reg(MAC-14:MAC:mux)                        mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7887 
                                                                                                                                       
      10                                                    fir:core/reg(MAC:acc.psp)       fir:core/reg(MAC-14:MAC:mux) 9.7887 0.2113 
                                                                                                                                       
        Instance                                            Component                                                    Delta  Delay  
        --------                                            ---------                                                    -----  -----  
        fir:core/reg(MAC:acc.psp)                           mgc_reg_pos_4_0_0_1_1_1_1                                    0.0000 0.0000 
        fir:core/MAC:acc.psp.sva                                                                                         0.0000 0.0000 
        fir:core/MAC:conc#128                                                                                            0.0000 0.0000 
        fir:core/MAC:conc#128.itm                                                                                        0.0000 0.0000 
        fir:core/MAC-9:acc#2                                mgc_addc_5_0_2_1_5                                           1.6525 1.6525 
        fir:core/MAC-9:acc#2.psp.sva#1                                                                                   0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3                                                                     0.0000 1.6525 
        fir:core/MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#3.itm                                                                 0.0000 1.6525 
        fir:core/MAC:acc#4                                  mgc_addc_1_0_1_0_2                                           0.9143 2.5668 
        fir:core/MAC:acc#4.psp.sva#1                                                                                     0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1                                                                       0.0000 2.5668 
        fir:core/MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm                                                                   0.0000 2.5668 
        fir:core/MAC:MAC:not#5                              mgc_not_1                                                    0.0000 2.5668 
        fir:core/MAC:MAC:not#5.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:i:conc#54                                                                                           0.0000 2.5668 
        fir:core/MAC:i:conc#54.itm                                                                                       0.0000 2.5668 
        fir:core/MAC:acc#9                                  mgc_addc_2_0_2_1_3                                           1.2913 3.8580 
        fir:core/MAC:acc#9.psp.sva#1                                                                                     0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0)                                                                    0.0000 3.8580 
        fir:core/MAC:slc(MAC:i:conc#20.itm(2:0))(1-0).itm                                                                0.0000 3.8580 
        fir:core/MAC:exs                                                                                                 0.0000 3.8580 
        fir:core/MAC:exs.itm                                                                                             0.0000 3.8580 
        fir:core/MAC:mux#44                                 mgc_mux_2_1_2                                                1.3121 5.1701 
        fir:core/MAC:mux#44.itm                                                                                          0.0000 5.1701 
        fir:core/MAC:conc#134                                                                                            0.0000 5.1701 
        fir:core/MAC:conc#134.itm                                                                                        0.0000 5.1701 
        fir:core/MAC-13:acc#2:rg                            mgc_addc_5_0_2_1_5                                           1.6525 6.8226 
        fir:core/z.out#9                                                                                                 0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#4                                                                    0.0000 6.8226 
        fir:core/MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#4.itm                                                                0.0000 6.8226 
        fir:core/MAC:not#18                                 mgc_not_1                                                    0.0000 6.8226 
        fir:core/MAC:not#18.itm                                                                                          0.0000 6.8226 
        fir:core/MAC:and#21                                 mgc_and_1_3                                                  1.2790 8.1015 
        fir:core/MAC:and#21.rgt                                                                                          0.0000 8.1015 
        fir:core/MAC:MAC:mux1h#3                            mgc_mux1hot_16_4                                             1.6872 9.7887 
        fir:core/MAC:MAC:mux1h#3.itm                                                                                     0.0000 9.7887 
        fir:core/reg(MAC-14:MAC:mux)                        mgc_reg_pos_16_0_0_1_1_1_1                                   0.0000 9.7887 
                                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                       Slack (Delay) Messages 
      ------------------------------------ ---------------------------------------- ------- ------- --------
      fir:core/reg(acc(32:3)#1)            acc:asn(acc(32:3)#1.sva:acc:and.itm       2.1394  7.8606          
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#3.sva#1)(29-14).itm     4.9031  5.0969          
      fir:core/reg(MAC:i(4:0).sva(4))      MAC:MAC:MAC:and#1.itm                     8.7210  1.2790          
      fir:core/reg(MAC:i(4:0).sva(0))      MAC:MAC:MAC:and.itm                       8.7210  1.2790          
      fir:core/reg(regs(0))                regs(0).sva#1                             8.3128  1.6872          
      fir:core/reg(regs(15))               regs(15).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(30))               regs(30).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(0))#1              in1:rsci.idat                            10.0000  0.0000          
      fir:core/reg(regs(14))               regs(14).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(29))               regs(29).sva#1                           10.0000  0.0000          
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                     8.7210  1.2790          
      fir:core/reg(regs(13))               regs(13).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(28))               regs(28).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(11))               regs(11).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(12))               regs(12).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(27))               regs(27).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(10))               regs(10).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(26))               regs(26).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(9))                regs(9).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(25))               regs(25).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(8))                regs(8).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(24))               regs(24).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(7))                regs(7).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(23))               regs(23).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(22))               regs(22).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(16))               regs(16).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(1))                regs(1).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(6))                regs(6).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(21))               regs(21).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(4))                regs(4).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(5))                regs(5).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(20))               regs(20).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(19))               regs(19).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(18))               regs(18).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(3))                regs(3).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(2))                regs(2).sva#1                            10.0000  0.0000          
      fir:core/reg(regs(17))               regs(17).sva#1                           10.0000  0.0000          
      fir:core/reg(regs(30))#1             regs(29).sva                              4.9226  5.0774          
      fir:core/reg(regs(29))#1             regs(28).sva                              4.9226  5.0774          
      fir:core/reg(regs(28))#1             regs(27).sva                              8.3128  1.6872          
      fir:core/reg(regs(27))#1             regs(26).sva                              8.3128  1.6872          
      fir:core/reg(regs(26))#1             regs(25).sva                              4.9226  5.0774          
      fir:core/reg(regs(25))#1             regs(24).sva                              4.9226  5.0774          
      fir:core/reg(regs(24))#1             regs(23).sva                              7.9191  2.0809          
      fir:core/reg(regs(23))#1             regs(22).sva                              8.6879  1.3121          
      fir:core/reg(regs(22))#1             regs(21).sva                              8.3128  1.6872          
      fir:core/reg(regs(21))#1             regs(20).sva                              8.3128  1.6872          
      fir:core/reg(regs(20))#1             regs(19).sva                              8.6879  1.3121          
      fir:core/reg(regs(19))#1             regs(18).sva                              8.6879  1.3121          
      fir:core/reg(regs(18))#1             regs(17).sva                              8.6879  1.3121          
      fir:core/reg(regs(17))#1             regs(16).sva                              8.5152  1.4848          
      fir:core/reg(regs(16))#1             regs(15).sva                              7.9191  2.0809          
      fir:core/reg(regs(15))#1             regs(14).sva                              8.3128  1.6872          
      fir:core/reg(regs(14))#1             regs(13).sva                              4.9226  5.0774          
      fir:core/reg(regs(13))#1             regs(12).sva                              8.3128  1.6872          
      fir:core/reg(regs(12))#1             regs(11).sva                              8.3128  1.6872          
      fir:core/reg(regs(11))#1             regs(10).sva                              8.3128  1.6872          
      fir:core/reg(regs(10))#1             regs(9).sva                               4.9226  5.0774          
      fir:core/reg(regs(9))#1              regs(8).sva                               6.2347  3.7653          
      fir:core/reg(regs(8))#1              regs(7).sva                               7.9191  2.0809          
      fir:core/reg(regs(7))#1              regs(6).sva                               8.6879  1.3121          
      fir:core/reg(regs(6))#1              regs(5).sva                               8.3128  1.6872          
      fir:core/reg(regs(5))#1              regs(4).sva                               8.3128  1.6872          
      fir:core/reg(regs(4))#1              regs(3).sva                               8.6879  1.3121          
      fir:core/reg(regs(3))#1              regs(2).sva                               8.6879  1.3121          
      fir:core/reg(regs(2))#1              regs(1).sva                               8.5152  1.4848          
      fir:core/reg(regs(1))#1              regs(0).sva                               7.9191  2.0809          
      fir:core/reg(MAC:acc#10.psp)         MAC:MAC:mux.itm                           0.9510  9.0490          
      fir:core/reg(MAC-5:MAC:mux)          MAC:MAC:MAC:mux.itm                       1.4914  8.5086          
      fir:core/reg(MAC-6:MAC:mux)          MAC:MAC:MAC:mux#1.itm                     2.7593  7.2407          
      fir:core/reg(MAC:acc#3.psp)          MAC:acc#3.psp.sva#1                       0.2020  9.7980          
      fir:core/reg(MAC-7:MAC:mux)          MAC:MAC:mux1h#7.itm                       0.2020  9.7980          
      fir:core/reg(MAC-8:MAC:mux)          MAC:MAC:MAC:mux#2.itm                     1.8450  8.1550          
      fir:core/reg(MAC:acc#7.psp#1)        MAC:acc#7.psp#1.sva#1                     0.2020  9.7980          
      fir:core/reg(MAC:acc.psp)            MAC:acc.itm                               2.9615  7.0385          
      fir:core/reg(MAC-3:MAC:mux)          MAC:MAC:mux1h#5.itm                       3.8889  6.1111          
      fir:core/reg(MAC-4:MAC:mux)          MAC:MAC:MAC:mux#3.itm                     4.0505  5.9495          
      fir:core/reg(MAC-10:MAC:mux)         MAC:mux1h#27.itm                          3.7198  6.2802          
      fir:core/reg(MAC-15:MAC:mux)         MAC:mux1h#30.itm                          2.3558  7.6442          
      fir:core/reg(MAC-14:MAC:mux)         MAC:MAC:mux1h#3.itm                       0.2113  9.7887          
      fir:core/reg(MAC:mux#2)              MAC:MAC:MAC:mux#4.itm                     4.8731  5.1269          
      fir:core/reg(MAC-11:MAC:mux)         z.out#2                                   2.3558  7.6442          
      fir:core/reg(MAC-12:MAC:mux)         MAC:MAC:mux1h#1.itm                       4.4671  5.5329          
      fir:core/reg(MAC:acc#4.psp)          MAC:acc#4.psp.sva#1                       0.2113  9.7887          
      fir:core/reg(MAC-13:MAC:mux)         MAC:MAC:mux1h.itm                         1.9080  8.0920          
      fir:core/reg(MAC:acc#9.psp)          MAC:acc#9.psp.sva#1                       0.2113  9.7887          
      fir:core/reg(MAC-11:mul)             MAC:mux1h#49.itm                          0.3823  9.6177          
      fir:core/reg(MAC-10:mul)             MAC:mux1h#51.itm                          0.9759  9.0241          
      fir:core/reg(MAC-4:mul)              MAC:MAC:mux#2.itm                         1.0426  8.9574          
      fir:core/reg(MAC:acc#18)             MAC:acc#18.itm#2                          7.4516  2.5484          
      fir:core/reg(MAC:acc#14)             MAC:acc#11:mx0w2                          0.3823  9.6177          
      fir:core/reg(MAC:acc#20)             z.out#1                                   2.1394  7.8606          
      fir:core/reg(MAC:i(5:0)#3)           MAC:slc(MAC-2:acc#2.tmp)(5-4)#11.itm      6.6416  3.3584          
      fir:core/reg(MAC:i(5:0)#3)#2         MAC:slc(MAC-2:acc#2.tmp)(1-0)#2.itm       6.6416  3.3584          
      fir:core/reg(MAC-13:acc#2.psp)       MAC:slc(MAC-13:acc#2.psp.sva#1)(4)#1.itm  3.1774  6.8226          
      fir:core/reg(MAC-13:acc#2.psp)#2     MAC:slc(MAC-13:acc#2.psp.sva#1)(0)#1.itm  3.1774  6.8226          
      fir:core/reg(MAC-9:acc#2.psp)        MAC:slc(MAC-9:acc#2.psp.sva#1)(4)#1.itm   8.3475  1.6525          
      fir:core/reg(MAC-9:acc#2.psp)#2      MAC:slc(MAC-9:acc#2.psp.sva#1)(0)#1.itm   8.3475  1.6525          
      fir:core/reg(MAC-15:acc#2)           MAC:slc(MAC-15:acc#2.itm#1)(4).itm        3.1774  6.8226          
      fir:core/reg(MAC-15:acc#2)#4         MAC:slc(MAC-15:acc#2.itm#1)(0).itm        3.1774  6.8226          
      fir                                  coeffs:rsc.radr                           3.0430  6.9570          
      fir                                  coeffs:rsc.triosy.lz                     10.0000  0.0000          
      fir                                  in1:rsc.triosy.lz                        10.0000  0.0000          
      fir                                  out1:rsc.dat                             10.0000  0.0000          
      fir                                  out1:rsc.triosy.lz                       10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     3 
    -                    4     1 
    -                   30     8 
    -                    3     2 
    -                    2     3 
    and                          
    -                   30     1 
    -                    1    41 
    mul                          
    -                   30     7 
    mux                          
    -                   30     2 
    -                    2     3 
    -                   16    15 
    -                    1     2 
    mux1h                        
    -                   30     3 
    -                   16     7 
    -                    1     5 
    nand                         
    -                    1     3 
    nor                          
    -                    1    27 
    not                          
    -                    1    99 
    or                           
    -                    1    36 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    4     1 
    -                   30     7 
    -                    3     2 
    -                    2     5 
    -                   16    76 
    -                    1     9 
    write_port                   
    -                    0     1 
    
  End of Report
