{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464886405791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464886405791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 12:53:25 2016 " "Processing started: Thu Jun 02 12:53:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464886405791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464886405791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464886405792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464886406147 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/reg.vhd " "Can't analyze file -- file ../VHDL/reg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1464886406206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdi_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdi_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdi_shifter-FSMD2 " "Found design unit 1: tdi_shifter-FSMD2" {  } { { "../VHDL/tdi_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdi_shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406713 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdi_shifter " "Found entity 1: tdi_shifter" {  } { { "../VHDL/tdi_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdi_shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_map-BHV " "Found design unit 1: memory_map-BHV" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406717 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_map " "Found entity 1: memory_map" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_wrapper-bhvr " "Found design unit 1: jtag_wrapper-bhvr" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406721 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_wrapper " "Found entity 1: jtag_wrapper" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406724 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406728 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406732 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 application_test-bhvr " "Found design unit 1: application_test-bhvr" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406738 ""} { "Info" "ISGN_ENTITY_NAME" "1 application_test " "Found entity 1: application_test" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_application_test-str " "Found design unit 1: top_level_application_test-str" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406741 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_application_test " "Found entity 1: top_level_application_test" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464886406741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464886406741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_application_test " "Elaborating entity \"top_level_application_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464886406811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "design_output top_level_application_test.vhd(27) " "Verilog HDL or VHDL warning at top_level_application_test.vhd(27): object \"design_output\" assigned a value but never read" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464886406813 "|top_level_application_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_wrapper jtag_wrapper:U_jtag_wrapper " "Elaborating entity \"jtag_wrapper\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_jtag_wrapper" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr jtag_wrapper.vhd(28) " "Verilog HDL or VHDL warning at jtag_wrapper.vhd(28): object \"cdr\" assigned a value but never read" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464886406837 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG " "Elaborating entity \"vJTAG\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_vJTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "sld_virtual_jtag_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action ((1,1,1,1),(1,2,0000000C,20),(1,1,0,1),(1,1,1,1),(1,2,0000000C,20),(1,1,0,1)) " "Parameter \"sld_sim_action\" = \"((1,1,1,1),(1,2,0000000C,20),(1,1,0,1),(1,1,1,1),(1,2,0000000C,20),(1,1,0,1))\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 6 " "Parameter \"sld_sim_n_scan\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 68 " "Parameter \"sld_sim_total_length\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406872 ""}  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464886406872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdi_shifter jtag_wrapper:U_jtag_wrapper\|tdi_shifter:U_TDI_SHIFTER " "Elaborating entity \"tdi_shifter\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|tdi_shifter:U_TDI_SHIFTER\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_TDI_SHIFTER" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdo_shifter jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_TDO_SHIFTER " "Elaborating entity \"tdo_shifter\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_TDO_SHIFTER\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_TDO_SHIFTER" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_map memory_map:U_MEMORY_MAP " "Elaborating entity \"memory_map\" for hierarchy \"memory_map:U_MEMORY_MAP\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_MEMORY_MAP" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406961 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_n memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"reg_n\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464886406962 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_data memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"rd_data\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[8\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[8\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[9\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[9\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[10\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[10\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406963 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[11\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[11\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[12\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[12\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[13\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[13\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[14\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[14\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[15\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[15\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[16\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[16\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[17\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[17\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[18\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[18\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[19\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[19\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[20\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[20\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[21\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[21\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[22\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[22\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[23\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[23\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[24\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[24\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[25\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[25\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[26\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[26\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406964 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[27\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[27\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[28\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[28\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[29\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[29\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[30\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[30\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[31\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[31\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[0\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[1\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[2\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[3\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[4\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[5\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[6\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[7\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[8\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[8\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406965 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[9\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[9\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[10\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[10\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[11\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[11\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[12\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[12\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[13\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[13\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[14\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[14\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[15\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[15\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[16\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[16\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[17\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[17\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[18\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[18\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[19\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[19\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[20\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[20\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[21\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[21\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[22\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[22\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[23\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[23\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[24\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[24\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[25\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[25\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[26\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[26\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[27\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[27\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[28\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[28\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[29\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[29\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[30\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[30\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[31\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[31\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464886406966 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED_HI_a " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED_HI_a\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_LED_HI_a" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464886406970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464886409117 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1464886409306 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1464886409307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464886409368 "|top_level_application_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464886409368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464886409511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464886410183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464886410183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464886410271 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464886410271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464886410271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464886410271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464886410316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 12:53:30 2016 " "Processing ended: Thu Jun 02 12:53:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464886410316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464886410316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464886410316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464886410316 ""}
