
AVRASM ver. 2.2.8  c:\users\lucas\Documents\Atmel Studio\7.0\Programador_horario_v2\Programador_horario_v2\main.asm Mon Mar 22 15:40:46 2021

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
c:\users\lucas\Documents\Atmel Studio\7.0\Programador_horario_v2\Programador_horario_v2\main.asm(25): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
c:\users\lucas\Documents\Atmel Studio\7.0\Programador_horario_v2\Programador_horario_v2\main.asm(25): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Programador_horario_v2.asm
                                 ;
                                 ; Created: 22/03/2021 14:08:57
                                 ; Author : lucas
                                 ;
                                 
                                 
                                 ;
                                 ; timer_programador_horario.asm
                                 ;
                                 ; Created: 18/03/2021 10:23:24
                                 ; Author : lucas
                                 ;
                                 ;r18 - SPI DATA OUT
                                 ;r27 - SPI DATA IN
                                 
                                 ;r24 - GET/SET MIN.		(RTC_GET_M: r24 <= SPDR) | (RTC_SET_M: SPIDR <= r24)
                                 ;r25 - GET/SET HOUR.	(RTC_GET_H: r25 <= SPDR) | (RTC_SET_H: SPIDR <= r25)
                                 ;r26 - GET/SET DAY.		(RTC_GET_D: r26 <= SPDR) | (RTC_SET_D: SPIDR <= r26)
                                 
                                 ;R23 - NUMBER DISPLAYS
                                 
                                 .cseg	
                                 		.INCLUDE "m328Pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 		.org 0x00 
000000 c016                      			rjmp setup_interrupt  
                                 		.org INT0addr
000002 c226                      			rjmp INT0_vect
                                 		.org 0x34        
                                 		.org 0x0016 
000016 c1e4                      			rjmp TIMER1_COMPA
                                 
                                 ;********* CONFIG INT. EXTER *****************
                                 setup_interrupt:
000017 e003                      		ldi r16, (1<<ISC01)|(1<<ISC00)	
000018 9300 0069                 		sts EICRA, r16					
                                 	
00001a e001                      		ldi r16, (1<<INT0)				
00001b bb0d                      		out EIMSK, r16					
                                 
00001c e001                      		ldi r16, (1<<INTF0)
00001d bb0c                      		out EIFR, r16
                                 
00001e ef0f                      		ldi r16, 0xFF
00001f b904                      		out DDRB, r16
                                 
000020 ef17                      		ldi r17, 0b11110111
000021 b91a                      		out DDRD, r17
                                 
                                 ;********** FIM CONFIG INT. EXTER *************		
                                 setup_botoes_led:
                                 		
000022 e0c0                      	ldi r28, 0x00
000023 e0d0                      	ldi r29, 0x00
                                 	
000024 ef10                      	ldi r17,0xF0; PC0 = 0, PC1 = 0, PC2 = 0, PC3 = 0
000025 b917                      	out DDRC,r17; PCO = R, PC1 = A, PC2 = UP, PC3 = DOWN
                                 
000026 e160                      	ldi r22, 0b00010000 ; LED T
000027 e230                      	ldi r19, 0b00100000 ; LED W
000028 e4e0                      	ldi r30, 0b01000000 ; LED O
000029 e8f0                      	ldi r31, 0b10000000 ; LED F
                                 ;----------------------------------------------
                                 ;*********** SETUP INCIO DO RTC **************
                                 SETUP_LOOP:
00002a e21e                      	LDI		r17, (1<<DDB3) | (1<<DDB5) | (1<<DDB2) | (1<<DDB1)
00002b b914                      	OUT		DDRB, r17
                                 
00002c e589                      	LDI		r24, 0x59 ; 59min.
00002d e293                      	LDI		r25, 0x23 ; 23horas
00002e e0a3                      	LDI		r26, 0x03 ; Tera-Feira
00002f d23a                      	RCALL RTC_SETUP	; Setup Hora, alarmes e interrupo
                                 
000030 e080                      	LDI		r24, 0x00 ; 59min.
000031 e193                      	LDI		r25, 0x13 ; 12horas
000032 e0a3                      	LDI		r26, 0x03 ; Tera-Feira
000033 d23b                      	RCALL	RTC_SETUP_ALARM1
                                 
000034 e082                      	LDI		r24, 0x02 ; 59min.
000035 e193                      	LDI		r25, 0x13 ; 12horas
000036 e0a3                      	LDI		r26, 0x03 ; Tera-Feira
000037 d23b                      	RCALL	RTC_SETUP_ALARM2
                                 
000038 d212                      	RCALL DISPLAY_SETUP	
                                 ;--------------------------------------------------
                                 ;***** CONFIG. TIMER ************************
000039 e70a                      	ldi r16, 0x7A											;31250 (HIGH)
00003a e112                      	ldi r17, 0x12											;31250 (LOW)
00003b 9300 0089                 	sts OCR1AH, r16
00003d 9310 0088                 	sts OCR1AL, r17
00003f e002                      	ldi r16, (1 << OCIE1A)
000040 9300 006f                 	sts TIMSK1, r16
000042 e008                      	ldi r16, (1 << WGM12)
000043 9300 0081                 	sts TCCR1B, r16
000045 9478                      	sei
000046 6003                      	ori r16, (1 << CS10) | (1 << CS11)
000047 9300 0081                 	sts TCCR1B, r16
                                 	
                                 ;******** FIM COFIG TIMER ********************
                                 	
                                 setup_Incrementos:
000049 27cc                      	clr r28
00004a 27dd                      	clr r29
00004b 2700                      	clr r16
00004c c000                      	rjmp loop
                                 
                                 ;**************** LOOP PRINCIPAL *****************		
                                 loop:
                                 	loop_exec_run:
00004d d2ba                      		rcall print_display
                                 	loop_cp_check_buttons:
00004e 30c0                      		cpi r28, 0
00004f f411                      		brne loop_button_R
000050 30d0                      		cpi r29, 0
000051 f429                      		brne loop_button_A
                                 	loop_exec_check_buttons:
                                 		loop_button_R:
000052 9930                      			sbic PINC, PC0	; R
000053 d030                      			rcall incrementeA
000054 2700                      			clr r16	
000055 13c0                      			cpse r28, r16
000056 c004                      			rjmp cp_timer_H
                                 		loop_button_A:
000057 9931                      			sbic PINC, PC1	; A
000058 940e 008a                 			call incrementeB
00005a c000                      			rjmp cp_timer_H
                                 	cp_timer_H:
00005b 30c1                      		cpi r28, 1
00005c f009                      		breq exec_timer_H
00005d c001                      		rjmp cp_timer_M
                                 	exec_timer_H:
00005e d042                      		rcall timer_H
                                 	cp_timer_M:
00005f 30c2                      		cpi r28, 2
000060 f009                      		breq exec_timer_M
000061 c001                      		rjmp cp_Week
                                 	exec_timer_M:
000062 d04d                      		rcall timer_M
                                 	cp_Week:
000063 30c3                      		cpi r28, 3
000064 f009                      		breq exec_Week
000065 c001                      		rjmp cp_On_H
                                 	exec_Week:
000066 d058                      		rcall Week
                                 	cp_On_H:
000067 30d1                      		cpi r29, 1
000068 f009                      		breq exec_On_H
000069 c001                      		rjmp cp_On_M
                                 	exec_On_H:
00006a d068                      		rcall On_H
                                 	cp_On_M:
00006b 30d2                      		cpi r29, 2
00006c f009                      		breq exec_On_M
00006d c001                      		rjmp cp_Week_On
                                 	exec_On_M:
00006e d072                      		rcall On_M
                                 	cp_Week_On:
00006f 30d3                      		cpi r29, 3
000070 f009                      		breq exec_Week_On
000071 c001                      		rjmp cp_Off_H
                                 	exec_Week_On:
000072 d07c                      		rcall Week_On
                                 	cp_Off_H:
000073 30d4                      		cpi r29, 4
000074 f009                      		breq exec_Off_H
000075 c001                      		rjmp cp_Off_M
                                 	exec_Off_H:
000076 d089                      		rcall Off_H
                                 	cp_Off_M:
000077 30d5                      		cpi r29, 5
000078 f009                      		breq exec_Off_M
000079 c001                      		rjmp cp_Week_Off
                                 	exec_Off_M:
00007a d094                      		rcall Off_M
                                 	cp_Week_Off:
00007b 30d6                      		cpi r29, 6
00007c f009                      		breq exec_Week_Off
00007d c001                      		rjmp cp_testaIntervalo
                                 	exec_Week_Off:
00007e d09e                      		rcall Week_Off
                                 	cp_testaIntervalo:
00007f 30d7                      		cpi r29, 7
000080 f009                      		breq exec_testaIntervalo
000081 c001                      		rjmp end_loop
                                 	exec_testaIntervalo:
000082 d0a8                      		rcall testaIntervalo
                                 	end_loop:
000083 cfc9                      		rjmp loop
                                 ;-------------------------------------------------	
                                 ;*************** incrementeA *********************
                                 incrementeA:
000084 9930                      	sbic PINC, PC0
000085 cffe                      	rjmp incrementeA
000086 95c3                      	inc r28
000087 940e 022a                 	call delay
000089 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** incrementeB *********************
                                 incrementeB:
00008a 9931                      	sbic PINC, PC1
00008b cffe                      	rjmp incrementeB
00008c 95d3                      	inc r29
00008d 940e 022a                 	call delay
00008f 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** zera_LEDs **********************
                                 zera_Leds:
000090 2700                      	clr r16
000091 b90b                      	out PORTD, r16
000092 9508                      	ret
                                 ;-------------------------------------------------
                                 ;******************** RUN ************************
                                 run:
                                 loop_run:
000093 d253                      	rcall rtc_get_M
000094 d25d                      	rcall rtc_get_H
000095 d267                      	rcall rtc_get_D
000096 d271                      	rcall print_display
000097 d09d                      	rcall led_run
000098 d191                      	rcall delay
000099 e010                      	ldi r17, 0x00
00009a 9b30                      	sbis PINC, PC0
00009b 9513                      	inc r17
00009c 9b31                      	sbis PINC, PC1
00009d 9513                      	inc r17
00009e 3010                      	cpi r17, 0x00
00009f f399                      	breq loop_run
0000a0 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** Timer_H ***********************
                                 timer_H:
0000a1 9930                      	sbic PINC, PC0
0000a2 cffe                      	rjmp timer_H
0000a3 dfec                      	rcall zera_Leds
                                 loop_timer_H:
0000a4 d24d                      	rcall rtc_get_H
0000a5 d2b9                      	rcall print_hora
0000a6 d183                      	rcall delay	
0000a7 9932                      	sbic PINC, PC2
0000a8 d0b8                      	rcall seta_cima_H
0000a9 9933                      	sbic PINC, PC3
0000aa d0d2                      	rcall seta_baixo_H
0000ab 9b30                      	sbis PINC, PC0
0000ac cff7                      	rjmp loop_timer_H
0000ad d17c                      	rcall delay
0000ae dfd5                      	rcall incrementeA
0000af 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** Timer_M ***********************
                                 timer_M:
0000b0 9930                      	sbic PINC, PC0
0000b1 cffe                      	rjmp timer_M
0000b2 dfdd                      	rcall zera_Leds
                                 loop_timer_M:
0000b3 d233                      	rcall rtc_get_M
0000b4 d286                      	rcall print_minuto
0000b5 d174                      	rcall delay
0000b6 9932                      	sbic PINC, PC2
0000b7 d0b1                      	rcall seta_cima_M
0000b8 9933                      	sbic PINC, PC3
0000b9 d0cb                      	rcall seta_baixo_M
0000ba 9b30                      	sbis PINC, PC0
0000bb cff7                      	rjmp loop_timer_M
0000bc d16d                      	rcall delay
0000bd dfc6                      	rcall incrementeA
0000be 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** Week **************************
                                 Week:
0000bf 9930                      	sbic PINC, PC0
0000c0 cffe                      	rjmp Week
0000c1 dfce                      	rcall zera_Leds
0000c2 e0a1                      	ldi r26, 0x01
0000c3 d203                      	rcall rtc_set_D
                                 loop_Week:
0000c4 d238                      	rcall rtc_get_D
0000c5 b11b                      	in r17, PORTD
0000c6 2b1a                      	or r17, r26 
0000c7 b91b                      	out PORTD, r17
0000c8 d26a                      	rcall print_blank
0000c9 d160                      	rcall delay
0000ca 9932                      	sbic PINC, PC2
0000cb d0a5                      	rcall seta_cima_D
0000cc 9933                      	sbic PINC, PC3
0000cd d0bf                      	rcall seta_baixo_D
0000ce 9b30                      	sbis PINC, PC0
0000cf cff4                      	rjmp loop_Week
0000d0 d159                      	rcall delay
0000d1 dfb2                      	rcall incrementeA
0000d2 9508                      	ret
                                 ;-------------------------------------------------
                                 ;******************** ON_H ***********************
                                 On_H:
0000d3 9931                      	sbic PINC, PC1
0000d4 cffe                      	rjmp On_H
0000d5 dfba                      	rcall zera_Leds
0000d6 d21b                      	rcall rtc_get_H	
                                 loop_On_H:
0000d7 d287                      	rcall print_hora
0000d8 9932                      	sbic PINC, PC2
0000d9 d0be                      	rcall seta_cima_H_A
0000da 9933                      	sbic PINC, PC3
0000db d0d7                      	rcall seta_baixo_H_A
0000dc 9b31                      	sbis PINC, PC1
0000dd cff9                      	rjmp loop_On_H
0000de d14b                      	rcall delay
0000df dfaa                      	rcall incrementeB
0000e0 9508                      	ret
                                 ;-------------------------------------------------
                                 ;******************** ON_M ***********************
                                 On_M:
0000e1 9931                      	sbic PINC, PC1
0000e2 cffe                      	rjmp On_M
0000e3 dfac                      	rcall zera_Leds
0000e4 d202                      	rcall rtc_get_M	
                                 loop_On_M:
0000e5 d255                      	rcall print_minuto
0000e6 9932                      	sbic PINC, PC2
0000e7 d0b8                      	rcall seta_cima_M_A
0000e8 9933                      	sbic PINC, PC3
0000e9 d0d1                      	rcall seta_baixo_M_A
0000ea 9b31                      	sbis PINC, PC1
0000eb cff9                      	rjmp loop_On_M
0000ec d13d                      	rcall delay
0000ed df9c                      	rcall incrementeB
0000ee 9508                      	ret
                                 ;-------------------------------------------------
                                 ;****************** Week_On **********************
                                 Week_On:
0000ef 9931                      	sbic PINC, PC1
0000f0 cffe                      	rjmp Week_On
0000f1 df9e                      	rcall zera_Leds
0000f2 d20a                      	rcall rtc_get_D
                                 loop_Week_On:
0000f3 b11b                      	in r17, PORTD
0000f4 271a                      	eor r17, r26 
0000f5 b91b                      	out PORTD, r17
0000f6 d23c                      	rcall print_blank
0000f7 9932                      	sbic PINC, PC2
0000f8 d0af                      	rcall seta_cima_D_A
0000f9 9933                      	sbic PINC, PC3
0000fa d0c8                      	rcall seta_baixo_D_A
0000fb 9b31                      	sbis PINC, PC1
0000fc cff6                      	rjmp loop_Week_On
0000fd d12c                      	rcall delay
0000fe df8b                      	rcall incrementeB
0000ff 9508                      	ret
                                 ;-------------------------------------------------
                                 ;******************* Off_H ***********************
                                 Off_H:
000100 9931                      	sbic PINC, PC1
000101 cffe                      	rjmp Off_H
000102 df8d                      	rcall zera_Leds
000103 d1ee                      	rcall rtc_get_H	
                                 loop_Off_H:
000104 d25a                      	rcall print_hora
000105 9932                      	sbic PINC, PC2
000106 d091                      	rcall seta_cima_H_A
000107 9933                      	sbic PINC, PC3
000108 d0aa                      	rcall seta_baixo_H_A
000109 d19f                       	rcall rtc_set_H
00010a 9b31                      	sbis PINC, PC1
00010b cff8                      	rjmp loop_Off_H
00010c d11d                      	rcall delay
00010d df7c                      	rcall incrementeB
00010e 9508                      	ret
                                 ;-------------------------------------------------
                                 ;******************* Off_M ***********************
                                 Off_M:
00010f 9931                      	sbic PINC, PC1
000110 cffe                      	rjmp Off_M
000111 df7e                      	rcall zera_Leds
000112 d1d4                      	rcall rtc_get_M	
                                 loop_Off_M:
000113 d227                      	rcall print_minuto
000114 9932                      	sbic PINC, PC2
000115 d08a                      	rcall seta_cima_M_A
000116 9933                      	sbic PINC, PC3
000117 d0a3                      	rcall seta_baixo_M_A
000118 9b31                      	sbis PINC, PC1
000119 cff9                      	rjmp loop_Off_M
00011a d10f                      	rcall delay
00011b df6e                      	rcall incrementeB
00011c 9508                      	ret
                                 ;-------------------------------------------------
                                 ;****************** Week_Off *********************
                                 Week_Off:
00011d 9931                      	sbic PINC, PC1
00011e cffe                      	rjmp Week_Off
00011f df70                      	rcall zera_Leds
000120 d1dc                      	rcall rtc_get_D	
                                 loop_Week_Off:
000121 d211                      	rcall print_blank
000122 9932                      	sbic PINC, PC2
000123 d084                      	rcall seta_cima_D_A
000124 9933                      	sbic PINC, PC3
000125 d09d                      	rcall seta_baixo_D_A
000126 9b31                      	sbis PINC, PC1
000127 cff9                      	rjmp loop_Week_Off
000128 d101                      	rcall delay
000129 df60                      	rcall incrementeB
00012a 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** testaIntervalo ******************
                                 testaIntervalo:
00012b 9931                      	sbic PINC, PC1
00012c cffe                      	rjmp testaIntervalo
                                 loop_testaIntervalo:
00012d 9b31                      	sbis PINC, PC1
00012e cffe                      	rjmp loop_testaIntervalo
00012f d0fa                      	rcall delay
000130 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** clearR ************************
                                 clearR:
000131 d029                      	rcall led_clearR
000132 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** clearA ************************
                                 clearA:
000133 d02a                      	rcall led_clearA
000134 9508                      	ret
                                 ;-------------------------------------------------
                                 ; LEDS ------------LEDS ------------LEDS----------
                                 ;***************** led_run ***********************
                                 led_run:
000135 b9a5                      	out PORTB, r26 ;
000136 9508                      ret
                                 ;-------------------------------------------------
                                 ;**************** led_timerH *********************
                                 led_timerH:
000137 9a5c                      	sbi PORTD, PD4 ; LIGA O LED T
000138 9508                      	ret	
                                 ;-------------------------------------------------
                                 ;**************** led_timerM *********************
                                 led_timerM:
                                 	; TOGGLE LED T
000139 b1bb                      	in r27, PORTD
00013a 27b6                      	eor r27, r22
00013b b9bb                      	out PORTD, r27		
00013c 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_Week ************************
                                 led_Week:
00013d 9a5c                      	sbi PORTD, PD4 ; LIGA O LED T
                                 	; TOGGLE LED W
00013e b1bb                      	in r27, PORTD
00013f 27b3                      	eor r27, r19
000140 b9bb                      	out PORTD, r27 
000141 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OnH ***********************
                                 led_OnH:
000142 9a5e                      	sbi PORTD, PD6 ; LIGA O LED O
000143 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OnM ***********************
                                 led_OnM:		
                                 	; TOGGLE LED O
000144 b1bb                      	in r27, PORTD
000145 27be                      	eor r27, r30
000146 b9bb                      	out PORTD, r27 
000147 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** led_WeekOn *********************
                                 led_WeekOn:
000148 9a5e                      	sbi PORTD, PD6 ; LIGA O LED O
                                 	; TOGGLE LED W
000149 b1bb                      	in r27, PORTD
00014a 27b3                      	eor r27, r19
00014b b9bb                      	out PORTD, r27 
00014c 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OffH **********************
                                 led_OffH:
00014d 9a5f                      	sbi PORTD, PD7 ; LIGA O LED F
00014e 9508                      	ret
                                 ;-------------------------------------------------
                                 ;***************** led_OffM **********************				
                                 led_OffM:
                                 	; TOGGLE LED F
00014f b1bb                      	in r27, PORTD
000150 27bf                      	eor r27, r31
000151 b9bb                      	out PORTD, r27 
000152 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_WeekOff *********************
                                 led_WeekOff:
000153 9a5f                      	sbi PORTD, PD7 ; LIGA O LED F
                                 	; TOGGLE LED W
000154 b1bb                      	in r27, PORTD
000155 27b3                      	eor r27, r19
000156 b9bb                      	out PORTD, r27
000157 9508                      	ret
                                 ;-------------------------------------------------
                                 ;************* led_testaIntervalo ****************
                                 led_testaIntervalo:
000158 27dd                      	clr r29
000159 b9db                      	out PORTD, r29
00015a 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_clearR **********************
                                 led_clearR:
00015b 27cc                      	clr r28
00015c b9cb                      	out PORTD, r28
00015d 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** led_clearA **********************
                                 led_clearA:
00015e 27dd                      	clr r29
00015f b9db                      	out PORTD, r29
000160 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** seta_cima_H ********************
                                 seta_cima_H:
000161 d0c8                      	rcall delay
000162 3293                      	cpi r25, 0x23
000163 f011                      	breq hora_min
000164 d06a                      	rcall soma_Hexa_H
000165 c001                      	rjmp seta_cima_hora_end
                                 hora_min:
000166 e090                      	ldi r25, 0x00
                                 seta_cima_hora_end:
000167 d141                      	RCALL RTC_SET_H	
000168 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_cima_M ********************
                                 seta_cima_M:
000169 d0c0                      	rcall delay
00016a 3589                      	cpi r24, 0x59
00016b f011                      	breq minuto_min
00016c d06d                      	rcall soma_Hexa_M
00016d c001                      	rjmp seta_cima_minuto_end
                                 minuto_min:
00016e e080                      	ldi r24, 0x00	
                                 seta_cima_minuto_end:
00016f d11b                      	RCALL RTC_SET_M
000170 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_cima_D ********************
                                 seta_cima_D:
000171 d0b8                      	rcall delay
000172 d0b7                      	rcall delay
000173 2f5a                      	mov r21, r26
000174 705f                      	andi r21, 0x0F
000175 3057                      	cpi r21, 0x07
000176 f011                      	breq dia_min
000177 95a3                      	inc r26
000178 c001                      	rjmp seta_cima_dia_end
                                 dia_min:
000179 e0a1                      	ldi r26, 0x01
                                 seta_cima_dia_end:
00017a d0af                      	rcall delay
00017b d14b                      	RCALL RTC_SET_D
00017c 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_H ********************
                                 seta_baixo_H:
00017d d0ac                      	rcall delay
00017e 3090                      	cpi r25, 0x00
00017f f011                      	breq hora_max
000180 d064                      	rcall subtrai_Hexa_H
000181 c001                      	rjmp seta_baixo_hora_end
                                 hora_max:
000182 e293                      	ldi r25, 0x23	
                                 seta_baixo_hora_end:
000183 d125                      	RCALL RTC_SET_H
000184 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_M ********************
                                 seta_baixo_M:
000185 d0a4                      	rcall delay
000186 3080                      	cpi r24, 0x00
000187 f011                      	breq minuto_max
000188 d067                      	rcall subtrai_Hexa_M
000189 c001                      	rjmp seta_baixo_minuto_end
                                 minuto_max:
00018a e589                      	ldi r24, 0x59	
                                 seta_baixo_minuto_end:
00018b d0ff                      	RCALL RTC_SET_M
00018c 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_D ********************
                                 seta_baixo_D:
00018d d09c                      	rcall delay
00018e d09b                      	rcall delay
00018f 2f5a                      	mov r21, r26
000190 705f                      	andi r21, 0x0F
000191 3051                      	cpi r21, 0x01
000192 f011                      	breq dia_max
000193 95aa                      	dec r26
000194 c001                      	rjmp seta_baixo_dia_end
                                 dia_max:
000195 e0a7                      	ldi r26, 0x07	
                                 seta_baixo_dia_end:
000196 d130                      	RCALL RTC_SET_D
000197 9508                      	ret
                                 ;-------------------------------------------------
                                 ;**************** seta_cima_H_A ********************
                                 seta_cima_H_A:
000198 d091                      	rcall delay
000199 3293                      	cpi r25, 0x23
00019a f259                      	breq hora_min
00019b d033                      	rcall soma_Hexa_H
00019c c001                      	rjmp seta_cima_hora_end_A
                                 hora_min_A:
00019d e090                      	ldi r25, 0x00
                                 seta_cima_hora_end_A:
00019e d114                      	RCALL RTC_SET_H_A1	
00019f 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_cima_M_A ********************
                                 seta_cima_M_A:
0001a0 d089                      	rcall delay
0001a1 3589                      	cpi r24, 0x59
0001a2 f011                      	breq minuto_min_A
0001a3 d036                      	rcall soma_Hexa_M
0001a4 c001                      	rjmp seta_cima_minuto_end_A
                                 minuto_min_A:
0001a5 e080                      	ldi r24, 0x00	
                                 seta_cima_minuto_end_A:
0001a6 d0ee                      	RCALL RTC_SET_M_A1
0001a7 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_cima_D_A ********************
                                 seta_cima_D_A:
0001a8 d081                      	rcall delay
0001a9 d080                      	rcall delay
0001aa 2f5a                      	mov r21, r26
0001ab 705f                      	andi r21, 0x0F
0001ac 3057                      	cpi r21, 0x07
0001ad f011                      	breq dia_min_A
0001ae 95a3                      	inc r26
0001af c001                      	rjmp seta_cima_dia_end_A
                                 dia_min_A:
0001b0 e0a1                      	ldi r26, 0x01	
                                 seta_cima_dia_end_A:
0001b1 d11f                      	RCALL RTC_SET_D_A1
0001b2 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_H_A ********************
                                 seta_baixo_H_A:
0001b3 d076                      	rcall delay
0001b4 3090                      	cpi r25, 0x00
0001b5 f011                      	breq hora_max_A
0001b6 d02e                      	rcall subtrai_Hexa_H
0001b7 c001                      	rjmp seta_baixo_hora_end_A
                                 hora_max_A:
0001b8 e293                      	ldi r25, 0x23	
                                 seta_baixo_hora_end_A:
0001b9 d103                      	RCALL RTC_SET_H_A2
0001ba 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_M_A ********************
                                 seta_baixo_M_A:
0001bb d06e                      	rcall delay
0001bc 3080                      	cpi r24, 0x00
0001bd f011                      	breq minuto_max_A
0001be d031                      	rcall subtrai_Hexa_M
0001bf c001                      	rjmp seta_baixo_minuto_end_A
                                 minuto_max_A:
0001c0 e589                      	ldi r24, 0x59	
                                 seta_baixo_minuto_end_A:
0001c1 d0dd                      	RCALL RTC_SET_M_A2
0001c2 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** seta_baixo_D_A ********************
                                 seta_baixo_D_A:
0001c3 d066                      	rcall delay
0001c4 d065                      	rcall delay
0001c5 2f5a                      	mov r21, r26
0001c6 705f                      	andi r21, 0x0F
0001c7 3051                      	cpi r21, 0x01
0001c8 f011                      	breq dia_max_A
0001c9 95aa                      	dec r26
0001ca c001                      	rjmp seta_baixo_dia_end_A
                                 dia_max_A:
0001cb e0a7                      	ldi r26, 0x07	
                                 seta_baixo_dia_end_A:
0001cc d10f                      	RCALL RTC_SET_D_A2
0001cd d05c                      	rcall delay
0001ce 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** soma_hexa_H *********************
                                 soma_hexa_H:
0001cf 2f59                      	mov r21, r25
0001d0 705f                      	andi r21, 0x0F
0001d1 3059                      	cpi r21, 0x09
0001d2 f011                      	breq MSH_H
0001d3 9593                      	inc r25
0001d4 c003                      	rjmp soma_hexa_hora_end
                                 MSH_H:
0001d5 e100                      	ldi r16, 0x10
0001d6 0f90                      	add r25, r16
0001d7 5099                      	subi r25, 0x09
                                 soma_hexa_hora_end:
0001d8 d051                      	rcall delay
0001d9 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** soma_hexa_M *********************
                                 soma_hexa_M:
0001da 2f58                      	mov r21, r24
0001db 705f                      	andi r21, 0x0F
0001dc 3059                      	cpi r21, 0x09
0001dd f011                      	breq MSH_M
0001de 9583                      	inc r24
0001df c003                      	rjmp soma_hexa_minuto_end
                                 MSH_M:
0001e0 e100                      	ldi r16, 0x10
0001e1 0f80                      	add r24, r16
0001e2 5089                      	subi r24, 0x09
                                 soma_hexa_minuto_end:
0001e3 d046                      	rcall delay
0001e4 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** subtrai_hexa_H ******************
                                 subtrai_hexa_H:
0001e5 2f59                      	mov r21, r25
0001e6 705f                      	andi r21, 0x0F
0001e7 3050                      	cpi r21, 0x00
0001e8 f011                      	breq LSH_H
0001e9 959a                      	dec r25
0001ea c003                      	rjmp subtrai_hexa_hora_end
                                 LSH_H:
0001eb 5190                      	subi r25, 0x10
0001ec e009                      	ldi  r16, 0x09
0001ed 0f90                      	add  r25, r16
                                 subtrai_hexa_hora_end:
0001ee d03b                      	rcall delay
0001ef 9508                      	ret
                                 ;-------------------------------------------------
                                 ;*************** subtrai_hexa_M ******************
                                 subtrai_hexa_M:
0001f0 2f58                      	mov r21, r24
0001f1 705f                      	andi r21, 0x0F
0001f2 3050                      	cpi r21, 0x00
0001f3 f011                      	breq LSH_M
0001f4 958a                      	dec r24
0001f5 c003                      	rjmp subtrai_hexa_minuto_end
                                 LSH_M:
0001f6 5180                      	subi r24, 0x10
0001f7 e009                      	ldi	r16, 0x09
0001f8 0f80                      	add r24, r16
                                 subtrai_hexa_minuto_end:
0001f9 d030                      	rcall delay
0001fa 9508                      	ret
                                 ;-------------------------------------------------
                                 
                                 ;************** VETOR INTERRUPO ****************
                                 TIMER1_COMPA:
                                 	t_cp_OnH:
0001fb 30d1                      		cpi r29, 1
0001fc f009                      		breq t_exec_OnH
0001fd c001                      		rjmp t_cp_OnM
                                 	t_exec_OnH:
0001fe df43                      		rcall led_OnH
                                 	t_cp_OnM:
0001ff 30d2                      		cpi r29, 2
000200 f009                      		breq t_exec_OnM
000201 c001                      		rjmp t_cp_WeekOn
                                 	t_exec_OnM:
000202 df41                      		rcall led_OnM
                                 	t_cp_WeekOn:
000203 30d3                      		cpi r29, 3
000204 f009                      		breq t_exec_WeekOn
000205 c001                      		rjmp t_cp_OffH
                                 	t_exec_WeekOn:
000206 df41                      		rcall led_WeekOn
                                 	t_cp_OffH:
000207 30d4                      		cpi r29, 4
000208 f009                      		breq t_exec_OffH
000209 c001                      		rjmp t_cp_OffM
                                 	t_exec_OffH:
00020a df42                      		rcall led_OffH
                                 	t_cp_OffM:
00020b 30d5                      		cpi r29, 5
00020c f009                      		breq t_exec_OffM
00020d c001                      		rjmp t_cp_WeekOff
                                 	t_exec_OffM:
00020e df40                      		rcall led_OffM
                                 	t_cp_WeekOff:
00020f 30d6                      		cpi r29, 6
000210 f009                      		breq t_exec_WeekOff
000211 c001                      		rjmp t_cp_testaIntervalo
                                 	t_exec_WeekOff:
000212 df40                      		rcall led_WeekOff
                                 	t_cp_testaIntervalo:
000213 30d7                      		cpi r29, 7
000214 f009                      		breq t_exec_testaIntervalo
000215 c002                      		rjmp t_cp_timerH
                                 	t_exec_testaIntervalo:
000216 df47                      		rcall led_clearA
000217 df40                      		rcall led_testaIntervalo
                                 	t_cp_timerH:	
000218 30c1                      		cpi r28, 1
000219 f009                      		breq t_exec_timerH
00021a c001                      		rjmp t_cp_timerM
                                 	t_exec_timerH:
00021b df1b                      		rcall led_timerH
                                 	t_cp_timerM:
00021c 30c2                      		cpi r28, 2
00021d f009                      		breq t_exec_timerM
00021e c001                      		rjmp t_cp_Week
                                 	t_exec_timerM:
00021f df19                      		rcall led_timerM
                                 	t_cp_Week:
000220 30c3                      		cpi r28, 3
000221 f009                      		breq t_exec_Week
000222 c001                      		rjmp t_cp_clearR
                                 	t_exec_Week:
000223 df19                      		rcall led_Week
                                 	t_cp_clearR:
000224 30c4                      		cpi r28, 4
000225 f009                      		breq t_exec_clearR
000226 c001                      		rjmp t_fim
                                 	t_exec_clearR:
000227 df33                      		rcall led_clearR
                                 	t_fim:	
000228 9518                      		reti
                                 ;-------------------------------------------------
                                 
                                 ;****** INTERRUPO EXTERNA NO PIN D2 ***************
                                 INT0_vect:
                                 	;call led_OnM
000229 9518                      reti
                                 ;******* FIM DE INTERRUPO EXTERNA NO PIN D2 *************
                                 
                                 
                                 ;************* DELAY *****************************
                                 delay:	
00022a e01a                      	ldi  r17, 10
00022b ef2f                          ldi  r18, 255
00022c ef4f                      	ldi  r20, 255
                                 
00022d 954a                      L1: dec  r20
00022e f7f1                          brne L1
00022f 952a                      	dec  r18
000230 f7e1                          brne L1
000231 951a                          dec  r17
000232 f7d1                          brne L1
                                 
000233 9508                      	ret
                                 
                                 ; ************ FIM DELAY *********************
                                 ;************************************
                                 DISPLAY_ON:
000234 e012                      	LDI		r17, (0<<PB2) | (1<<PB1)
000235 b915                      	OUT		PORTB, r17
000236 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 DISPLAY_OFF:
000237 e016                      	LDI		r17, (1<<PB2) | (1<<PB1)
000238 b915                      	OUT		PORTB, r17
000239 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_ON:
00023a e014                      	LDI		r17, (1<<PB2) | (0<<PB1)
00023b b915                      	OUT		PORTB, r17
00023c 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_OFF:
00023d e016                      	LDI		r17, (1<<PB2) | (1<<PB1)
00023e b915                      	OUT		PORTB, r17
00023f 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 SPI_MODE_0:
000240 e510                      	LDI		r17, (1<<SPE) | (1<<MSTR)
000241 bd1c                      	OUT		SPCR, r17
000242 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 SPI_MODE_1:
000243 e514                      	LDI		r17, (1<<SPE) | (1<<MSTR) | (1<<CPHA)
000244 bd1c                      	OUT		SPCR, r17
000245 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 SPI_TRANSFER:
000246 bd2e                      	OUT		SPDR, r18
                                 SPI_WAIT_TRANSFER:
000247 b50d                      	IN		r16, SPSR
000248 ff07                      	SBRS	r16, SPIF
000249 cffd                      	RJMP	SPI_WAIT_TRANSFER
00024a 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 DISPLAY_SETUP:
00024b dff4                      	RCALL	SPI_MODE_0
00024c dfea                      	RCALL	DISPLAY_OFF
00024d 0000                      	NOP
00024e dfe5                      	RCALL	DISPLAY_ON
00024f e02c                      	LDI		r18, 0x0C ;shutdown mode
000250 dff5                      	RCALL	SPI_TRANSFER
000251 e021                      	LDI		r18, 0x01
000252 dff3                      	RCALL	SPI_TRANSFER
000253 dfe3                      	RCALL	DISPLAY_OFF
000254 0000                      	NOP
000255 dfde                      	RCALL	DISPLAY_ON
000256 e029                      	LDI		r18, 0x09 ;decode mode
000257 dfee                      	RCALL	SPI_TRANSFER
000258 ef2f                      	LDI		r18, 0xFF
000259 dfec                      	RCALL	SPI_TRANSFER
00025a dfdc                      	RCALL	DISPLAY_OFF
00025b 0000                      	NOP
00025c dfd7                      	RCALL	DISPLAY_ON
00025d e02a                      	LDI		r18, 0x0A ;intensity
00025e dfe7                      	RCALL	SPI_TRANSFER
00025f e02f                      	LDI		r18, 0X0F 
000260 dfe5                      	RCALL	SPI_TRANSFER
000261 dfd5                      	RCALL	DISPLAY_OFF
000262 0000                      	NOP
000263 dfd0                      	RCALL	DISPLAY_ON
000264 e02b                      	LDI		r18, 0x0B ;scan limit
000265 dfe0                      	RCALL	SPI_TRANSFER
000266 e023                      	LDI		r18, 0x03
000267 dfde                      	RCALL	SPI_TRANSFER
000268 dfce                      	RCALL	DISPLAY_OFF
000269 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SETUP:
00026a d020                      	RCALL	RTC_SET_M
00026b d03d                      	RCALL	RTC_SET_H
00026c d05a                      	RCALL	RTC_SET_D
00026d d009                      	RCALL	RTC_SET_CONTROL_REGISTER
00026e 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SETUP_ALARM1:
00026f d025                      	RCALL	RTC_SET_M_A1
000270 d042                      	RCALL	RTC_SET_H_A1
000271 d05f                      	RCALL	RTC_SET_D_A1
000272 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SETUP_ALARM2:
000273 d02b                      	RCALL	RTC_SET_M_A2
000274 d048                      	RCALL	RTC_SET_H_A2
000275 d066                      	RCALL	RTC_SET_D_A2
000276 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_CONTROL_REGISTER:
000277 dfcb                      	RCALL	SPI_MODE_1
000278 dfc4                      	RCALL	RTC_OFF
000279 0000                      	NOP
00027a dfbf                      	RCALL	RTC_ON
00027b e82e                      	LDI		r18, 0x8E ;CMD Set minutes
00027c dfc9                      	RCALL	SPI_TRANSFER
00027d e027                      	LDI		r18, 0x07 ;Set Flag alarm 1 e 2 e habilita interrupo.
00027e dfc7                      	RCALL	SPI_TRANSFER
00027f dfbd                      	RCALL	RTC_OFF
000280 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_RESET_ALARMS:
000281 dfc1                      	RCALL	SPI_MODE_1
000282 dfba                      	RCALL	RTC_OFF
000283 0000                      	NOP
000284 dfb5                      	RCALL	RTC_ON
000285 e82f                      	LDI		r18, 0x8F ;CMD Set minutes
000286 dfbf                      	RCALL	SPI_TRANSFER
000287 ec28                      	LDI		r18, 0xC8 ;Set Flag alarm 1 e 2 e habilita interrupo.
000288 dfbd                      	RCALL	SPI_TRANSFER
000289 dfb3                      	RCALL	RTC_OFF
00028a 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_M:
00028b dfb7                      	RCALL	SPI_MODE_1
00028c dfb0                      	RCALL	RTC_OFF
00028d 0000                      	NOP
00028e dfab                      	RCALL	RTC_ON
00028f e821                      	LDI		r18, 0x81 ;CMD Set minutes
000290 dfb5                      	RCALL	SPI_TRANSFER
000291 2f28                      	MOV		r18, r24 ;Set MINUTO.
000292 dfb3                      	RCALL	SPI_TRANSFER
000293 dfa9                      	RCALL	RTC_OFF
000294 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_M_A1: ;Set Minutos do alarme 1
000295 dfad                      	RCALL	SPI_MODE_1
000296 dfa6                      	RCALL	RTC_OFF
000297 0000                      	NOP
000298 dfa1                      	RCALL	RTC_ON
000299 e828                      	LDI		r18, 0x88 ;CMD Set minutes alarme 1
00029a dfab                      	RCALL	SPI_TRANSFER
00029b 2f28                      	MOV		r18, r24 ;Set MINUTO.
00029c dfa9                      	RCALL	SPI_TRANSFER
00029d df9f                      	RCALL	RTC_OFF
00029e 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_M_A2: ;Set Minutos do alarme 2
00029f dfa3                      	RCALL	SPI_MODE_1
0002a0 df9c                      	RCALL	RTC_OFF
0002a1 0000                      	NOP
0002a2 df97                      	RCALL	RTC_ON
0002a3 e82b                      	LDI		r18, 0x8B ;CMD Set minutes alarme 2
0002a4 dfa1                      	RCALL	SPI_TRANSFER
0002a5 2f28                      	MOV		r18, r24 ;Set MINUTO.
0002a6 df9f                      	RCALL	SPI_TRANSFER
0002a7 df95                      	RCALL	RTC_OFF
0002a8 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_H:
0002a9 df99                      	RCALL	SPI_MODE_1
0002aa df92                      	RCALL	RTC_OFF
0002ab 0000                      	NOP
0002ac df8d                      	RCALL	RTC_ON
0002ad e822                      	LDI		r18, 0x82 ;CMD Set hour
0002ae df97                      	RCALL	SPI_TRANSFER
0002af 2f29                      	MOV		r18, r25 ;Set HORA.
0002b0 df95                      	RCALL	SPI_TRANSFER
0002b1 df8b                      	RCALL	RTC_OFF
0002b2 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_H_A1: ;Set Horas do alarme 1
0002b3 df8f                      	RCALL	SPI_MODE_1
0002b4 df88                      	RCALL	RTC_OFF
0002b5 0000                      	NOP
0002b6 df83                      	RCALL	RTC_ON
0002b7 e829                      	LDI		r18, 0x89 ;CMD Set hour alarme 1
0002b8 df8d                      	RCALL	SPI_TRANSFER
0002b9 2f29                      	MOV		r18, r25 ;Set HORA.
0002ba df8b                      	RCALL	SPI_TRANSFER
0002bb df81                      	RCALL	RTC_OFF
0002bc 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_H_A2: ;Set Horas do alarme 2
0002bd df85                      	RCALL	SPI_MODE_1
0002be df7e                      	RCALL	RTC_OFF
0002bf 0000                      	NOP
0002c0 df79                      	RCALL	RTC_ON
0002c1 e82c                      	LDI		r18, 0x8C ;CMD Set hour alarme 2
0002c2 df83                      	RCALL	SPI_TRANSFER
0002c3 2f29                      	MOV		r18, r25 ;Set HORA.
0002c4 df81                      	RCALL	SPI_TRANSFER
0002c5 df77                      	RCALL	RTC_OFF
0002c6 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_D:
0002c7 df7b                      	RCALL	SPI_MODE_1
0002c8 df74                      	RCALL	RTC_OFF
0002c9 0000                      	NOP
0002ca df6f                      	RCALL	RTC_ON
0002cb e823                      	LDI		r18, 0x83 ;CMD Set Day week (1:Dom. | 2:Seg. | ... |7:Sab.)
0002cc df79                      	RCALL	SPI_TRANSFER
0002cd 2f2a                      	MOV		r18, r26 ;Set DIA.
0002ce df77                      	RCALL	SPI_TRANSFER
0002cf df6d                      	RCALL	RTC_OFF
0002d0 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_D_A1: ;Set Dia da semana do alarme 1
0002d1 df71                      	RCALL	SPI_MODE_1
0002d2 df6a                      	RCALL	RTC_OFF
0002d3 0000                      	NOP
0002d4 df65                      	RCALL	RTC_ON
0002d5 e82a                      	LDI		r18, 0x8A ;CMD Set Day week (1:Dom. | 2:Seg. | ... |7:Sab.)
0002d6 df6f                      	RCALL	SPI_TRANSFER
0002d7 2f2a                      	MOV		r18, r26 ;Set DIA. alarme 1
0002d8 6420                      	ORI		r18, 0x40 ;Set DY/DT~ para Dia da semana
0002d9 df6c                      	RCALL	SPI_TRANSFER
0002da df62                      	RCALL	RTC_OFF
0002db 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_SET_D_A2: ;Set Dia da semana do alarme 2
0002dc df66                      	RCALL	SPI_MODE_1
0002dd df5f                      	RCALL	RTC_OFF
0002de 0000                      	NOP
0002df df5a                      	RCALL	RTC_ON
0002e0 e82d                      	LDI		r18, 0x8D ;CMD Set Day week (1:Dom. | 2:Seg. | ... |7:Sab.)
0002e1 df64                      	RCALL	SPI_TRANSFER
0002e2 2f2a                      	MOV		r18, r26 ;Set DIA. alarme 2
0002e3 6420                      	ORI		r18, 0x40 ;Set DY/DT~ para Dia da semana
0002e4 df61                      	RCALL	SPI_TRANSFER
0002e5 df57                      	RCALL	RTC_OFF
0002e6 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_GET_M:
0002e7 df5b                      	RCALL	SPI_MODE_1
0002e8 df54                      	RCALL	RTC_OFF
0002e9 0000                      	NOP
0002ea df4f                      	RCALL	RTC_ON
0002eb e021                      	LDI		r18, 0x01 ;CMD Set minutes
0002ec df59                      	RCALL	SPI_TRANSFER
0002ed ef2f                      	LDI		r18, 0xFF ;DUMMY BYTE - RESPONSE MINUTO.
0002ee df57                      	RCALL	SPI_TRANSFER
0002ef b58e                      	IN		r24, SPDR ;GET MINUTO
0002f0 df4c                      	RCALL	RTC_OFF
0002f1 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_GET_H:
0002f2 df50                      	RCALL	SPI_MODE_1
0002f3 df49                      	RCALL	RTC_OFF
0002f4 0000                      	NOP
0002f5 df44                      	RCALL	RTC_ON
0002f6 e022                      	LDI		r18, 0x02 ;CMD Set minutes
0002f7 df4e                      	RCALL	SPI_TRANSFER
0002f8 ef2f                      	LDI		r18, 0xFF ;DUMMY BYTE - RESPONSE MINUTO.
0002f9 df4c                      	RCALL	SPI_TRANSFER
0002fa b59e                      	IN		r25, SPDR ;GET HORA
0002fb df41                      	RCALL	RTC_OFF
0002fc 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 RTC_GET_D:
0002fd df45                      	RCALL	SPI_MODE_1
0002fe df3e                      	RCALL	RTC_OFF
0002ff 0000                      	NOP
000300 df39                      	RCALL	RTC_ON
000301 e023                      	LDI		r18, 0x03 ;CMD Set minutes
000302 df43                      	RCALL	SPI_TRANSFER
000303 ef2f                      	LDI		r18, 0xFF ;DUMMY BYTE - RESPONSE MINUTO.
000304 df41                      	RCALL	SPI_TRANSFER
000305 b5ae                      	IN		r26, SPDR ;GET DIA
000306 df36                      	RCALL	RTC_OFF
000307 9508                      	RET
                                 ;------------------------------------
                                 
                                 ;************************************
                                 PRINT_DISPLAY:
000308 e800                      	LDI r16, 0x80
                                 
000309 dfdd                      	RCALL	RTC_GET_M ; r24 <= SPDR (Resposta do SPI)
00030a dfe7                      	RCALL	RTC_GET_H ; r25 <= SPDR (Resposta do SPI)
00030b df34                      	RCALL	SPI_MODE_0
00030c e074                      	LDI		r23, 0x04 ;exibir no display 4 as unidades dos minutos
00030d df29                      	RCALL	DISPLAY_OFF
00030e 0000                      	NOP
00030f df24                      	RCALL	DISPLAY_ON
000310 2f27                      	MOV		r18, r23
000311 df34                      	RCALL	SPI_TRANSFER
000312 2f28                      	MOV		r18, r24 ; r27 <= SPDR (Resposta do SPI) unidade
000313 0f20                      	ADD		R18, R16	; para exibir os dois pontos
000314 df31                      	RCALL	SPI_TRANSFER
000315 df21                      	RCALL	DISPLAY_OFF
                                 	
000316 9582                      	SWAP	r24 ;Trocar nibbles para exibir a dezena do minuto - Nibble mais significativo  ignorado
000317 e073                      	LDI		r23, 0x03 ;exibir no display 3 as dezenas dos minutos
000318 df1b                      	RCALL	DISPLAY_ON
000319 2f27                      	MOV		r18, r23
00031a df2b                      	RCALL	SPI_TRANSFER
00031b 2f28                      	MOV		r18, r24 ; r27 <= SPDR (Resposta do SPI) unidade
00031c 0f20                      	ADD		R18, R16	; para exibir os dois pontos
00031d df28                      	RCALL	SPI_TRANSFER
00031e df18                      	RCALL	DISPLAY_OFF
00031f 9582                      	SWAP	r24 ;Trocar nibbles para exibir a dezena do minuto - Nibble mais significativo  ignorado
                                 	
000320 e072                      	LDI		r23, 0x02 ;exibir no display 2
000321 df12                      	RCALL	DISPLAY_ON
000322 2f27                      	MOV		r18, r23
000323 df22                      	RCALL	SPI_TRANSFER
000324 2f29                      	MOV		r18, r25
000325 0f20                      	ADD		R18, R16	; para exibir os dois pontos
000326 df1f                      	RCALL	SPI_TRANSFER
000327 df0f                      	RCALL	DISPLAY_OFF
                                 	
000328 9592                      	SWAP	r25 ;Trocar nibbles para exibir a dezena da hora - Nibble mais significativo  ignorado
000329 e071                      	LDI		r23, 0x01 ;exibir no display 1
00032a df09                      	RCALL	DISPLAY_ON
00032b 2f27                      	MOV		r18, r23
00032c df19                      	RCALL	SPI_TRANSFER
00032d 2f29                      	MOV		r18, r25 ; r27 <= SPDR (Resposta do SPI) unidade
00032e 0f20                      	ADD		r18, r16	; para exibir os dois pontos
00032f df16                      	RCALL	SPI_TRANSFER
000330 df06                      	RCALL	DISPLAY_OFF
000331 9592                      	SWAP	r25 ;Trocar nibbles para exibir a dezena da hora - Nibble mais significativo  ignorado
000332 9508                      	RET
                                 ;------------------------------------
                                 ;************************************
                                 PRINT_BLANK:
000333 df0c                      rcall spi_mode_0
000334 deff                      rcall display_on
000335 e02c                      ldi r18, 0x0C
000336 df0f                      rcall spi_transfer
000337 e020                      ldi r18, 0x00
000338 df0d                      rcall spi_transfer
000339 defd                      rcall display_off
00033a 9508                      ret
                                 ;------------------------------------
                                 PRINT_MINUTO:
00033b df04                      	RCALL	SPI_MODE_0
00033c e074                      	LDI		r23, 0x04 ;exibir no display 4 as unidades dos minutos
00033d def9                      	RCALL	DISPLAY_OFF
00033e 0000                      	NOP
00033f def4                      	RCALL	DISPLAY_ON
000340 2f27                      	MOV		r18, r23
000341 df04                      	RCALL	SPI_TRANSFER
000342 2f28                      	MOV		r18, r24 ; unidade do minuto
000343 df02                      	RCALL	SPI_TRANSFER
000344 def2                      	RCALL	DISPLAY_OFF
                                 	
000345 9582                      	SWAP	r24 ;Trocar nibbles para exibir a dezena do minuto - Nibble mais significativo  ignorado
000346 e073                      	LDI		r23, 0x03 ;exibir no display 3 as dezenas dos minutos
000347 deec                      	RCALL	DISPLAY_ON
000348 2f27                      	MOV		r18, r23
000349 defc                      	RCALL	SPI_TRANSFER
00034a 2f28                      	MOV		r18, r24 ; dezena do minuto
00034b 0f20                      	ADD		R18, R16	; para exibir os dois pontos
00034c def9                      	RCALL	SPI_TRANSFER
00034d dee9                      	RCALL	DISPLAY_OFF
00034e 9582                      	SWAP	r24 ;Trocar nibbles para exibir a dezena do minuto - Nibble mais significativo  ignorado
                                 
                                 	;***Desligar display 1 e 2***
00034f dee7                      	RCALL	DISPLAY_OFF
000350 0000                      	NOP
000351 dee2                      	RCALL	DISPLAY_ON
000352 e022                      	LDI		r18, 0x02 ;exibir no display 2
000353 def2                      	RCALL	SPI_TRANSFER
000354 e72f                      	LDI		r18, 0x7F ;blank
000355 def0                      	RCALL	SPI_TRANSFER
                                 
000356 dee0                      	RCALL	DISPLAY_OFF
000357 0000                      	NOP
000358 dedb                      	RCALL	DISPLAY_ON
000359 e021                      	LDI		r18, 0x01 ;exibir no display 1
00035a deeb                      	RCALL	SPI_TRANSFER
00035b e72f                      	LDI		r18, 0x7F ;blank
00035c dee9                      	RCALL	SPI_TRANSFER
00035d ded9                      	RCALL	DISPLAY_OFF
                                 	;----------------------------
00035e 9508                      	RET
                                 ;------------------------------------
                                 
                                 PRINT_HORA:
00035f dee0                      	RCALL	SPI_MODE_0
000360 e072                      	LDI		r23, 0x02 ;exibir no display 2
000361 ded5                      	RCALL	DISPLAY_OFF
000362 0000                      	NOP
000363 ded0                      	RCALL	DISPLAY_ON
000364 2f27                      	MOV		r18, r23
000365 dee0                      	RCALL	SPI_TRANSFER
000366 2f29                      	MOV		r18, r25 ; unidade da hora
000367 dede                      	RCALL	SPI_TRANSFER
000368 dece                      	RCALL	DISPLAY_OFF
                                 	
000369 9592                      	SWAP	r25 ;Trocar nibbles para exibir a dezena da hora - Nibble mais significativo  ignorado
00036a e071                      	LDI		r23, 0x01 ;exibir no display 1
00036b dec8                      	RCALL	DISPLAY_ON
00036c 2f27                      	MOV		r18, r23
00036d ded8                      	RCALL	SPI_TRANSFER
00036e 2f29                      	MOV		r18, r25 ; dezena da hora
00036f ded6                      	RCALL	SPI_TRANSFER
000370 dec6                      	RCALL	DISPLAY_OFF
000371 9592                      	SWAP	r25 ;Trocar nibbles para exibir a dezena da hora - Nibble mais significativo  ignorado
                                 
                                 	;***Desligar display 3 e 4***
000372 dec4                      	RCALL	DISPLAY_OFF
000373 0000                      	NOP
000374 debf                      	RCALL	DISPLAY_ON
000375 e024                      	LDI		r18, 0x04 ;exibir no display 4
000376 decf                      	RCALL	SPI_TRANSFER
000377 e72f                      	LDI		r18, 0x7F ;blank
000378 decd                      	RCALL	SPI_TRANSFER
                                 
000379 debd                      	RCALL	DISPLAY_OFF
00037a 0000                      	NOP
00037b deb8                      	RCALL	DISPLAY_ON
00037c e023                      	LDI		r18, 0x03 ;exibir no display 3
00037d dec8                      	RCALL	SPI_TRANSFER
00037e e72f                      	LDI		r18, 0x7F ;blank
00037f dec6                      	RCALL	SPI_TRANSFER
000380 deb6                      	RCALL	DISPLAY_OFF
                                 	;----------------------------
000381 9508                      	RET


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  37 r17:  32 r18:  72 r19:   4 r20:   2 
r21:  24 r22:   2 r23:  16 r24:  31 r25:  31 r26:  23 r27:  18 r28:  14 
r29:  22 r30:   2 r31:   2 
Registers used: 16 out of 35 (45.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   9 adiw  :   0 and   :   0 
andi  :   8 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  38 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   3 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   8 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  40 cpse  :   1 dec   :   7 eor   :   7 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  12 inc   :   8 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  99 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  33 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  25 or    :   1 ori   :   3 out   :  26 pop   :   0 
push  :   0 rcall : 322 ret   :  75 reti  :   2 rjmp  :  67 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   6 sbic  :  32 sbis  :  12 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   6 
sub   :   0 subi  :   4 swap  :   8 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000704   1756      0   1756   32768   5.4%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
