[2025-09-16 21:16:16] START suite=cs trace=cassandra_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 5773752 heartbeat IPC: 1.732 cumulative IPC: 1.732 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 9606200 cumulative IPC: 2.082 (Simulation time: 00 hr 01 min 44 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 9606200 cumulative IPC: 2.082 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 9606201 heartbeat IPC: 2.609 cumulative IPC: 5 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 22450834 heartbeat IPC: 0.7785 cumulative IPC: 0.7785 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 34975946 heartbeat IPC: 0.7984 cumulative IPC: 0.7883 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 47781683 heartbeat IPC: 0.7809 cumulative IPC: 0.7858 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 60724019 heartbeat IPC: 0.7727 cumulative IPC: 0.7825 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 70000022 cycles: 74531131 heartbeat IPC: 0.7243 cumulative IPC: 0.7701 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 80000024 cycles: 88139179 heartbeat IPC: 0.7349 cumulative IPC: 0.764 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 90000025 cycles: 100673232 heartbeat IPC: 0.7978 cumulative IPC: 0.7687 (Simulation time: 00 hr 11 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000028 cycles: 114394953 heartbeat IPC: 0.7288 cumulative IPC: 0.7634 (Simulation time: 00 hr 12 min 56 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 128230318 heartbeat IPC: 0.7228 cumulative IPC: 0.7587 (Simulation time: 00 hr 14 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 131958858 cumulative IPC: 0.7578 (Simulation time: 00 hr 15 min 38 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 131958858 cumulative IPC: 0.7578 (Simulation time: 00 hr 15 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7578 instructions: 100000001 cycles: 131958858
CPU 0 Branch Prediction Accuracy: 98.49% MPKI: 0.0511 Average ROB Occupancy at Mispredict: 9.232e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00368
BRANCH_INDIRECT: 0.04569
BRANCH_CONDITIONAL: 0.00173
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6148557
LQ_STALL: 173951
SQ_STALL: 352241


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 140.94707
REPLAY_LOAD: 83.888
NON_REPLAY_LOAD: 33.057377

== Total ==
ADDR_TRANS: 2159732
REPLAY_LOAD: 2611853
NON_REPLAY_LOAD: 1376972

== Counts ==
ADDR_TRANS: 15323
REPLAY_LOAD: 31135
NON_REPLAY_LOAD: 41654

cpu0->cpu0_STLB TOTAL        ACCESS:     733274 HIT:     504705 MISS:     228569 MSHR_MERGE:         18
cpu0->cpu0_STLB LOAD         ACCESS:     733274 HIT:     504705 MISS:     228569 MSHR_MERGE:         18
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 230.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2306303 HIT:     948739 MISS:    1357564 MSHR_MERGE:          8
cpu0->cpu0_L2C LOAD         ACCESS:    1447008 HIT:     548425 MISS:     898583 MSHR_MERGE:          7
cpu0->cpu0_L2C RFO          ACCESS:     109635 HIT:      44424 MISS:      65211 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     295353 HIT:     294751 MISS:        602 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     454307 HIT:      61139 MISS:     393168 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 98.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3547318 HIT:    2728834 MISS:     818484 MSHR_MERGE:     255066
cpu0->cpu0_L1I LOAD         ACCESS:    3547318 HIT:    2728834 MISS:     818484 MSHR_MERGE:     255066
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 38.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13905826 HIT:   11227187 MISS:    2678639 MSHR_MERGE:    1231097
cpu0->cpu0_L1D LOAD         ACCESS:    9494441 HIT:    7716225 MISS:    1778216 MSHR_MERGE:     894623
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3882765 HIT:    3451688 MISS:     431077 MSHR_MERGE:     321435
cpu0->cpu0_L1D TRANSLATION  ACCESS:     528620 HIT:      59274 MISS:     469346 MSHR_MERGE:      15039
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2864590 HIT:    2677871 MISS:     186719 MSHR_MERGE:     102208
cpu0->cpu0_ITLB LOAD         ACCESS:    2864590 HIT:    2677871 MISS:     186719 MSHR_MERGE:     102208
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 47.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13140906 HIT:   12285660 MISS:     855246 MSHR_MERGE:     206483
cpu0->cpu0_DTLB LOAD         ACCESS:   13140906 HIT:   12285660 MISS:     855246 MSHR_MERGE:     206483
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 79.66 cycles
cpu0->LLC TOTAL        ACCESS:    1579764 HIT:     495347 MISS:    1084417 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     898576 HIT:     176464 MISS:     722112 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      65210 HIT:      27622 MISS:      37588 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     222810 HIT:     222430 MISS:        380 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     393168 HIT:      68831 MISS:     324337 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.33 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25169
  ROW_BUFFER_MISS:    1058820
  AVG DBUS CONGESTED CYCLE: 7.467
Channel 0 WQ ROW_BUFFER_HIT:      57864
  ROW_BUFFER_MISS:     127024
  FULL:          0
Channel 0 REFRESHES ISSUED:      10997

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       248601        88640        30404       108640
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1547        10063         8515        99705
  STLB miss resolved @ L2C                0         1553         7995        12538        83692
  STLB miss resolved @ LLC                0          944        11594        23382        44826
  STLB miss resolved @ MEM                0         1820        24620        29854       289634

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              24195         3691        75019        15961        11704
---------------------------------------------------------------
  STLB miss resolved @ L1D              130          108          780         3521         3530
  STLB miss resolved @ L2C              181          133         1175         2509         1736
  STLB miss resolved @ LLC              438          155         1741        10278         3262
  STLB miss resolved @ MEM              262          150         1564         8658        15609
[2025-09-16 21:31:54] END   suite=cs trace=cassandra_phase0_core1 (rc=0)
