Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 10:15:35 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_top_control_sets_placed.rpt
| Design       : lab4_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   178 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              36 |           22 |
| No           | Yes                   | No                     |              40 |           17 |
| Yes          | No                    | No                     |              96 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------+---------------------------+------------------+----------------+--------------+
|        Clock Signal        |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------+---------------------------+------------------+----------------+--------------+
|  LFSR/q_reg[3]_LDC_i_1_n_0 |                        | LFSR/q_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[0]_LDC_i_1_n_0 |                        | LFSR/q_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[5]_LDC_i_1_n_0 |                        | LFSR/q_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[7]_LDC_i_1_n_0 |                        | LFSR/q_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[2]_LDC_i_1_n_0 |                        | LFSR/q_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[4]_LDC_i_1_n_0 |                        | LFSR/q_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[1]_LDC_i_1_n_0 |                        | LFSR/q_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  LFSR/q_reg[6]_LDC_i_1_n_0 |                        | LFSR/q_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                 |                        | LFSR/q_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                        |                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG             |                        | rst_IBUF                  |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG             |                        | CDIV/count0[31]_i_1_n_0   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             | CDIV/count1[0]_i_1_n_0 |                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | CDIV/count2[0]_i_1_n_0 |                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | CDIV/count30           |                           |                8 |             32 |         4.00 |
+----------------------------+------------------------+---------------------------+------------------+----------------+--------------+


