{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728234275604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728234275605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  6 22:04:35 2024 " "Processing started: Sun Oct  6 22:04:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728234275605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234275605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU4b -c ALU4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU4b -c ALU4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234275605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728234276170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728234276170 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../preLab3/and_4.vhd " "Can't analyze file -- file ../preLab3/and_4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1728234326861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4-df " "Found design unit 1: and_4-df" {  } { { "and_4.vhd" "" { Text "E:/Altera_Training/Lab03/and_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328292 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_4 " "Found entity 1: and_4" {  } { { "and_4.vhd" "" { Text "E:/Altera_Training/Lab03/and_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-df " "Found design unit 1: or_4-df" {  } { { "or_4.vhd" "" { Text "E:/Altera_Training/Lab03/or_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328294 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.vhd" "" { Text "E:/Altera_Training/Lab03/or_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_4-df " "Found design unit 1: xor_4-df" {  } { { "xor_4.vhd" "" { Text "E:/Altera_Training/Lab03/xor_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328296 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_4 " "Found entity 1: xor_4" {  } { { "xor_4.vhd" "" { Text "E:/Altera_Training/Lab03/xor_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_4-df " "Found design unit 1: not_4-df" {  } { { "not_4.vhd" "" { Text "E:/Altera_Training/Lab03/not_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328299 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_4 " "Found entity 1: not_4" {  } { { "not_4.vhd" "" { Text "E:/Altera_Training/Lab03/not_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-Behavioral " "Found design unit 1: HA-Behavioral" {  } { { "HA.vhd" "" { Text "E:/Altera_Training/Lab03/HA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328301 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "E:/Altera_Training/Lab03/HA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-Behavioral " "Found design unit 1: FA-Behavioral" {  } { { "FA.vhd" "" { Text "E:/Altera_Training/Lab03/FA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328303 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "E:/Altera_Training/Lab03/FA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HS-Behavioral " "Found design unit 1: HS-Behavioral" {  } { { "HS.vhd" "" { Text "E:/Altera_Training/Lab03/HS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328305 ""} { "Info" "ISGN_ENTITY_NAME" "1 HS " "Found entity 1: HS" {  } { { "HS.vhd" "" { Text "E:/Altera_Training/Lab03/HS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FS-Behavioral " "Found design unit 1: FS-Behavioral" {  } { { "FS.vhd" "" { Text "E:/Altera_Training/Lab03/FS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328307 ""} { "Info" "ISGN_ENTITY_NAME" "1 FS " "Found entity 1: FS" {  } { { "FS.vhd" "" { Text "E:/Altera_Training/Lab03/FS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4b-struct " "Found design unit 1: add4b-struct" {  } { { "add4b.vhd" "" { Text "E:/Altera_Training/Lab03/add4b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328309 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4b " "Found entity 1: add4b" {  } { { "add4b.vhd" "" { Text "E:/Altera_Training/Lab03/add4b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub4b-struct " "Found design unit 1: sub4b-struct" {  } { { "sub4b.vhd" "" { Text "E:/Altera_Training/Lab03/sub4b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328312 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub4b " "Found entity 1: sub4b" {  } { { "sub4b.vhd" "" { Text "E:/Altera_Training/Lab03/sub4b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "E:/Altera_Training/Lab03/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4b-struct " "Found design unit 1: ALU4b-struct" {  } { { "ALU4b.vhd" "" { Text "E:/Altera_Training/Lab03/ALU4b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328316 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4b " "Found entity 1: ALU4b" {  } { { "ALU4b.vhd" "" { Text "E:/Altera_Training/Lab03/ALU4b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728234328316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234328316 ""}
{ "Error" "EVRFX_VHDL_2041_UNCONVERTED" "c add4b.vhd(37) " "VHDL error at add4b.vhd(37): c is not a subprogram, a type, or an array object" {  } { { "add4b.vhd" "" { Text "E:/Altera_Training/Lab03/add4b.vhd" 37 0 0 } }  } 0 10803 "VHDL error at %2!s!: %1!s! is not a subprogram, a type, or an array object" 0 0 "Analysis & Synthesis" 0 -1 1728234328318 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out cout add4b.vhd(37) " "VHDL error at add4b.vhd(37): cannot associate formal port \"cout\" of mode \"out\" with an expression" {  } { { "add4b.vhd" "" { Text "E:/Altera_Training/Lab03/add4b.vhd" 37 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1728234328318 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728234329400 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct  6 22:05:29 2024 " "Processing ended: Sun Oct  6 22:05:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728234329400 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728234329400 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728234329400 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234329400 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728234330161 ""}
