# Chapter 3 â€” Notes

This chapter verifies that the FSM RTL is **hardware-realistic**
through simulation and a concept-level ASIC flow.

- All code under `code/` is **educational sample code**
- Replace RTL with your Chapter 2 FSM if needed
- Focus is on *verification thinking*, not tool mastery
