// Seed: 132529962
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  wire id_3 = id_1;
  assign id_3 = 1'b0;
  wire id_4;
  wire id_5 = id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  tri1 id_9 = id_0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    input wire id_13
    , id_16,
    input wire id_14
);
  wire id_17;
  module_0(
      id_6, id_11
  );
endmodule
