// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/16/2022 12:33:42"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module p3_main (
	SW,
	KEY,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[7:0] LEDG;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;

// Design Ports Information
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("p3_v_fast.sdo");
// synopsys translate_on

wire \c1|cacheVia1[2][0]~regout ;
wire \c1|cacheVia1[2][0]~5_combout ;
wire \c1|Add0~3_combout ;
wire \c1|Add0~15_combout ;
wire \c1|Add0~30_combout ;
wire \c1|Add0~90_combout ;
wire \c1|cacheVia1[1][4]~regout ;
wire \c1|Equal1~0_combout ;
wire \c1|Equal1~6_combout ;
wire \c1|blocoVia1~0_combout ;
wire \c1|cacheVia0[2][6]~regout ;
wire \c1|cacheVia0[1][0]~regout ;
wire \c1|cacheVia0~43_combout ;
wire \c1|blocoVia0~2_combout ;
wire \c1|cacheVia0[1][2]~regout ;
wire \c1|cacheVia0[0][2]~regout ;
wire \c1|blocoVia0~6_combout ;
wire \c1|blocoVia0~8_combout ;
wire \c1|cacheVia0~48_combout ;
wire \c1|blocoVia0~9_combout ;
wire \c1|blocoVia1[7]~16_combout ;
wire \c1|cacheVia0~52_combout ;
wire \c1|Add0~5_combout ;
wire \c1|Add0~17_combout ;
wire \c1|Add0~32_combout ;
wire \c1|Add0~92_combout ;
wire \c1|cacheVia0[1][2]~58_combout ;
wire \c1|cacheVia0[0][2]~59_combout ;
wire \c1|cacheVia0[1][7]~63_combout ;
wire \c1|addrCacheOut~2_combout ;
wire \c1|cacheVia0~73_combout ;
wire \c1|cacheVia0~79_combout ;
wire \c1|cacheVia0~80_combout ;
wire \c1|Mux38~1_combout ;
wire \c1|Mux38~2_combout ;
wire \c1|blocoVia0[5]~feeder_combout ;
wire \c1|cacheVia0[2][6]~feeder_combout ;
wire \c1|cacheVia1[1][4]~feeder_combout ;
wire \c1|cacheVia1[2][5]~30_combout ;
wire \c1|cacheVia1[2][5]~regout ;
wire \c1|cacheVia1[3][5]~regout ;
wire \c1|cacheVia1[0][5]~32_combout ;
wire \c1|cacheVia1[0][5]~regout ;
wire \c1|cacheVia1[1][5]~31_combout ;
wire \c1|cacheVia1[1][5]~regout ;
wire \c1|Mux11~0_combout ;
wire \c1|Mux11~1_combout ;
wire \c1|cacheVia1[3][4]~regout ;
wire \c1|cacheVia1[0][4]~regout ;
wire \c1|cacheVia1[2][4]~feeder_combout ;
wire \c1|cacheVia1[2][4]~regout ;
wire \c1|Mux12~0_combout ;
wire \c1|Mux12~1_combout ;
wire \c1|always0~0_combout ;
wire \c1|always0~1_combout ;
wire \c1|cacheVia0~70_combout ;
wire \c1|cacheVia0~71_combout ;
wire \c1|cacheVia0[3][6]~86_combout ;
wire \c1|cacheVia1~54_combout ;
wire \c1|cacheVia1~40_combout ;
wire \c1|blocoVia1[7]~18_combout ;
wire \c1|cacheVia1~42_combout ;
wire \c1|cacheVia1[1][6]~regout ;
wire \c1|cacheVia1[3][6]~regout ;
wire \c1|Decoder0~1_combout ;
wire \c1|cacheVia1~43_combout ;
wire \c1|cacheVia1[0][6]~regout ;
wire \c1|cacheVia1[2][6]~feeder_combout ;
wire \c1|Decoder0~0_combout ;
wire \c1|cacheVia1~41_combout ;
wire \c1|cacheVia1[2][6]~regout ;
wire \c1|Mux16~0_combout ;
wire \c1|Mux16~1_combout ;
wire \c1|Decoder0~3_combout ;
wire \c1|cacheVia1~44_combout ;
wire \c1|cacheVia0[3][6]~regout ;
wire \c1|cacheVia0[0][6]~regout ;
wire \c1|cacheVia0[1][6]~feeder_combout ;
wire \c1|cacheVia0[1][6]~regout ;
wire \c1|Mux14~0_combout ;
wire \c1|Mux14~1_combout ;
wire \c1|via~0_combout ;
wire \c1|via~1_combout ;
wire \c1|via~regout ;
wire \c1|cacheVia0[3][4]~feeder_combout ;
wire \c1|cacheVia0[3][5]~38_combout ;
wire \c1|cacheVia0[3][4]~regout ;
wire \c1|cacheVia0[2][5]~36_combout ;
wire \c1|cacheVia0[2][4]~regout ;
wire \c1|cacheVia0[0][5]~37_combout ;
wire \c1|cacheVia0[0][4]~regout ;
wire \c1|cacheVia0[1][5]~35_combout ;
wire \c1|cacheVia0[1][4]~regout ;
wire \c1|Mux8~0_combout ;
wire \c1|Mux8~1_combout ;
wire \c1|cacheVia0[3][5]~feeder_combout ;
wire \c1|cacheVia0[3][5]~regout ;
wire \c1|cacheVia0[1][5]~regout ;
wire \c1|cacheVia0[0][5]~85_combout ;
wire \c1|cacheVia0[0][5]~regout ;
wire \c1|cacheVia0[2][5]~regout ;
wire \c1|Mux7~0_combout ;
wire \c1|Mux7~1_combout ;
wire \c1|always0~2_combout ;
wire \c1|cacheVia0[1][3]~regout ;
wire \c1|cacheVia0[3][3]~regout ;
wire \c1|cacheVia0[0][3]~regout ;
wire \c1|cacheVia0[2][3]~feeder_combout ;
wire \c1|cacheVia0[2][3]~regout ;
wire \c1|Mux9~0_combout ;
wire \c1|Mux9~1_combout ;
wire \c1|always0~4_combout ;
wire \c1|cacheVia0[2][8]~39_combout ;
wire \c1|cacheVia0[2][8]~69_combout ;
wire \c1|cacheVia0[0][8]~42_combout ;
wire \c1|cacheVia0[0][8]~regout ;
wire \c1|cacheVia0[2][8]~41_combout ;
wire \c1|cacheVia0[2][8]~regout ;
wire \c1|Mux6~0_combout ;
wire \c1|always0~3_combout ;
wire \c1|cacheWriteBackMem~2_combout ;
wire \c1|cacheWriteBackMem~regout ;
wire \c1|Add0~0_combout ;
wire \c1|Add0~2_combout ;
wire \c1|Add0~24_combout ;
wire \c1|Add0~26_combout ;
wire \c1|Equal1~2_combout ;
wire \c1|Add0~42_combout ;
wire \c1|Add0~44_combout ;
wire \c1|Equal1~3_combout ;
wire \c1|Equal1~1_combout ;
wire \c1|Equal1~4_combout ;
wire \c1|readMemDone[0]~0_combout ;
wire \c1|Add0~1 ;
wire \c1|Add0~4 ;
wire \c1|Add0~6_combout ;
wire \c1|Add0~8_combout ;
wire \c1|Add0~7 ;
wire \c1|Add0~9_combout ;
wire \c1|Add0~11_combout ;
wire \c1|Add0~10 ;
wire \c1|Add0~12_combout ;
wire \c1|Add0~14_combout ;
wire \c1|Add0~13 ;
wire \c1|Add0~16 ;
wire \c1|Add0~18_combout ;
wire \c1|Add0~20_combout ;
wire \c1|Add0~19 ;
wire \c1|Add0~21_combout ;
wire \c1|Add0~23_combout ;
wire \c1|Add0~22 ;
wire \c1|Add0~25 ;
wire \c1|Add0~27_combout ;
wire \c1|Add0~29_combout ;
wire \c1|Add0~28 ;
wire \c1|Add0~31 ;
wire \c1|Add0~33_combout ;
wire \c1|Add0~35_combout ;
wire \c1|Add0~34 ;
wire \c1|Add0~36_combout ;
wire \c1|Add0~38_combout ;
wire \c1|Add0~37 ;
wire \c1|Add0~39_combout ;
wire \c1|Add0~41_combout ;
wire \c1|Add0~40 ;
wire \c1|Add0~43 ;
wire \c1|Add0~45_combout ;
wire \c1|Add0~47_combout ;
wire \c1|Add0~46 ;
wire \c1|Add0~48_combout ;
wire \c1|Add0~50_combout ;
wire \c1|Add0~49 ;
wire \c1|Add0~51_combout ;
wire \c1|Add0~53_combout ;
wire \c1|Add0~52 ;
wire \c1|Add0~55 ;
wire \c1|Add0~57_combout ;
wire \c1|Add0~59_combout ;
wire \c1|Add0~58 ;
wire \c1|Add0~60_combout ;
wire \c1|Add0~62_combout ;
wire \c1|Add0~61 ;
wire \c1|Add0~63_combout ;
wire \c1|Add0~65_combout ;
wire \c1|Add0~64 ;
wire \c1|Add0~66_combout ;
wire \c1|Add0~68_combout ;
wire \c1|Add0~67 ;
wire \c1|Add0~69_combout ;
wire \c1|Add0~71_combout ;
wire \c1|Add0~70 ;
wire \c1|Add0~72_combout ;
wire \c1|Add0~74_combout ;
wire \c1|Add0~73 ;
wire \c1|Add0~75_combout ;
wire \c1|Add0~77_combout ;
wire \c1|Add0~76 ;
wire \c1|Add0~78_combout ;
wire \c1|Add0~80_combout ;
wire \c1|Equal1~7_combout ;
wire \c1|Add0~79 ;
wire \c1|Add0~81_combout ;
wire \c1|Add0~83_combout ;
wire \c1|Add0~82 ;
wire \c1|Add0~84_combout ;
wire \c1|Add0~86_combout ;
wire \c1|Add0~85 ;
wire \c1|Add0~88 ;
wire \c1|Add0~91 ;
wire \c1|Add0~93_combout ;
wire \c1|Add0~95_combout ;
wire \c1|Add0~87_combout ;
wire \c1|Add0~89_combout ;
wire \c1|Equal1~8_combout ;
wire \c1|Add0~54_combout ;
wire \c1|Add0~56_combout ;
wire \c1|Equal1~5_combout ;
wire \c1|Equal1~9_combout ;
wire \c1|atualiza~0_combout ;
wire \c1|atualiza~1_combout ;
wire \c1|cacheVia1[3][5]~33_combout ;
wire \c1|cacheVia1[3][3]~regout ;
wire \c1|cacheVia1[2][3]~regout ;
wire \c1|cacheVia1[0][3]~regout ;
wire \c1|cacheVia1[1][3]~regout ;
wire \c1|Mux13~0_combout ;
wire \c1|Mux13~1_combout ;
wire \c1|cacheWriteBackMem~3_combout ;
wire \c1|hit~regout ;
wire \H1|saida[5]~feeder_combout ;
wire \H1|saida[4]~feeder_combout ;
wire \H1|saida[3]~feeder_combout ;
wire \H1|saida[0]~feeder_combout ;
wire \c1|cacheVia0~45_combout ;
wire \c1|cacheVia1[0][0]~6_combout ;
wire \c1|always0~5_combout ;
wire \c1|cacheVia1[2][1]~35_combout ;
wire \c1|cacheVia1[0][0]~38_combout ;
wire \c1|cacheVia1[0][0]~regout ;
wire \c1|Decoder0~2_combout ;
wire \c1|cacheVia1[1][0]~4_combout ;
wire \c1|cacheVia1[1][0]~feeder_combout ;
wire \c1|cacheVia1[1][0]~37_combout ;
wire \c1|cacheVia1[1][0]~regout ;
wire \c1|Mux37~0_combout ;
wire \c1|cacheVia1[3][0]~7_combout ;
wire \c1|cacheVia1[3][0]~feeder_combout ;
wire \c1|cacheVia0~40_combout ;
wire \c1|cacheVia1[3][0]~39_combout ;
wire \c1|cacheVia1[3][0]~regout ;
wire \c1|Mux37~1_combout ;
wire \c1|dataCacheParaMem~1_combout ;
wire \c1|blocoVia0[0]~5_combout ;
wire \c1|cacheVia0[3][7]~67_combout ;
wire \c1|cacheVia0[3][7]~68_combout ;
wire \c1|cacheVia0[3][7]~regout ;
wire \c1|cacheVia0[1][7]~64_combout ;
wire \c1|cacheVia0[1][7]~regout ;
wire \c1|cacheVia0[0][7]~65_combout ;
wire \c1|cacheVia0[0][7]~66_combout ;
wire \c1|cacheVia0[0][7]~regout ;
wire \c1|Mux28~0_combout ;
wire \c1|cacheVia0[2][7]~61_combout ;
wire \c1|cacheVia0[2][7]~62_combout ;
wire \c1|cacheVia0[2][7]~regout ;
wire \c1|Mux28~1_combout ;
wire \c1|always0~6_combout ;
wire \c1|blocoVia1[0]~3_combout ;
wire \c1|dataCacheParaMem[0]~0_combout ;
wire \c1|dataCacheParaMem[0]~2_combout ;
wire \c1|addrCacheOut~3_combout ;
wire \c1|blocoVia1[6]~4_combout ;
wire \c1|cacheVia1[1][7]~55_combout ;
wire \c1|cacheVia1[1][7]~45_combout ;
wire \c1|cacheVia1[1][7]~46_combout ;
wire \c1|cacheVia1[1][7]~regout ;
wire \c1|cacheVia1[0][7]~48_combout ;
wire \c1|cacheVia1[0][7]~regout ;
wire \c1|cacheVia1[2][7]~47_combout ;
wire \c1|cacheVia1[2][7]~regout ;
wire \c1|Mux34~0_combout ;
wire \c1|cacheVia1[3][7]~49_combout ;
wire \c1|cacheVia1[3][7]~regout ;
wire \c1|Mux34~1_combout ;
wire \c1|addrCacheOut[2]~4_combout ;
wire \c1|addrCacheOut[2]~10_combout ;
wire \c1|addrCacheOut[2]~5_combout ;
wire \c1|addrCacheOut~6_combout ;
wire \c1|addrCacheOut~7_combout ;
wire \c1|addrCacheOut~8_combout ;
wire \c1|addrCacheOut~9_combout ;
wire \c1|cacheVia0[2][2]~2_combout ;
wire \c1|cacheVia0[2][2]~feeder_combout ;
wire \c1|cacheVia0[2][2]~72_combout ;
wire \c1|cacheVia0[2][2]~regout ;
wire \c1|Mux29~0_combout ;
wire \c1|cacheVia0~81_combout ;
wire \c1|cacheVia0~57_combout ;
wire \c1|cacheVia0[3][2]~60_combout ;
wire \c1|cacheVia0[3][2]~regout ;
wire \c1|Mux29~1_combout ;
wire \c1|cacheVia1[3][2]~feeder_combout ;
wire \c1|cacheVia1[3][2]~regout ;
wire \c1|cacheVia1[0][2]~10_combout ;
wire \c1|cacheVia1[0][2]~feeder_combout ;
wire \c1|cacheVia1[0][2]~regout ;
wire \c1|cacheVia1[2][2]~8_combout ;
wire \c1|cacheVia1[2][2]~feeder_combout ;
wire \c1|cacheVia1[2][0]~36_combout ;
wire \c1|cacheVia1[2][2]~regout ;
wire \c1|Mux35~0_combout ;
wire \c1|Mux35~1_combout ;
wire \c1|dataCacheParaMem~3_combout ;
wire \c1|cacheVia0~84_combout ;
wire \c1|cacheVia0[3][1]~78_combout ;
wire \c1|cacheVia0[3][1]~regout ;
wire \c1|cacheVia0~46_combout ;
wire \c1|cacheVia0~82_combout ;
wire \c1|cacheVia0[1][0]~74_combout ;
wire \c1|cacheVia0[1][1]~regout ;
wire \c1|cacheVia0[2][1]~0_combout ;
wire \c1|cacheVia0[2][1]~feeder_combout ;
wire \c1|cacheVia0[2][1]~regout ;
wire \c1|cacheVia0~47_combout ;
wire \c1|cacheVia0~83_combout ;
wire \c1|cacheVia0[0][0]~76_combout ;
wire \c1|cacheVia0[0][1]~regout ;
wire \c1|Mux30~0_combout ;
wire \c1|Mux30~1_combout ;
wire \c1|cacheVia1[2][1]~0_combout ;
wire \c1|cacheVia1[2][1]~regout ;
wire \c1|cacheVia1[0][1]~2_combout ;
wire \c1|cacheVia1[0][1]~regout ;
wire \c1|Mux36~0_combout ;
wire \c1|cacheVia1[3][1]~3_combout ;
wire \c1|cacheVia1[3][1]~feeder_combout ;
wire \c1|cacheVia1[3][1]~regout ;
wire \c1|cacheVia1[1][1]~1_combout ;
wire \c1|cacheVia1[1][1]~regout ;
wire \c1|Mux36~1_combout ;
wire \c1|dataCacheParaMem~4_combout ;
wire \c1|cacheVia0~77_combout ;
wire \c1|cacheVia0[3][0]~regout ;
wire \c1|cacheVia0[2][0]~1_combout ;
wire \c1|cacheVia0[2][0]~feeder_combout ;
wire \c1|cacheVia0[2][0]~regout ;
wire \c1|cacheVia0~44_combout ;
wire \c1|cacheVia0~75_combout ;
wire \c1|cacheVia0[0][0]~regout ;
wire \c1|Mux31~0_combout ;
wire \c1|Mux31~1_combout ;
wire \c1|blocoVia0~3_combout ;
wire \c1|blocoVia0~4_combout ;
wire \c1|blocoVia1~1_combout ;
wire \c1|blocoVia1~2_combout ;
wire \c1|blocoVia1[0]~5_combout ;
wire \cacheDataOutToDisplay~0_combout ;
wire \cacheDataOutToDisplay[0]~feeder_combout ;
wire \c1|blocoVia0~7_combout ;
wire \c1|cacheVia1[3][2]~11_combout ;
wire \c1|cacheVia1[1][2]~feeder_combout ;
wire \c1|cacheVia1[1][2]~regout ;
wire \c1|cacheVia1[1][2]~9_combout ;
wire \c1|blocoVia1~6_combout ;
wire \c1|blocoVia1~7_combout ;
wire \c1|blocoVia1~8_combout ;
wire \cacheDataOutToDisplay~1_combout ;
wire \c1|blocoVia0~10_combout ;
wire \c1|blocoVia1~9_combout ;
wire \c1|blocoVia1~10_combout ;
wire \c1|blocoVia1~11_combout ;
wire \cacheDataOutToDisplay~2_combout ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|Decoder0~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire \c1|blocoVia1[5]~feeder_combout ;
wire \addressOutRoDisplay~1_combout ;
wire \c1|blocoVia1[3]~feeder_combout ;
wire \c1|blocoVia0[3]~feeder_combout ;
wire \addressOutRoDisplay~0_combout ;
wire \addressOutRoDisplay[0]~feeder_combout ;
wire \c1|blocoVia1[4]~feeder_combout ;
wire \addressOutRoDisplay~2_combout ;
wire \addressOutRoDisplay[1]~feeder_combout ;
wire \H4|WideOr6~0_combout ;
wire \H4|WideOr5~0_combout ;
wire \H4|WideOr4~0_combout ;
wire \H4|WideOr3~0_combout ;
wire \H4|Decoder0~0_combout ;
wire \H4|WideOr1~0_combout ;
wire \H4|saida[1]~feeder_combout ;
wire \H4|WideOr0~0_combout ;
wire \c1|blocoVia0[7]~11_combout ;
wire \c1|cacheVia0~53_combout ;
wire \c1|cacheVia0~56_combout ;
wire \c1|cacheVia0~55_combout ;
wire \c1|cacheVia0~54_combout ;
wire \c1|Mux15~2_combout ;
wire \c1|Mux15~3_combout ;
wire \c1|cacheVia0~49_combout ;
wire \c1|cacheVia0~51_combout ;
wire \c1|cacheVia0~50_combout ;
wire \c1|Mux15~0_combout ;
wire \c1|Mux15~1_combout ;
wire \c1|blocoVia0[7]~12_combout ;
wire \c1|blocoVia0[7]~13_combout ;
wire \c1|cacheVia1~50_combout ;
wire \c1|cacheVia1~51_combout ;
wire \c1|Mux38~0_combout ;
wire \c1|blocoVia1[7]~17_combout ;
wire \c1|cacheVia1~53_combout ;
wire \c1|cacheVia1~52_combout ;
wire \c1|blocoVia1~12_combout ;
wire \c1|blocoVia1[7]~20_combout ;
wire \c1|blocoVia1[7]~21_combout ;
wire \c1|cacheVia1[2][7]~34_combout ;
wire \c1|blocoVia1[7]~13_combout ;
wire \c1|blocoVia1[7]~14_combout ;
wire \c1|blocoVia1[7]~15_combout ;
wire \c1|blocoVia1[7]~19_combout ;
wire \dirtyToDisplay~0_combout ;
wire \dirtyToDisplay~feeder_combout ;
wire \dirtyToDisplay~regout ;
wire \H6|saida[5]~feeder_combout ;
wire \H6|saida[4]~feeder_combout ;
wire \H6|saida[0]~feeder_combout ;
wire \validToDisplay~0_combout ;
wire \validToDisplay~regout ;
wire \H7|saida[4]~feeder_combout ;
wire \H7|saida[3]~feeder_combout ;
wire \H7|saida[0]~feeder_combout ;
wire [0:6] \H3|saida ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [0:6] \H4|saida ;
wire [31:0] \c1|atualiza ;
wire [2:0] addressOutRoDisplay;
wire [8:0] \c1|blocoVia1 ;
wire [0:6] \H6|saida ;
wire [0:6] \H7|saida ;
wire [7:0] \R0|altsyncram_component|auto_generated|q_a ;
wire [8:0] \c1|blocoVia0 ;
wire [31:0] \c1|readMemDone ;
wire [4:0] \c1|addrCacheOut ;
wire [8:0] cacheDataOutToDisplay;
wire [0:6] \H1|saida ;
wire [7:0] \c1|dataCacheParaMem ;

wire [2:0] \R0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \R0|altsyncram_component|auto_generated|q_a [0] = \R0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \R0|altsyncram_component|auto_generated|q_a [1] = \R0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \R0|altsyncram_component|auto_generated|q_a [2] = \R0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

// Location: LCFF_X57_Y27_N5
cycloneii_lcell_ff \c1|cacheVia1[2][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[2][0]~5_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][0]~regout ));

// Location: LCCOMB_X57_Y27_N4
cycloneii_lcell_comb \c1|cacheVia1[2][0]~5 (
// Equation(s):
// \c1|cacheVia1[2][0]~5_combout  = (\c1|Decoder0~0_combout  & ((\SW~combout [0]))) # (!\c1|Decoder0~0_combout  & (\c1|cacheVia1[2][0]~regout ))

	.dataa(vcc),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\c1|cacheVia1[2][0]~regout ),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][0]~5 .lut_mask = 16'hFC30;
defparam \c1|cacheVia1[2][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneii_lcell_comb \c1|Add0~3 (
// Equation(s):
// \c1|Add0~3_combout  = (\c1|readMemDone [1] & (!\c1|Add0~1 )) # (!\c1|readMemDone [1] & ((\c1|Add0~1 ) # (GND)))
// \c1|Add0~4  = CARRY((!\c1|Add0~1 ) # (!\c1|readMemDone [1]))

	.dataa(\c1|readMemDone [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~1 ),
	.combout(\c1|Add0~3_combout ),
	.cout(\c1|Add0~4 ));
// synopsys translate_off
defparam \c1|Add0~3 .lut_mask = 16'h5A5F;
defparam \c1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneii_lcell_comb \c1|Add0~15 (
// Equation(s):
// \c1|Add0~15_combout  = (\c1|readMemDone [5] & (!\c1|Add0~13 )) # (!\c1|readMemDone [5] & ((\c1|Add0~13 ) # (GND)))
// \c1|Add0~16  = CARRY((!\c1|Add0~13 ) # (!\c1|readMemDone [5]))

	.dataa(\c1|readMemDone [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~13 ),
	.combout(\c1|Add0~15_combout ),
	.cout(\c1|Add0~16 ));
// synopsys translate_off
defparam \c1|Add0~15 .lut_mask = 16'h5A5F;
defparam \c1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneii_lcell_comb \c1|Add0~30 (
// Equation(s):
// \c1|Add0~30_combout  = (\c1|readMemDone [10] & (\c1|Add0~28  $ (GND))) # (!\c1|readMemDone [10] & (!\c1|Add0~28  & VCC))
// \c1|Add0~31  = CARRY((\c1|readMemDone [10] & !\c1|Add0~28 ))

	.dataa(\c1|readMemDone [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~28 ),
	.combout(\c1|Add0~30_combout ),
	.cout(\c1|Add0~31 ));
// synopsys translate_off
defparam \c1|Add0~30 .lut_mask = 16'hA50A;
defparam \c1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneii_lcell_comb \c1|Add0~90 (
// Equation(s):
// \c1|Add0~90_combout  = (\c1|readMemDone [30] & (\c1|Add0~88  $ (GND))) # (!\c1|readMemDone [30] & (!\c1|Add0~88  & VCC))
// \c1|Add0~91  = CARRY((\c1|readMemDone [30] & !\c1|Add0~88 ))

	.dataa(\c1|readMemDone [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~88 ),
	.combout(\c1|Add0~90_combout ),
	.cout(\c1|Add0~91 ));
// synopsys translate_off
defparam \c1|Add0~90 .lut_mask = 16'hA50A;
defparam \c1|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y25_N5
cycloneii_lcell_ff \c1|cacheVia1[1][4] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia1[1][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][4]~regout ));

// Location: LCFF_X56_Y27_N5
cycloneii_lcell_ff \c1|blocoVia0[5] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia0[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [5]));

// Location: LCFF_X62_Y29_N15
cycloneii_lcell_ff \c1|readMemDone[1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [1]));

// Location: LCCOMB_X62_Y29_N24
cycloneii_lcell_comb \c1|Equal1~0 (
// Equation(s):
// \c1|Equal1~0_combout  = (\c1|readMemDone [2] & (\c1|readMemDone [0] & (\c1|readMemDone [1] & !\c1|readMemDone [3])))

	.dataa(\c1|readMemDone [2]),
	.datab(\c1|readMemDone [0]),
	.datac(\c1|readMemDone [1]),
	.datad(\c1|readMemDone [3]),
	.cin(gnd),
	.combout(\c1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~0 .lut_mask = 16'h0080;
defparam \c1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N11
cycloneii_lcell_ff \c1|readMemDone[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|Add0~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [5]));

// Location: LCFF_X64_Y29_N17
cycloneii_lcell_ff \c1|readMemDone[10] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [10]));

// Location: LCCOMB_X64_Y28_N12
cycloneii_lcell_comb \c1|Equal1~6 (
// Equation(s):
// \c1|Equal1~6_combout  = (!\c1|readMemDone [23] & (!\c1|readMemDone [21] & (!\c1|readMemDone [22] & !\c1|readMemDone [20])))

	.dataa(\c1|readMemDone [23]),
	.datab(\c1|readMemDone [21]),
	.datac(\c1|readMemDone [22]),
	.datad(\c1|readMemDone [20]),
	.cin(gnd),
	.combout(\c1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~6 .lut_mask = 16'h0001;
defparam \c1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N5
cycloneii_lcell_ff \c1|readMemDone[30] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [30]));

// Location: LCCOMB_X56_Y25_N10
cycloneii_lcell_comb \c1|blocoVia1~0 (
// Equation(s):
// \c1|blocoVia1~0_combout  = (\SW~combout [11] & (((\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12] & ((\c1|cacheVia1[2][0]~5_combout ))) # (!\SW~combout [12] & (\c1|cacheVia1[0][0]~6_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1[0][0]~6_combout ),
	.datac(\SW~combout [12]),
	.datad(\c1|cacheVia1[2][0]~5_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~0 .lut_mask = 16'hF4A4;
defparam \c1|blocoVia1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N17
cycloneii_lcell_ff \c1|cacheVia0[2][6] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][6]~regout ));

// Location: LCFF_X59_Y27_N15
cycloneii_lcell_ff \c1|cacheVia0[1][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[1][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][0]~regout ));

// Location: LCCOMB_X55_Y27_N10
cycloneii_lcell_comb \c1|cacheVia0~43 (
// Equation(s):
// \c1|cacheVia0~43_combout  = (\SW~combout [12] & (((!\c1|cacheVia0[1][0]~regout )))) # (!\SW~combout [12] & ((\SW~combout [11] & (\SW~combout [0])) # (!\SW~combout [11] & ((!\c1|cacheVia0[1][0]~regout )))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia0[1][0]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~43_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~43 .lut_mask = 16'h20EF;
defparam \c1|cacheVia0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneii_lcell_comb \c1|blocoVia0~2 (
// Equation(s):
// \c1|blocoVia0~2_combout  = (\SW~combout [12] & (((\SW~combout [11])))) # (!\SW~combout [12] & ((\SW~combout [11] & ((\c1|cacheVia0~43_combout ))) # (!\SW~combout [11] & (\c1|cacheVia0~44_combout ))))

	.dataa(\c1|cacheVia0~44_combout ),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia0~43_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~2 .lut_mask = 16'hF2C2;
defparam \c1|blocoVia0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N3
cycloneii_lcell_ff \c1|cacheVia0[1][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[1][2]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][2]~regout ));

// Location: LCFF_X54_Y27_N13
cycloneii_lcell_ff \c1|cacheVia0[0][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[0][2]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][2]~regout ));

// Location: LCCOMB_X55_Y27_N0
cycloneii_lcell_comb \c1|blocoVia0~6 (
// Equation(s):
// \c1|blocoVia0~6_combout  = (\SW~combout [11] & (((\SW~combout [2])))) # (!\SW~combout [11] & ((\SW~combout [12] & (\c1|cacheVia0[2][2]~2_combout )) # (!\SW~combout [12] & ((\SW~combout [2])))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0[2][2]~2_combout ),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\c1|blocoVia0~6_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~6 .lut_mask = 16'hE4F0;
defparam \c1|blocoVia0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneii_lcell_comb \c1|blocoVia0~8 (
// Equation(s):
// \c1|blocoVia0~8_combout  = (\SW~combout [12] & (((\SW~combout [11])))) # (!\SW~combout [12] & ((\SW~combout [11] & (\c1|cacheVia0~46_combout )) # (!\SW~combout [11] & ((\c1|cacheVia0~47_combout )))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia0~46_combout ),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia0~47_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0~8_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~8 .lut_mask = 16'hE5E0;
defparam \c1|blocoVia0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneii_lcell_comb \c1|cacheVia0~48 (
// Equation(s):
// \c1|cacheVia0~48_combout  = (\SW~combout [12] & ((\SW~combout [11] & ((\SW~combout [1]))) # (!\SW~combout [11] & (!\c1|cacheVia0[3][1]~regout )))) # (!\SW~combout [12] & (!\c1|cacheVia0[3][1]~regout ))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia0[3][1]~regout ),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia0~48_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~48 .lut_mask = 16'hB313;
defparam \c1|cacheVia0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneii_lcell_comb \c1|blocoVia0~9 (
// Equation(s):
// \c1|blocoVia0~9_combout  = (\SW~combout [12] & ((\c1|blocoVia0~8_combout  & ((\c1|cacheVia0~48_combout ))) # (!\c1|blocoVia0~8_combout  & (\c1|cacheVia0[2][1]~0_combout )))) # (!\SW~combout [12] & (((\c1|blocoVia0~8_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia0[2][1]~0_combout ),
	.datac(\c1|cacheVia0~48_combout ),
	.datad(\c1|blocoVia0~8_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0~9_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~9 .lut_mask = 16'hF588;
defparam \c1|blocoVia0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneii_lcell_comb \c1|blocoVia1[7]~16 (
// Equation(s):
// \c1|blocoVia1[7]~16_combout  = (!\c1|always0~1_combout  & (\c1|blocoVia1[6]~4_combout  & ((\SW~combout [17]) # (!\c1|Mux34~1_combout ))))

	.dataa(\c1|always0~1_combout ),
	.datab(\c1|Mux34~1_combout ),
	.datac(\SW~combout [17]),
	.datad(\c1|blocoVia1[6]~4_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~16 .lut_mask = 16'h5100;
defparam \c1|blocoVia1[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneii_lcell_comb \c1|cacheVia0~52 (
// Equation(s):
// \c1|cacheVia0~52_combout  = (\c1|cacheVia0[3][7]~regout  & (((!\c1|Mux28~1_combout ) # (!\c1|Mux6~0_combout )) # (!\c1|Decoder0~3_combout )))

	.dataa(\c1|Decoder0~3_combout ),
	.datab(\c1|cacheVia0[3][7]~regout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~52_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~52 .lut_mask = 16'h4CCC;
defparam \c1|cacheVia0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneii_lcell_comb \c1|Add0~5 (
// Equation(s):
// \c1|Add0~5_combout  = (\c1|atualiza [0] & (\c1|Add0~3_combout )) # (!\c1|atualiza [0] & (((!\c1|always0~1_combout ) # (!\c1|always0~3_combout ))))

	.dataa(\c1|Add0~3_combout ),
	.datab(\c1|atualiza [0]),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~1_combout ),
	.cin(gnd),
	.combout(\c1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~5 .lut_mask = 16'h8BBB;
defparam \c1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneii_lcell_comb \c1|Add0~17 (
// Equation(s):
// \c1|Add0~17_combout  = (\c1|Add0~15_combout  & \c1|atualiza [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|Add0~15_combout ),
	.datad(\c1|atualiza [0]),
	.cin(gnd),
	.combout(\c1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~17 .lut_mask = 16'hF000;
defparam \c1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N16
cycloneii_lcell_comb \c1|Add0~32 (
// Equation(s):
// \c1|Add0~32_combout  = (\c1|atualiza [0] & \c1|Add0~30_combout )

	.dataa(vcc),
	.datab(\c1|atualiza [0]),
	.datac(\c1|Add0~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~32 .lut_mask = 16'hC0C0;
defparam \c1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N4
cycloneii_lcell_comb \c1|Add0~92 (
// Equation(s):
// \c1|Add0~92_combout  = (\c1|atualiza [0] & \c1|Add0~90_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~90_combout ),
	.cin(gnd),
	.combout(\c1|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~92 .lut_mask = 16'hF000;
defparam \c1|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \c1|cacheVia0[1][2]~58 (
// Equation(s):
// \c1|cacheVia0[1][2]~58_combout  = (\c1|cacheVia0~79_combout  & ((\c1|cacheVia0~57_combout ))) # (!\c1|cacheVia0~79_combout  & (\c1|cacheVia0[1][2]~regout ))

	.dataa(vcc),
	.datab(\c1|cacheVia0~79_combout ),
	.datac(\c1|cacheVia0[1][2]~regout ),
	.datad(\c1|cacheVia0~57_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[1][2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[1][2]~58 .lut_mask = 16'hFC30;
defparam \c1|cacheVia0[1][2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \c1|cacheVia0[0][2]~59 (
// Equation(s):
// \c1|cacheVia0[0][2]~59_combout  = (\c1|cacheVia0~80_combout  & ((\c1|cacheVia0~57_combout ))) # (!\c1|cacheVia0~80_combout  & (\c1|cacheVia0[0][2]~regout ))

	.dataa(\c1|cacheVia0~80_combout ),
	.datab(vcc),
	.datac(\c1|cacheVia0[0][2]~regout ),
	.datad(\c1|cacheVia0~57_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][2]~59 .lut_mask = 16'hFA50;
defparam \c1|cacheVia0[0][2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \c1|cacheVia0[1][7]~63 (
// Equation(s):
// \c1|cacheVia0[1][7]~63_combout  = (\c1|Decoder0~2_combout  & ((\c1|always0~3_combout  & ((!\c1|always0~6_combout ))) # (!\c1|always0~3_combout  & (!\c1|cacheVia0[1][7]~regout ))))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(\c1|cacheVia0[1][7]~regout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~6_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[1][7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[1][7]~63 .lut_mask = 16'h02A2;
defparam \c1|cacheVia0[1][7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneii_lcell_comb \c1|addrCacheOut~2 (
// Equation(s):
// \c1|addrCacheOut~2_combout  = (\SW~combout [17] & (((\c1|Mux13~1_combout )))) # (!\SW~combout [17] & ((\c1|Mux16~1_combout  & ((\c1|Mux13~1_combout ))) # (!\c1|Mux16~1_combout  & (\c1|Mux9~1_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\c1|Mux16~1_combout ),
	.datac(\c1|Mux9~1_combout ),
	.datad(\c1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut~2 .lut_mask = 16'hFE10;
defparam \c1|addrCacheOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneii_lcell_comb \c1|cacheVia0~73 (
// Equation(s):
// \c1|cacheVia0~73_combout  = (\c1|atualiza [0] & ((\c1|via~regout  & (!\c1|cacheVia0~43_combout )) # (!\c1|via~regout  & ((!\R0|altsyncram_component|auto_generated|q_a [0]))))) # (!\c1|atualiza [0] & (!\c1|cacheVia0~43_combout ))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|cacheVia0~43_combout ),
	.datac(\R0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~73_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~73 .lut_mask = 16'h331B;
defparam \c1|cacheVia0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \c1|cacheVia0~79 (
// Equation(s):
// \c1|cacheVia0~79_combout  = (\c1|Decoder0~2_combout  & ((\c1|atualiza [0] & (!\c1|via~regout )) # (!\c1|atualiza [0] & ((\c1|cacheVia0[2][8]~39_combout )))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|Decoder0~2_combout ),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~79_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~79 .lut_mask = 16'h7020;
defparam \c1|cacheVia0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \c1|cacheVia0~80 (
// Equation(s):
// \c1|cacheVia0~80_combout  = (!\c1|Decoder0~1_combout  & ((\c1|atualiza [0] & (!\c1|via~regout )) # (!\c1|atualiza [0] & ((\c1|cacheVia0[2][8]~39_combout )))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|Decoder0~1_combout ),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~80_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~80 .lut_mask = 16'h0702;
defparam \c1|cacheVia0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneii_lcell_comb \c1|Mux38~1 (
// Equation(s):
// \c1|Mux38~1_combout  = (\SW~combout [11] & (\SW~combout [12])) # (!\SW~combout [11] & ((\c1|cacheVia1[2][7]~regout ) # (!\SW~combout [12])))

	.dataa(\SW~combout [11]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\c1|cacheVia1[2][7]~regout ),
	.cin(gnd),
	.combout(\c1|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux38~1 .lut_mask = 16'hF5A5;
defparam \c1|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \c1|Mux38~2 (
// Equation(s):
// \c1|Mux38~2_combout  = (\SW~combout [12] & (((\c1|Mux38~1_combout ) # (!\c1|Mux34~1_combout )))) # (!\SW~combout [12] & (\c1|Mux38~1_combout  & ((\c1|cacheVia1[0][7]~regout ) # (!\c1|Mux34~1_combout ))))

	.dataa(\c1|cacheVia1[0][7]~regout ),
	.datab(\SW~combout [12]),
	.datac(\c1|Mux38~1_combout ),
	.datad(\c1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\c1|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux38~2 .lut_mask = 16'hE0FC;
defparam \c1|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \c1|blocoVia0[5]~feeder (
// Equation(s):
// \c1|blocoVia0[5]~feeder_combout  = \c1|Mux7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0[5]~feeder .lut_mask = 16'hFF00;
defparam \c1|blocoVia0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneii_lcell_comb \c1|cacheVia0[2][6]~feeder (
// Equation(s):
// \c1|cacheVia0[2][6]~feeder_combout  = \c1|cacheVia0~71_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia0~71_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][6]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneii_lcell_comb \c1|cacheVia1[1][4]~feeder (
// Equation(s):
// \c1|cacheVia1[1][4]~feeder_combout  = \SW~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][4]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneii_lcell_comb \c1|cacheVia1[2][5]~30 (
// Equation(s):
// \c1|cacheVia1[2][5]~30_combout  = (!\SW~combout [11] & (\c1|atualiza [0] & (\SW~combout [12] & \c1|via~regout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|atualiza [0]),
	.datac(\SW~combout [12]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][5]~30 .lut_mask = 16'h4000;
defparam \c1|cacheVia1[2][5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N25
cycloneii_lcell_ff \c1|cacheVia1[2][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[2][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][5]~regout ));

// Location: LCFF_X61_Y25_N15
cycloneii_lcell_ff \c1|cacheVia1[3][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[3][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][5]~regout ));

// Location: LCCOMB_X61_Y25_N18
cycloneii_lcell_comb \c1|cacheVia1[0][5]~32 (
// Equation(s):
// \c1|cacheVia1[0][5]~32_combout  = (!\SW~combout [11] & (\c1|atualiza [0] & (!\SW~combout [12] & \c1|via~regout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|atualiza [0]),
	.datac(\SW~combout [12]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][5]~32 .lut_mask = 16'h0400;
defparam \c1|cacheVia1[0][5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N29
cycloneii_lcell_ff \c1|cacheVia1[0][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[0][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][5]~regout ));

// Location: LCCOMB_X61_Y25_N16
cycloneii_lcell_comb \c1|cacheVia1[1][5]~31 (
// Equation(s):
// \c1|cacheVia1[1][5]~31_combout  = (\SW~combout [11] & (\c1|atualiza [0] & (!\SW~combout [12] & \c1|via~regout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|atualiza [0]),
	.datac(\SW~combout [12]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][5]~31 .lut_mask = 16'h0800;
defparam \c1|cacheVia1[1][5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N31
cycloneii_lcell_ff \c1|cacheVia1[1][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[1][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][5]~regout ));

// Location: LCCOMB_X61_Y25_N28
cycloneii_lcell_comb \c1|Mux11~0 (
// Equation(s):
// \c1|Mux11~0_combout  = (\SW~combout [12] & (\SW~combout [11])) # (!\SW~combout [12] & ((\SW~combout [11] & ((\c1|cacheVia1[1][5]~regout ))) # (!\SW~combout [11] & (\c1|cacheVia1[0][5]~regout ))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[0][5]~regout ),
	.datad(\c1|cacheVia1[1][5]~regout ),
	.cin(gnd),
	.combout(\c1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux11~0 .lut_mask = 16'hDC98;
defparam \c1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneii_lcell_comb \c1|Mux11~1 (
// Equation(s):
// \c1|Mux11~1_combout  = (\SW~combout [12] & ((\c1|Mux11~0_combout  & ((\c1|cacheVia1[3][5]~regout ))) # (!\c1|Mux11~0_combout  & (\c1|cacheVia1[2][5]~regout )))) # (!\SW~combout [12] & (((\c1|Mux11~0_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia1[2][5]~regout ),
	.datac(\c1|cacheVia1[3][5]~regout ),
	.datad(\c1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux11~1 .lut_mask = 16'hF588;
defparam \c1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N11
cycloneii_lcell_ff \c1|cacheVia1[3][4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[3][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][4]~regout ));

// Location: LCFF_X61_Y25_N13
cycloneii_lcell_ff \c1|cacheVia1[0][4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[0][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][4]~regout ));

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \c1|cacheVia1[2][4]~feeder (
// Equation(s):
// \c1|cacheVia1[2][4]~feeder_combout  = \SW~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][4]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N23
cycloneii_lcell_ff \c1|cacheVia1[2][4] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia1[2][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][4]~regout ));

// Location: LCCOMB_X61_Y25_N12
cycloneii_lcell_comb \c1|Mux12~0 (
// Equation(s):
// \c1|Mux12~0_combout  = (\SW~combout [12] & ((\SW~combout [11]) # ((\c1|cacheVia1[2][4]~regout )))) # (!\SW~combout [12] & (!\SW~combout [11] & (\c1|cacheVia1[0][4]~regout )))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[0][4]~regout ),
	.datad(\c1|cacheVia1[2][4]~regout ),
	.cin(gnd),
	.combout(\c1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux12~0 .lut_mask = 16'hBA98;
defparam \c1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneii_lcell_comb \c1|Mux12~1 (
// Equation(s):
// \c1|Mux12~1_combout  = (\SW~combout [11] & ((\c1|Mux12~0_combout  & ((\c1|cacheVia1[3][4]~regout ))) # (!\c1|Mux12~0_combout  & (\c1|cacheVia1[1][4]~regout )))) # (!\SW~combout [11] & (((\c1|Mux12~0_combout ))))

	.dataa(\c1|cacheVia1[1][4]~regout ),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[3][4]~regout ),
	.datad(\c1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux12~1 .lut_mask = 16'hF388;
defparam \c1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneii_lcell_comb \c1|always0~0 (
// Equation(s):
// \c1|always0~0_combout  = (\SW~combout [15] & ((\SW~combout [14] $ (\c1|Mux12~1_combout )) # (!\c1|Mux11~1_combout ))) # (!\SW~combout [15] & ((\c1|Mux11~1_combout ) # (\SW~combout [14] $ (\c1|Mux12~1_combout ))))

	.dataa(\SW~combout [15]),
	.datab(\SW~combout [14]),
	.datac(\c1|Mux11~1_combout ),
	.datad(\c1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\c1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~0 .lut_mask = 16'h7BDE;
defparam \c1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneii_lcell_comb \c1|always0~1 (
// Equation(s):
// \c1|always0~1_combout  = (\c1|always0~0_combout ) # (\SW~combout [13] $ (\c1|Mux13~1_combout ))

	.dataa(vcc),
	.datab(\SW~combout [13]),
	.datac(\c1|Mux13~1_combout ),
	.datad(\c1|always0~0_combout ),
	.cin(gnd),
	.combout(\c1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~1 .lut_mask = 16'hFF3C;
defparam \c1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneii_lcell_comb \c1|cacheVia0~70 (
// Equation(s):
// \c1|cacheVia0~70_combout  = (\c1|atualiza [0] & (\c1|via~regout )) # (!\c1|atualiza [0] & (((!\c1|always0~1_combout ) # (!\c1|Mux14~1_combout ))))

	.dataa(\c1|via~regout ),
	.datab(\c1|atualiza [0]),
	.datac(\c1|Mux14~1_combout ),
	.datad(\c1|always0~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~70_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~70 .lut_mask = 16'h8BBB;
defparam \c1|cacheVia0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneii_lcell_comb \c1|cacheVia0~71 (
// Equation(s):
// \c1|cacheVia0~71_combout  = (\c1|always0~3_combout  & (((!\c1|cacheVia0~70_combout )))) # (!\c1|always0~3_combout  & (((!\c1|atualiza [0])) # (!\c1|via~regout )))

	.dataa(\c1|always0~3_combout ),
	.datab(\c1|via~regout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|cacheVia0~70_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~71_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~71 .lut_mask = 16'h15BF;
defparam \c1|cacheVia0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneii_lcell_comb \c1|cacheVia0[3][6]~86 (
// Equation(s):
// \c1|cacheVia0[3][6]~86_combout  = !\c1|cacheVia0~71_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia0~71_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][6]~86 .lut_mask = 16'h00FF;
defparam \c1|cacheVia0[3][6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneii_lcell_comb \c1|cacheVia1~54 (
// Equation(s):
// \c1|cacheVia1~54_combout  = (\c1|always0~3_combout  & (((\c1|cacheVia0~70_combout )))) # (!\c1|always0~3_combout  & (\c1|via~regout  & (\c1|atualiza [0])))

	.dataa(\c1|via~regout ),
	.datab(\c1|always0~3_combout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|cacheVia0~70_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~54_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~54 .lut_mask = 16'hEC20;
defparam \c1|cacheVia1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneii_lcell_comb \c1|cacheVia1~40 (
// Equation(s):
// \c1|cacheVia1~40_combout  = (!\c1|Mux14~1_combout  & (\c1|always0~3_combout  & !\c1|atualiza [0]))

	.dataa(vcc),
	.datab(\c1|Mux14~1_combout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|atualiza [0]),
	.cin(gnd),
	.combout(\c1|cacheVia1~40_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~40 .lut_mask = 16'h0030;
defparam \c1|cacheVia1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneii_lcell_comb \c1|blocoVia1[7]~18 (
// Equation(s):
// \c1|blocoVia1[7]~18_combout  = (!\SW~combout [17] & ((\c1|always0~0_combout ) # (\c1|Mux13~1_combout  $ (\SW~combout [13]))))

	.dataa(\c1|Mux13~1_combout ),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [17]),
	.datad(\c1|always0~0_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~18 .lut_mask = 16'h0F06;
defparam \c1|blocoVia1[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneii_lcell_comb \c1|cacheVia1~42 (
// Equation(s):
// \c1|cacheVia1~42_combout  = (\c1|Decoder0~2_combout  & ((\c1|Mux16~1_combout ) # ((!\c1|blocoVia1[7]~18_combout ) # (!\c1|cacheVia1~40_combout ))))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(\c1|Mux16~1_combout ),
	.datac(\c1|cacheVia1~40_combout ),
	.datad(\c1|blocoVia1[7]~18_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~42_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~42 .lut_mask = 16'h8AAA;
defparam \c1|cacheVia1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N23
cycloneii_lcell_ff \c1|cacheVia1[1][6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|cacheVia1~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][6]~regout ));

// Location: LCFF_X58_Y27_N19
cycloneii_lcell_ff \c1|cacheVia1[3][6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|cacheVia1~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][6]~regout ));

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \c1|Decoder0~1 (
// Equation(s):
// \c1|Decoder0~1_combout  = (\SW~combout [12]) # (\SW~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\c1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder0~1 .lut_mask = 16'hFFF0;
defparam \c1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneii_lcell_comb \c1|cacheVia1~43 (
// Equation(s):
// \c1|cacheVia1~43_combout  = (!\c1|Decoder0~1_combout  & ((\c1|Mux16~1_combout ) # ((!\c1|cacheVia1~40_combout ) # (!\c1|blocoVia1[7]~18_combout ))))

	.dataa(\c1|Mux16~1_combout ),
	.datab(\c1|Decoder0~1_combout ),
	.datac(\c1|blocoVia1[7]~18_combout ),
	.datad(\c1|cacheVia1~40_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~43_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~43 .lut_mask = 16'h2333;
defparam \c1|cacheVia1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N21
cycloneii_lcell_ff \c1|cacheVia1[0][6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|cacheVia1~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][6]~regout ));

// Location: LCCOMB_X58_Y27_N24
cycloneii_lcell_comb \c1|cacheVia1[2][6]~feeder (
// Equation(s):
// \c1|cacheVia1[2][6]~feeder_combout  = \c1|cacheVia1~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1~54_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][6]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneii_lcell_comb \c1|Decoder0~0 (
// Equation(s):
// \c1|Decoder0~0_combout  = (!\SW~combout [11] & \SW~combout [12])

	.dataa(\SW~combout [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\c1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder0~0 .lut_mask = 16'h5500;
defparam \c1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneii_lcell_comb \c1|cacheVia1~41 (
// Equation(s):
// \c1|cacheVia1~41_combout  = (\c1|Decoder0~0_combout  & (((\c1|Mux16~1_combout ) # (!\c1|cacheVia1~40_combout )) # (!\c1|blocoVia1[7]~18_combout )))

	.dataa(\c1|blocoVia1[7]~18_combout ),
	.datab(\c1|Mux16~1_combout ),
	.datac(\c1|Decoder0~0_combout ),
	.datad(\c1|cacheVia1~40_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~41_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~41 .lut_mask = 16'hD0F0;
defparam \c1|cacheVia1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N25
cycloneii_lcell_ff \c1|cacheVia1[2][6] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][6]~regout ));

// Location: LCCOMB_X58_Y24_N20
cycloneii_lcell_comb \c1|Mux16~0 (
// Equation(s):
// \c1|Mux16~0_combout  = (\SW~combout [11] & (\SW~combout [12])) # (!\SW~combout [11] & ((\SW~combout [12] & ((!\c1|cacheVia1[2][6]~regout ))) # (!\SW~combout [12] & (!\c1|cacheVia1[0][6]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia1[0][6]~regout ),
	.datad(\c1|cacheVia1[2][6]~regout ),
	.cin(gnd),
	.combout(\c1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux16~0 .lut_mask = 16'h89CD;
defparam \c1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneii_lcell_comb \c1|Mux16~1 (
// Equation(s):
// \c1|Mux16~1_combout  = (\SW~combout [11] & ((\c1|Mux16~0_combout  & ((!\c1|cacheVia1[3][6]~regout ))) # (!\c1|Mux16~0_combout  & (!\c1|cacheVia1[1][6]~regout )))) # (!\SW~combout [11] & (((\c1|Mux16~0_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1[1][6]~regout ),
	.datac(\c1|cacheVia1[3][6]~regout ),
	.datad(\c1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux16~1 .lut_mask = 16'h5F22;
defparam \c1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneii_lcell_comb \c1|Decoder0~3 (
// Equation(s):
// \c1|Decoder0~3_combout  = (\SW~combout [11] & \SW~combout [12])

	.dataa(\SW~combout [11]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder0~3 .lut_mask = 16'hA0A0;
defparam \c1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneii_lcell_comb \c1|cacheVia1~44 (
// Equation(s):
// \c1|cacheVia1~44_combout  = (\c1|Decoder0~3_combout  & (((\c1|Mux16~1_combout ) # (!\c1|cacheVia1~40_combout )) # (!\c1|blocoVia1[7]~18_combout )))

	.dataa(\c1|blocoVia1[7]~18_combout ),
	.datab(\c1|Mux16~1_combout ),
	.datac(\c1|Decoder0~3_combout ),
	.datad(\c1|cacheVia1~40_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~44_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~44 .lut_mask = 16'hD0F0;
defparam \c1|cacheVia1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N11
cycloneii_lcell_ff \c1|cacheVia0[3][6] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[3][6]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][6]~regout ));

// Location: LCFF_X59_Y26_N31
cycloneii_lcell_ff \c1|cacheVia0[0][6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|cacheVia0~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][6]~regout ));

// Location: LCCOMB_X58_Y24_N8
cycloneii_lcell_comb \c1|cacheVia0[1][6]~feeder (
// Equation(s):
// \c1|cacheVia0[1][6]~feeder_combout  = \c1|cacheVia0~71_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia0~71_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[1][6]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N9
cycloneii_lcell_ff \c1|cacheVia0[1][6] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][6]~regout ));

// Location: LCCOMB_X59_Y26_N30
cycloneii_lcell_comb \c1|Mux14~0 (
// Equation(s):
// \c1|Mux14~0_combout  = (\SW~combout [11] & ((\SW~combout [12]) # ((!\c1|cacheVia0[1][6]~regout )))) # (!\SW~combout [11] & (!\SW~combout [12] & (!\c1|cacheVia0[0][6]~regout )))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0[0][6]~regout ),
	.datad(\c1|cacheVia0[1][6]~regout ),
	.cin(gnd),
	.combout(\c1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux14~0 .lut_mask = 16'h89AB;
defparam \c1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneii_lcell_comb \c1|Mux14~1 (
// Equation(s):
// \c1|Mux14~1_combout  = (\SW~combout [12] & ((\c1|Mux14~0_combout  & ((\c1|cacheVia0[3][6]~regout ))) # (!\c1|Mux14~0_combout  & (!\c1|cacheVia0[2][6]~regout )))) # (!\SW~combout [12] & (((\c1|Mux14~0_combout ))))

	.dataa(\c1|cacheVia0[2][6]~regout ),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0[3][6]~regout ),
	.datad(\c1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux14~1 .lut_mask = 16'hF344;
defparam \c1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneii_lcell_comb \c1|via~0 (
// Equation(s):
// \c1|via~0_combout  = (!\c1|Mux14~1_combout  & ((\SW~combout [17]) # ((\c1|via~regout ) # (\c1|Mux16~1_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\c1|Mux14~1_combout ),
	.datac(\c1|via~regout ),
	.datad(\c1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\c1|via~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|via~0 .lut_mask = 16'h3332;
defparam \c1|via~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \c1|via~1 (
// Equation(s):
// \c1|via~1_combout  = (\c1|always0~3_combout  & ((\c1|via~0_combout ) # (!\c1|always0~1_combout )))

	.dataa(\c1|always0~1_combout ),
	.datab(vcc),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|via~0_combout ),
	.cin(gnd),
	.combout(\c1|via~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|via~1 .lut_mask = 16'hF050;
defparam \c1|via~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N19
cycloneii_lcell_ff \c1|via (
	.clk(\KEY~combout [0]),
	.datain(\c1|via~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c1|atualiza [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|via~regout ));

// Location: LCCOMB_X56_Y26_N16
cycloneii_lcell_comb \c1|cacheVia0[3][4]~feeder (
// Equation(s):
// \c1|cacheVia0[3][4]~feeder_combout  = \SW~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][4]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneii_lcell_comb \c1|cacheVia0[3][5]~38 (
// Equation(s):
// \c1|cacheVia0[3][5]~38_combout  = (\SW~combout [12] & (\SW~combout [11] & (\c1|atualiza [0] & !\c1|via~regout )))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|atualiza [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][5]~38 .lut_mask = 16'h0080;
defparam \c1|cacheVia0[3][5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N17
cycloneii_lcell_ff \c1|cacheVia0[3][4] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[3][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][4]~regout ));

// Location: LCCOMB_X57_Y26_N10
cycloneii_lcell_comb \c1|cacheVia0[2][5]~36 (
// Equation(s):
// \c1|cacheVia0[2][5]~36_combout  = (\SW~combout [12] & (!\SW~combout [11] & (\c1|atualiza [0] & !\c1|via~regout )))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|atualiza [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][5]~36 .lut_mask = 16'h0020;
defparam \c1|cacheVia0[2][5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N15
cycloneii_lcell_ff \c1|cacheVia0[2][4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[2][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][4]~regout ));

// Location: LCCOMB_X58_Y26_N8
cycloneii_lcell_comb \c1|cacheVia0[0][5]~37 (
// Equation(s):
// \c1|cacheVia0[0][5]~37_combout  = (!\SW~combout [11] & (\c1|atualiza [0] & (!\SW~combout [12] & !\c1|via~regout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|atualiza [0]),
	.datac(\SW~combout [12]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][5]~37 .lut_mask = 16'h0004;
defparam \c1|cacheVia0[0][5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N1
cycloneii_lcell_ff \c1|cacheVia0[0][4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[0][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][4]~regout ));

// Location: LCCOMB_X58_Y26_N2
cycloneii_lcell_comb \c1|cacheVia0[1][5]~35 (
// Equation(s):
// \c1|cacheVia0[1][5]~35_combout  = (\SW~combout [11] & (\c1|atualiza [0] & (!\SW~combout [12] & !\c1|via~regout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|atualiza [0]),
	.datac(\SW~combout [12]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[1][5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[1][5]~35 .lut_mask = 16'h0008;
defparam \c1|cacheVia0[1][5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y26_N25
cycloneii_lcell_ff \c1|cacheVia0[1][4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[1][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][4]~regout ));

// Location: LCCOMB_X57_Y26_N0
cycloneii_lcell_comb \c1|Mux8~0 (
// Equation(s):
// \c1|Mux8~0_combout  = (\SW~combout [12] & (\SW~combout [11])) # (!\SW~combout [12] & ((\SW~combout [11] & ((\c1|cacheVia0[1][4]~regout ))) # (!\SW~combout [11] & (\c1|cacheVia0[0][4]~regout ))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia0[0][4]~regout ),
	.datad(\c1|cacheVia0[1][4]~regout ),
	.cin(gnd),
	.combout(\c1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux8~0 .lut_mask = 16'hDC98;
defparam \c1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneii_lcell_comb \c1|Mux8~1 (
// Equation(s):
// \c1|Mux8~1_combout  = (\SW~combout [12] & ((\c1|Mux8~0_combout  & (\c1|cacheVia0[3][4]~regout )) # (!\c1|Mux8~0_combout  & ((\c1|cacheVia0[2][4]~regout ))))) # (!\SW~combout [12] & (((\c1|Mux8~0_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia0[3][4]~regout ),
	.datac(\c1|cacheVia0[2][4]~regout ),
	.datad(\c1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux8~1 .lut_mask = 16'hDDA0;
defparam \c1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneii_lcell_comb \c1|cacheVia0[3][5]~feeder (
// Equation(s):
// \c1|cacheVia0[3][5]~feeder_combout  = \SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][5]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N5
cycloneii_lcell_ff \c1|cacheVia0[3][5] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[3][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][5]~regout ));

// Location: LCFF_X58_Y26_N29
cycloneii_lcell_ff \c1|cacheVia0[1][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[1][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][5]~regout ));

// Location: LCCOMB_X58_Y26_N4
cycloneii_lcell_comb \c1|cacheVia0[0][5]~85 (
// Equation(s):
// \c1|cacheVia0[0][5]~85_combout  = !\SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][5]~85 .lut_mask = 16'h0F0F;
defparam \c1|cacheVia0[0][5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y26_N11
cycloneii_lcell_ff \c1|cacheVia0[0][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|cacheVia0[0][5]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[0][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][5]~regout ));

// Location: LCFF_X57_Y26_N13
cycloneii_lcell_ff \c1|cacheVia0[2][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[2][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][5]~regout ));

// Location: LCCOMB_X58_Y26_N10
cycloneii_lcell_comb \c1|Mux7~0 (
// Equation(s):
// \c1|Mux7~0_combout  = (\SW~combout [11] & (\SW~combout [12])) # (!\SW~combout [11] & ((\SW~combout [12] & ((\c1|cacheVia0[2][5]~regout ))) # (!\SW~combout [12] & (!\c1|cacheVia0[0][5]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0[0][5]~regout ),
	.datad(\c1|cacheVia0[2][5]~regout ),
	.cin(gnd),
	.combout(\c1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux7~0 .lut_mask = 16'hCD89;
defparam \c1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneii_lcell_comb \c1|Mux7~1 (
// Equation(s):
// \c1|Mux7~1_combout  = (\SW~combout [11] & ((\c1|Mux7~0_combout  & (\c1|cacheVia0[3][5]~regout )) # (!\c1|Mux7~0_combout  & ((\c1|cacheVia0[1][5]~regout ))))) # (!\SW~combout [11] & (((\c1|Mux7~0_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0[3][5]~regout ),
	.datac(\c1|cacheVia0[1][5]~regout ),
	.datad(\c1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux7~1 .lut_mask = 16'hDDA0;
defparam \c1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneii_lcell_comb \c1|always0~2 (
// Equation(s):
// \c1|always0~2_combout  = (\SW~combout [14] & ((\SW~combout [15] $ (\c1|Mux7~1_combout )) # (!\c1|Mux8~1_combout ))) # (!\SW~combout [14] & ((\c1|Mux8~1_combout ) # (\SW~combout [15] $ (\c1|Mux7~1_combout ))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\c1|Mux8~1_combout ),
	.datad(\c1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\c1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~2 .lut_mask = 16'h7BDE;
defparam \c1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N17
cycloneii_lcell_ff \c1|cacheVia0[1][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[1][5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][3]~regout ));

// Location: LCFF_X56_Y26_N31
cycloneii_lcell_ff \c1|cacheVia0[3][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[3][5]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][3]~regout ));

// Location: LCFF_X57_Y26_N7
cycloneii_lcell_ff \c1|cacheVia0[0][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia0[0][5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][3]~regout ));

// Location: LCCOMB_X57_Y26_N28
cycloneii_lcell_comb \c1|cacheVia0[2][3]~feeder (
// Equation(s):
// \c1|cacheVia0[2][3]~feeder_combout  = \SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][3]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N29
cycloneii_lcell_ff \c1|cacheVia0[2][3] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[2][5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][3]~regout ));

// Location: LCCOMB_X57_Y26_N6
cycloneii_lcell_comb \c1|Mux9~0 (
// Equation(s):
// \c1|Mux9~0_combout  = (\SW~combout [12] & ((\SW~combout [11]) # ((\c1|cacheVia0[2][3]~regout )))) # (!\SW~combout [12] & (!\SW~combout [11] & (\c1|cacheVia0[0][3]~regout )))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia0[0][3]~regout ),
	.datad(\c1|cacheVia0[2][3]~regout ),
	.cin(gnd),
	.combout(\c1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux9~0 .lut_mask = 16'hBA98;
defparam \c1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneii_lcell_comb \c1|Mux9~1 (
// Equation(s):
// \c1|Mux9~1_combout  = (\SW~combout [11] & ((\c1|Mux9~0_combout  & ((\c1|cacheVia0[3][3]~regout ))) # (!\c1|Mux9~0_combout  & (\c1|cacheVia0[1][3]~regout )))) # (!\SW~combout [11] & (((\c1|Mux9~0_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0[1][3]~regout ),
	.datac(\c1|cacheVia0[3][3]~regout ),
	.datad(\c1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux9~1 .lut_mask = 16'hF588;
defparam \c1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneii_lcell_comb \c1|always0~4 (
// Equation(s):
// \c1|always0~4_combout  = \SW~combout [13] $ (\c1|Mux9~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [13]),
	.datad(\c1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\c1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~4 .lut_mask = 16'h0FF0;
defparam \c1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneii_lcell_comb \c1|cacheVia0[2][8]~39 (
// Equation(s):
// \c1|cacheVia0[2][8]~39_combout  = (\SW~combout [17] & (!\c1|always0~2_combout  & (\c1|Mux6~0_combout  & !\c1|always0~4_combout )))

	.dataa(\SW~combout [17]),
	.datab(\c1|always0~2_combout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|always0~4_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][8]~39 .lut_mask = 16'h0020;
defparam \c1|cacheVia0[2][8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneii_lcell_comb \c1|cacheVia0[2][8]~69 (
// Equation(s):
// \c1|cacheVia0[2][8]~69_combout  = (\c1|cacheVia0[2][8]~39_combout  & ((!\c1|atualiza [0]) # (!\c1|via~regout )))

	.dataa(vcc),
	.datab(\c1|via~regout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][8]~69 .lut_mask = 16'h3F00;
defparam \c1|cacheVia0[2][8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneii_lcell_comb \c1|cacheVia0[0][8]~42 (
// Equation(s):
// \c1|cacheVia0[0][8]~42_combout  = (\c1|cacheVia0[0][8]~regout ) # ((!\c1|Decoder0~1_combout  & ((\c1|cacheVia0~40_combout ) # (\c1|cacheVia0[2][8]~69_combout ))))

	.dataa(\c1|cacheVia0~40_combout ),
	.datab(\c1|cacheVia0[2][8]~69_combout ),
	.datac(\c1|cacheVia0[0][8]~regout ),
	.datad(\c1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][8]~42 .lut_mask = 16'hF0FE;
defparam \c1|cacheVia0[0][8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N17
cycloneii_lcell_ff \c1|cacheVia0[0][8] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[0][8]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][8]~regout ));

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \c1|cacheVia0[2][8]~41 (
// Equation(s):
// \c1|cacheVia0[2][8]~41_combout  = (\c1|cacheVia0[2][8]~regout ) # ((\c1|Decoder0~0_combout  & ((\c1|cacheVia0~40_combout ) # (\c1|cacheVia0[2][8]~69_combout ))))

	.dataa(\c1|cacheVia0~40_combout ),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\c1|cacheVia0[2][8]~regout ),
	.datad(\c1|cacheVia0[2][8]~69_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][8]~41 .lut_mask = 16'hFCF8;
defparam \c1|cacheVia0[2][8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N7
cycloneii_lcell_ff \c1|cacheVia0[2][8] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][8]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][8]~regout ));

// Location: LCCOMB_X60_Y26_N12
cycloneii_lcell_comb \c1|Mux6~0 (
// Equation(s):
// \c1|Mux6~0_combout  = (\SW~combout [11]) # ((\SW~combout [12] & ((\c1|cacheVia0[2][8]~regout ))) # (!\SW~combout [12] & (\c1|cacheVia0[0][8]~regout )))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia0[0][8]~regout ),
	.datad(\c1|cacheVia0[2][8]~regout ),
	.cin(gnd),
	.combout(\c1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux6~0 .lut_mask = 16'hFEDC;
defparam \c1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneii_lcell_comb \c1|always0~3 (
// Equation(s):
// \c1|always0~3_combout  = ((\c1|always0~2_combout ) # (\SW~combout [13] $ (\c1|Mux9~1_combout ))) # (!\c1|Mux6~0_combout )

	.dataa(\SW~combout [13]),
	.datab(\c1|Mux6~0_combout ),
	.datac(\c1|Mux9~1_combout ),
	.datad(\c1|always0~2_combout ),
	.cin(gnd),
	.combout(\c1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~3 .lut_mask = 16'hFF7B;
defparam \c1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \c1|cacheWriteBackMem~2 (
// Equation(s):
// \c1|cacheWriteBackMem~2_combout  = (\c1|cacheWriteBackMem~3_combout  & (((\SW~combout [17] & \c1|cacheWriteBackMem~regout )))) # (!\c1|cacheWriteBackMem~3_combout  & (\c1|dataCacheParaMem[0]~0_combout ))

	.dataa(\c1|dataCacheParaMem[0]~0_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|cacheWriteBackMem~regout ),
	.datad(\c1|cacheWriteBackMem~3_combout ),
	.cin(gnd),
	.combout(\c1|cacheWriteBackMem~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheWriteBackMem~2 .lut_mask = 16'hC0AA;
defparam \c1|cacheWriteBackMem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N5
cycloneii_lcell_ff \c1|cacheWriteBackMem (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheWriteBackMem~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c1|atualiza [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheWriteBackMem~regout ));

// Location: LCCOMB_X63_Y29_N0
cycloneii_lcell_comb \c1|Add0~0 (
// Equation(s):
// \c1|Add0~0_combout  = \c1|readMemDone [0] $ (VCC)
// \c1|Add0~1  = CARRY(\c1|readMemDone [0])

	.dataa(vcc),
	.datab(\c1|readMemDone [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Add0~0_combout ),
	.cout(\c1|Add0~1 ));
// synopsys translate_off
defparam \c1|Add0~0 .lut_mask = 16'h33CC;
defparam \c1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneii_lcell_comb \c1|Add0~2 (
// Equation(s):
// \c1|Add0~2_combout  = (\c1|atualiza [0] & (\c1|Add0~0_combout )) # (!\c1|atualiza [0] & (((!\c1|always0~1_combout ) # (!\c1|always0~3_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|Add0~0_combout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~1_combout ),
	.cin(gnd),
	.combout(\c1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~2 .lut_mask = 16'h8DDD;
defparam \c1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneii_lcell_comb \c1|Add0~24 (
// Equation(s):
// \c1|Add0~24_combout  = (\c1|readMemDone [8] & (\c1|Add0~22  $ (GND))) # (!\c1|readMemDone [8] & (!\c1|Add0~22  & VCC))
// \c1|Add0~25  = CARRY((\c1|readMemDone [8] & !\c1|Add0~22 ))

	.dataa(\c1|readMemDone [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~22 ),
	.combout(\c1|Add0~24_combout ),
	.cout(\c1|Add0~25 ));
// synopsys translate_off
defparam \c1|Add0~24 .lut_mask = 16'hA50A;
defparam \c1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N4
cycloneii_lcell_comb \c1|Add0~26 (
// Equation(s):
// \c1|Add0~26_combout  = (\c1|atualiza [0] & \c1|Add0~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~24_combout ),
	.cin(gnd),
	.combout(\c1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~26 .lut_mask = 16'hF000;
defparam \c1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N5
cycloneii_lcell_ff \c1|readMemDone[8] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [8]));

// Location: LCCOMB_X64_Y29_N20
cycloneii_lcell_comb \c1|Equal1~2 (
// Equation(s):
// \c1|Equal1~2_combout  = (!\c1|readMemDone [10] & (!\c1|readMemDone [8] & (!\c1|readMemDone [11] & !\c1|readMemDone [9])))

	.dataa(\c1|readMemDone [10]),
	.datab(\c1|readMemDone [8]),
	.datac(\c1|readMemDone [11]),
	.datad(\c1|readMemDone [9]),
	.cin(gnd),
	.combout(\c1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~2 .lut_mask = 16'h0001;
defparam \c1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneii_lcell_comb \c1|Add0~42 (
// Equation(s):
// \c1|Add0~42_combout  = (\c1|readMemDone [14] & (\c1|Add0~40  $ (GND))) # (!\c1|readMemDone [14] & (!\c1|Add0~40  & VCC))
// \c1|Add0~43  = CARRY((\c1|readMemDone [14] & !\c1|Add0~40 ))

	.dataa(\c1|readMemDone [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~40 ),
	.combout(\c1|Add0~42_combout ),
	.cout(\c1|Add0~43 ));
// synopsys translate_off
defparam \c1|Add0~42 .lut_mask = 16'hA50A;
defparam \c1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N26
cycloneii_lcell_comb \c1|Add0~44 (
// Equation(s):
// \c1|Add0~44_combout  = (\c1|atualiza [0] & \c1|Add0~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~42_combout ),
	.cin(gnd),
	.combout(\c1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~44 .lut_mask = 16'hF000;
defparam \c1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N27
cycloneii_lcell_ff \c1|readMemDone[14] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [14]));

// Location: LCCOMB_X64_Y29_N6
cycloneii_lcell_comb \c1|Equal1~3 (
// Equation(s):
// \c1|Equal1~3_combout  = (!\c1|readMemDone [15] & (!\c1|readMemDone [13] & (!\c1|readMemDone [14] & !\c1|readMemDone [12])))

	.dataa(\c1|readMemDone [15]),
	.datab(\c1|readMemDone [13]),
	.datac(\c1|readMemDone [14]),
	.datad(\c1|readMemDone [12]),
	.cin(gnd),
	.combout(\c1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~3 .lut_mask = 16'h0001;
defparam \c1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N2
cycloneii_lcell_comb \c1|Equal1~1 (
// Equation(s):
// \c1|Equal1~1_combout  = (!\c1|readMemDone [5] & (!\c1|readMemDone [7] & (!\c1|readMemDone [4] & !\c1|readMemDone [6])))

	.dataa(\c1|readMemDone [5]),
	.datab(\c1|readMemDone [7]),
	.datac(\c1|readMemDone [4]),
	.datad(\c1|readMemDone [6]),
	.cin(gnd),
	.combout(\c1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~1 .lut_mask = 16'h0001;
defparam \c1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneii_lcell_comb \c1|Equal1~4 (
// Equation(s):
// \c1|Equal1~4_combout  = (\c1|Equal1~0_combout  & (\c1|Equal1~2_combout  & (\c1|Equal1~3_combout  & \c1|Equal1~1_combout )))

	.dataa(\c1|Equal1~0_combout ),
	.datab(\c1|Equal1~2_combout ),
	.datac(\c1|Equal1~3_combout ),
	.datad(\c1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\c1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~4 .lut_mask = 16'h8000;
defparam \c1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneii_lcell_comb \c1|readMemDone[0]~0 (
// Equation(s):
// \c1|readMemDone[0]~0_combout  = ((!\c1|Equal1~9_combout ) # (!\c1|Equal1~4_combout )) # (!\c1|atualiza [0])

	.dataa(\c1|atualiza [0]),
	.datab(\c1|Equal1~4_combout ),
	.datac(vcc),
	.datad(\c1|Equal1~9_combout ),
	.cin(gnd),
	.combout(\c1|readMemDone[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|readMemDone[0]~0 .lut_mask = 16'h77FF;
defparam \c1|readMemDone[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N29
cycloneii_lcell_ff \c1|readMemDone[0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [0]));

// Location: LCCOMB_X63_Y29_N4
cycloneii_lcell_comb \c1|Add0~6 (
// Equation(s):
// \c1|Add0~6_combout  = (\c1|readMemDone [2] & (\c1|Add0~4  $ (GND))) # (!\c1|readMemDone [2] & (!\c1|Add0~4  & VCC))
// \c1|Add0~7  = CARRY((\c1|readMemDone [2] & !\c1|Add0~4 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~4 ),
	.combout(\c1|Add0~6_combout ),
	.cout(\c1|Add0~7 ));
// synopsys translate_off
defparam \c1|Add0~6 .lut_mask = 16'hC30C;
defparam \c1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N24
cycloneii_lcell_comb \c1|Add0~8 (
// Equation(s):
// \c1|Add0~8_combout  = (\c1|atualiza [0] & (((\c1|Add0~6_combout )))) # (!\c1|atualiza [0] & (((!\c1|always0~1_combout )) # (!\c1|always0~3_combout )))

	.dataa(\c1|always0~3_combout ),
	.datab(\c1|Add0~6_combout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|always0~1_combout ),
	.cin(gnd),
	.combout(\c1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~8 .lut_mask = 16'hC5CF;
defparam \c1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N25
cycloneii_lcell_ff \c1|readMemDone[2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [2]));

// Location: LCCOMB_X63_Y29_N6
cycloneii_lcell_comb \c1|Add0~9 (
// Equation(s):
// \c1|Add0~9_combout  = (\c1|readMemDone [3] & (!\c1|Add0~7 )) # (!\c1|readMemDone [3] & ((\c1|Add0~7 ) # (GND)))
// \c1|Add0~10  = CARRY((!\c1|Add0~7 ) # (!\c1|readMemDone [3]))

	.dataa(vcc),
	.datab(\c1|readMemDone [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~7 ),
	.combout(\c1|Add0~9_combout ),
	.cout(\c1|Add0~10 ));
// synopsys translate_off
defparam \c1|Add0~9 .lut_mask = 16'h3C3F;
defparam \c1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N18
cycloneii_lcell_comb \c1|Add0~11 (
// Equation(s):
// \c1|Add0~11_combout  = (\c1|atualiza [0] & \c1|Add0~9_combout )

	.dataa(vcc),
	.datab(\c1|atualiza [0]),
	.datac(\c1|Add0~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~11 .lut_mask = 16'hC0C0;
defparam \c1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N19
cycloneii_lcell_ff \c1|readMemDone[3] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [3]));

// Location: LCCOMB_X63_Y29_N8
cycloneii_lcell_comb \c1|Add0~12 (
// Equation(s):
// \c1|Add0~12_combout  = (\c1|readMemDone [4] & (\c1|Add0~10  $ (GND))) # (!\c1|readMemDone [4] & (!\c1|Add0~10  & VCC))
// \c1|Add0~13  = CARRY((\c1|readMemDone [4] & !\c1|Add0~10 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~10 ),
	.combout(\c1|Add0~12_combout ),
	.cout(\c1|Add0~13 ));
// synopsys translate_off
defparam \c1|Add0~12 .lut_mask = 16'hC30C;
defparam \c1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N8
cycloneii_lcell_comb \c1|Add0~14 (
// Equation(s):
// \c1|Add0~14_combout  = (\c1|atualiza [0] & \c1|Add0~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~12_combout ),
	.cin(gnd),
	.combout(\c1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~14 .lut_mask = 16'hF000;
defparam \c1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N9
cycloneii_lcell_ff \c1|readMemDone[4] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [4]));

// Location: LCCOMB_X63_Y29_N12
cycloneii_lcell_comb \c1|Add0~18 (
// Equation(s):
// \c1|Add0~18_combout  = (\c1|readMemDone [6] & (\c1|Add0~16  $ (GND))) # (!\c1|readMemDone [6] & (!\c1|Add0~16  & VCC))
// \c1|Add0~19  = CARRY((\c1|readMemDone [6] & !\c1|Add0~16 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~16 ),
	.combout(\c1|Add0~18_combout ),
	.cout(\c1|Add0~19 ));
// synopsys translate_off
defparam \c1|Add0~18 .lut_mask = 16'hC30C;
defparam \c1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N10
cycloneii_lcell_comb \c1|Add0~20 (
// Equation(s):
// \c1|Add0~20_combout  = (\c1|atualiza [0] & \c1|Add0~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~18_combout ),
	.cin(gnd),
	.combout(\c1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~20 .lut_mask = 16'hF000;
defparam \c1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N11
cycloneii_lcell_ff \c1|readMemDone[6] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [6]));

// Location: LCCOMB_X63_Y29_N14
cycloneii_lcell_comb \c1|Add0~21 (
// Equation(s):
// \c1|Add0~21_combout  = (\c1|readMemDone [7] & (!\c1|Add0~19 )) # (!\c1|readMemDone [7] & ((\c1|Add0~19 ) # (GND)))
// \c1|Add0~22  = CARRY((!\c1|Add0~19 ) # (!\c1|readMemDone [7]))

	.dataa(vcc),
	.datab(\c1|readMemDone [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~19 ),
	.combout(\c1|Add0~21_combout ),
	.cout(\c1|Add0~22 ));
// synopsys translate_off
defparam \c1|Add0~21 .lut_mask = 16'h3C3F;
defparam \c1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N0
cycloneii_lcell_comb \c1|Add0~23 (
// Equation(s):
// \c1|Add0~23_combout  = (\c1|atualiza [0] & \c1|Add0~21_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~21_combout ),
	.cin(gnd),
	.combout(\c1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~23 .lut_mask = 16'hF000;
defparam \c1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N1
cycloneii_lcell_ff \c1|readMemDone[7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [7]));

// Location: LCCOMB_X63_Y29_N18
cycloneii_lcell_comb \c1|Add0~27 (
// Equation(s):
// \c1|Add0~27_combout  = (\c1|readMemDone [9] & (!\c1|Add0~25 )) # (!\c1|readMemDone [9] & ((\c1|Add0~25 ) # (GND)))
// \c1|Add0~28  = CARRY((!\c1|Add0~25 ) # (!\c1|readMemDone [9]))

	.dataa(vcc),
	.datab(\c1|readMemDone [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~25 ),
	.combout(\c1|Add0~27_combout ),
	.cout(\c1|Add0~28 ));
// synopsys translate_off
defparam \c1|Add0~27 .lut_mask = 16'h3C3F;
defparam \c1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N30
cycloneii_lcell_comb \c1|Add0~29 (
// Equation(s):
// \c1|Add0~29_combout  = (\c1|atualiza [0] & \c1|Add0~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~27_combout ),
	.cin(gnd),
	.combout(\c1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~29 .lut_mask = 16'hF000;
defparam \c1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N31
cycloneii_lcell_ff \c1|readMemDone[9] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [9]));

// Location: LCCOMB_X63_Y29_N22
cycloneii_lcell_comb \c1|Add0~33 (
// Equation(s):
// \c1|Add0~33_combout  = (\c1|readMemDone [11] & (!\c1|Add0~31 )) # (!\c1|readMemDone [11] & ((\c1|Add0~31 ) # (GND)))
// \c1|Add0~34  = CARRY((!\c1|Add0~31 ) # (!\c1|readMemDone [11]))

	.dataa(vcc),
	.datab(\c1|readMemDone [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~31 ),
	.combout(\c1|Add0~33_combout ),
	.cout(\c1|Add0~34 ));
// synopsys translate_off
defparam \c1|Add0~33 .lut_mask = 16'h3C3F;
defparam \c1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N14
cycloneii_lcell_comb \c1|Add0~35 (
// Equation(s):
// \c1|Add0~35_combout  = (\c1|atualiza [0] & \c1|Add0~33_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~33_combout ),
	.cin(gnd),
	.combout(\c1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~35 .lut_mask = 16'hF000;
defparam \c1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N15
cycloneii_lcell_ff \c1|readMemDone[11] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [11]));

// Location: LCCOMB_X63_Y29_N24
cycloneii_lcell_comb \c1|Add0~36 (
// Equation(s):
// \c1|Add0~36_combout  = (\c1|readMemDone [12] & (\c1|Add0~34  $ (GND))) # (!\c1|readMemDone [12] & (!\c1|Add0~34  & VCC))
// \c1|Add0~37  = CARRY((\c1|readMemDone [12] & !\c1|Add0~34 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~34 ),
	.combout(\c1|Add0~36_combout ),
	.cout(\c1|Add0~37 ));
// synopsys translate_off
defparam \c1|Add0~36 .lut_mask = 16'hC30C;
defparam \c1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N22
cycloneii_lcell_comb \c1|Add0~38 (
// Equation(s):
// \c1|Add0~38_combout  = (\c1|atualiza [0] & \c1|Add0~36_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~36_combout ),
	.cin(gnd),
	.combout(\c1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~38 .lut_mask = 16'hF000;
defparam \c1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N23
cycloneii_lcell_ff \c1|readMemDone[12] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [12]));

// Location: LCCOMB_X63_Y29_N26
cycloneii_lcell_comb \c1|Add0~39 (
// Equation(s):
// \c1|Add0~39_combout  = (\c1|readMemDone [13] & (!\c1|Add0~37 )) # (!\c1|readMemDone [13] & ((\c1|Add0~37 ) # (GND)))
// \c1|Add0~40  = CARRY((!\c1|Add0~37 ) # (!\c1|readMemDone [13]))

	.dataa(vcc),
	.datab(\c1|readMemDone [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~37 ),
	.combout(\c1|Add0~39_combout ),
	.cout(\c1|Add0~40 ));
// synopsys translate_off
defparam \c1|Add0~39 .lut_mask = 16'h3C3F;
defparam \c1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N28
cycloneii_lcell_comb \c1|Add0~41 (
// Equation(s):
// \c1|Add0~41_combout  = (\c1|atualiza [0] & \c1|Add0~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~39_combout ),
	.cin(gnd),
	.combout(\c1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~41 .lut_mask = 16'hF000;
defparam \c1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N29
cycloneii_lcell_ff \c1|readMemDone[13] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [13]));

// Location: LCCOMB_X63_Y29_N30
cycloneii_lcell_comb \c1|Add0~45 (
// Equation(s):
// \c1|Add0~45_combout  = (\c1|readMemDone [15] & (!\c1|Add0~43 )) # (!\c1|readMemDone [15] & ((\c1|Add0~43 ) # (GND)))
// \c1|Add0~46  = CARRY((!\c1|Add0~43 ) # (!\c1|readMemDone [15]))

	.dataa(vcc),
	.datab(\c1|readMemDone [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~43 ),
	.combout(\c1|Add0~45_combout ),
	.cout(\c1|Add0~46 ));
// synopsys translate_off
defparam \c1|Add0~45 .lut_mask = 16'h3C3F;
defparam \c1|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N12
cycloneii_lcell_comb \c1|Add0~47 (
// Equation(s):
// \c1|Add0~47_combout  = (\c1|atualiza [0] & \c1|Add0~45_combout )

	.dataa(vcc),
	.datab(\c1|atualiza [0]),
	.datac(\c1|Add0~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~47 .lut_mask = 16'hC0C0;
defparam \c1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N13
cycloneii_lcell_ff \c1|readMemDone[15] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [15]));

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \c1|Add0~48 (
// Equation(s):
// \c1|Add0~48_combout  = (\c1|readMemDone [16] & (\c1|Add0~46  $ (GND))) # (!\c1|readMemDone [16] & (!\c1|Add0~46  & VCC))
// \c1|Add0~49  = CARRY((\c1|readMemDone [16] & !\c1|Add0~46 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~46 ),
	.combout(\c1|Add0~48_combout ),
	.cout(\c1|Add0~49 ));
// synopsys translate_off
defparam \c1|Add0~48 .lut_mask = 16'hC30C;
defparam \c1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \c1|Add0~50 (
// Equation(s):
// \c1|Add0~50_combout  = (\c1|atualiza [0] & \c1|Add0~48_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~48_combout ),
	.cin(gnd),
	.combout(\c1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~50 .lut_mask = 16'hF000;
defparam \c1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N11
cycloneii_lcell_ff \c1|readMemDone[16] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [16]));

// Location: LCCOMB_X63_Y28_N2
cycloneii_lcell_comb \c1|Add0~51 (
// Equation(s):
// \c1|Add0~51_combout  = (\c1|readMemDone [17] & (!\c1|Add0~49 )) # (!\c1|readMemDone [17] & ((\c1|Add0~49 ) # (GND)))
// \c1|Add0~52  = CARRY((!\c1|Add0~49 ) # (!\c1|readMemDone [17]))

	.dataa(vcc),
	.datab(\c1|readMemDone [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~49 ),
	.combout(\c1|Add0~51_combout ),
	.cout(\c1|Add0~52 ));
// synopsys translate_off
defparam \c1|Add0~51 .lut_mask = 16'h3C3F;
defparam \c1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \c1|Add0~53 (
// Equation(s):
// \c1|Add0~53_combout  = (\c1|atualiza [0] & \c1|Add0~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~51_combout ),
	.cin(gnd),
	.combout(\c1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~53 .lut_mask = 16'hF000;
defparam \c1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N29
cycloneii_lcell_ff \c1|readMemDone[17] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [17]));

// Location: LCCOMB_X63_Y28_N4
cycloneii_lcell_comb \c1|Add0~54 (
// Equation(s):
// \c1|Add0~54_combout  = (\c1|readMemDone [18] & (\c1|Add0~52  $ (GND))) # (!\c1|readMemDone [18] & (!\c1|Add0~52  & VCC))
// \c1|Add0~55  = CARRY((\c1|readMemDone [18] & !\c1|Add0~52 ))

	.dataa(\c1|readMemDone [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~52 ),
	.combout(\c1|Add0~54_combout ),
	.cout(\c1|Add0~55 ));
// synopsys translate_off
defparam \c1|Add0~54 .lut_mask = 16'hA50A;
defparam \c1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneii_lcell_comb \c1|Add0~57 (
// Equation(s):
// \c1|Add0~57_combout  = (\c1|readMemDone [19] & (!\c1|Add0~55 )) # (!\c1|readMemDone [19] & ((\c1|Add0~55 ) # (GND)))
// \c1|Add0~58  = CARRY((!\c1|Add0~55 ) # (!\c1|readMemDone [19]))

	.dataa(vcc),
	.datab(\c1|readMemDone [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~55 ),
	.combout(\c1|Add0~57_combout ),
	.cout(\c1|Add0~58 ));
// synopsys translate_off
defparam \c1|Add0~57 .lut_mask = 16'h3C3F;
defparam \c1|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \c1|Add0~59 (
// Equation(s):
// \c1|Add0~59_combout  = (\c1|atualiza [0] & \c1|Add0~57_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~57_combout ),
	.cin(gnd),
	.combout(\c1|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~59 .lut_mask = 16'hF000;
defparam \c1|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N21
cycloneii_lcell_ff \c1|readMemDone[19] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [19]));

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \c1|Add0~60 (
// Equation(s):
// \c1|Add0~60_combout  = (\c1|readMemDone [20] & (\c1|Add0~58  $ (GND))) # (!\c1|readMemDone [20] & (!\c1|Add0~58  & VCC))
// \c1|Add0~61  = CARRY((\c1|readMemDone [20] & !\c1|Add0~58 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~58 ),
	.combout(\c1|Add0~60_combout ),
	.cout(\c1|Add0~61 ));
// synopsys translate_off
defparam \c1|Add0~60 .lut_mask = 16'hC30C;
defparam \c1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N0
cycloneii_lcell_comb \c1|Add0~62 (
// Equation(s):
// \c1|Add0~62_combout  = (\c1|atualiza [0] & \c1|Add0~60_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~60_combout ),
	.cin(gnd),
	.combout(\c1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~62 .lut_mask = 16'hF000;
defparam \c1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N1
cycloneii_lcell_ff \c1|readMemDone[20] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [20]));

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \c1|Add0~63 (
// Equation(s):
// \c1|Add0~63_combout  = (\c1|readMemDone [21] & (!\c1|Add0~61 )) # (!\c1|readMemDone [21] & ((\c1|Add0~61 ) # (GND)))
// \c1|Add0~64  = CARRY((!\c1|Add0~61 ) # (!\c1|readMemDone [21]))

	.dataa(vcc),
	.datab(\c1|readMemDone [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~61 ),
	.combout(\c1|Add0~63_combout ),
	.cout(\c1|Add0~64 ));
// synopsys translate_off
defparam \c1|Add0~63 .lut_mask = 16'h3C3F;
defparam \c1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N30
cycloneii_lcell_comb \c1|Add0~65 (
// Equation(s):
// \c1|Add0~65_combout  = (\c1|atualiza [0] & \c1|Add0~63_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~63_combout ),
	.cin(gnd),
	.combout(\c1|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~65 .lut_mask = 16'hF000;
defparam \c1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N31
cycloneii_lcell_ff \c1|readMemDone[21] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [21]));

// Location: LCCOMB_X63_Y28_N12
cycloneii_lcell_comb \c1|Add0~66 (
// Equation(s):
// \c1|Add0~66_combout  = (\c1|readMemDone [22] & (\c1|Add0~64  $ (GND))) # (!\c1|readMemDone [22] & (!\c1|Add0~64  & VCC))
// \c1|Add0~67  = CARRY((\c1|readMemDone [22] & !\c1|Add0~64 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~64 ),
	.combout(\c1|Add0~66_combout ),
	.cout(\c1|Add0~67 ));
// synopsys translate_off
defparam \c1|Add0~66 .lut_mask = 16'hC30C;
defparam \c1|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N8
cycloneii_lcell_comb \c1|Add0~68 (
// Equation(s):
// \c1|Add0~68_combout  = (\c1|atualiza [0] & \c1|Add0~66_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~66_combout ),
	.cin(gnd),
	.combout(\c1|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~68 .lut_mask = 16'hF000;
defparam \c1|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N9
cycloneii_lcell_ff \c1|readMemDone[22] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [22]));

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \c1|Add0~69 (
// Equation(s):
// \c1|Add0~69_combout  = (\c1|readMemDone [23] & (!\c1|Add0~67 )) # (!\c1|readMemDone [23] & ((\c1|Add0~67 ) # (GND)))
// \c1|Add0~70  = CARRY((!\c1|Add0~67 ) # (!\c1|readMemDone [23]))

	.dataa(vcc),
	.datab(\c1|readMemDone [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~67 ),
	.combout(\c1|Add0~69_combout ),
	.cout(\c1|Add0~70 ));
// synopsys translate_off
defparam \c1|Add0~69 .lut_mask = 16'h3C3F;
defparam \c1|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N10
cycloneii_lcell_comb \c1|Add0~71 (
// Equation(s):
// \c1|Add0~71_combout  = (\c1|atualiza [0] & \c1|Add0~69_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~69_combout ),
	.cin(gnd),
	.combout(\c1|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~71 .lut_mask = 16'hF000;
defparam \c1|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N11
cycloneii_lcell_ff \c1|readMemDone[23] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [23]));

// Location: LCCOMB_X63_Y28_N16
cycloneii_lcell_comb \c1|Add0~72 (
// Equation(s):
// \c1|Add0~72_combout  = (\c1|readMemDone [24] & (\c1|Add0~70  $ (GND))) # (!\c1|readMemDone [24] & (!\c1|Add0~70  & VCC))
// \c1|Add0~73  = CARRY((\c1|readMemDone [24] & !\c1|Add0~70 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~70 ),
	.combout(\c1|Add0~72_combout ),
	.cout(\c1|Add0~73 ));
// synopsys translate_off
defparam \c1|Add0~72 .lut_mask = 16'hC30C;
defparam \c1|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N18
cycloneii_lcell_comb \c1|Add0~74 (
// Equation(s):
// \c1|Add0~74_combout  = (\c1|atualiza [0] & \c1|Add0~72_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~72_combout ),
	.cin(gnd),
	.combout(\c1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~74 .lut_mask = 16'hF000;
defparam \c1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N19
cycloneii_lcell_ff \c1|readMemDone[24] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [24]));

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \c1|Add0~75 (
// Equation(s):
// \c1|Add0~75_combout  = (\c1|readMemDone [25] & (!\c1|Add0~73 )) # (!\c1|readMemDone [25] & ((\c1|Add0~73 ) # (GND)))
// \c1|Add0~76  = CARRY((!\c1|Add0~73 ) # (!\c1|readMemDone [25]))

	.dataa(\c1|readMemDone [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~73 ),
	.combout(\c1|Add0~75_combout ),
	.cout(\c1|Add0~76 ));
// synopsys translate_off
defparam \c1|Add0~75 .lut_mask = 16'h5A5F;
defparam \c1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N16
cycloneii_lcell_comb \c1|Add0~77 (
// Equation(s):
// \c1|Add0~77_combout  = (\c1|atualiza [0] & \c1|Add0~75_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~75_combout ),
	.cin(gnd),
	.combout(\c1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~77 .lut_mask = 16'hF000;
defparam \c1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N17
cycloneii_lcell_ff \c1|readMemDone[25] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [25]));

// Location: LCCOMB_X63_Y28_N20
cycloneii_lcell_comb \c1|Add0~78 (
// Equation(s):
// \c1|Add0~78_combout  = (\c1|readMemDone [26] & (\c1|Add0~76  $ (GND))) # (!\c1|readMemDone [26] & (!\c1|Add0~76  & VCC))
// \c1|Add0~79  = CARRY((\c1|readMemDone [26] & !\c1|Add0~76 ))

	.dataa(\c1|readMemDone [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~76 ),
	.combout(\c1|Add0~78_combout ),
	.cout(\c1|Add0~79 ));
// synopsys translate_off
defparam \c1|Add0~78 .lut_mask = 16'hA50A;
defparam \c1|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N6
cycloneii_lcell_comb \c1|Add0~80 (
// Equation(s):
// \c1|Add0~80_combout  = (\c1|atualiza [0] & \c1|Add0~78_combout )

	.dataa(vcc),
	.datab(\c1|atualiza [0]),
	.datac(\c1|Add0~78_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~80 .lut_mask = 16'hC0C0;
defparam \c1|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N7
cycloneii_lcell_ff \c1|readMemDone[26] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [26]));

// Location: LCCOMB_X64_Y28_N22
cycloneii_lcell_comb \c1|Equal1~7 (
// Equation(s):
// \c1|Equal1~7_combout  = (!\c1|readMemDone [27] & (!\c1|readMemDone [24] & (!\c1|readMemDone [25] & !\c1|readMemDone [26])))

	.dataa(\c1|readMemDone [27]),
	.datab(\c1|readMemDone [24]),
	.datac(\c1|readMemDone [25]),
	.datad(\c1|readMemDone [26]),
	.cin(gnd),
	.combout(\c1|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~7 .lut_mask = 16'h0001;
defparam \c1|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneii_lcell_comb \c1|Add0~81 (
// Equation(s):
// \c1|Add0~81_combout  = (\c1|readMemDone [27] & (!\c1|Add0~79 )) # (!\c1|readMemDone [27] & ((\c1|Add0~79 ) # (GND)))
// \c1|Add0~82  = CARRY((!\c1|Add0~79 ) # (!\c1|readMemDone [27]))

	.dataa(vcc),
	.datab(\c1|readMemDone [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~79 ),
	.combout(\c1|Add0~81_combout ),
	.cout(\c1|Add0~82 ));
// synopsys translate_off
defparam \c1|Add0~81 .lut_mask = 16'h3C3F;
defparam \c1|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N20
cycloneii_lcell_comb \c1|Add0~83 (
// Equation(s):
// \c1|Add0~83_combout  = (\c1|atualiza [0] & \c1|Add0~81_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~81_combout ),
	.cin(gnd),
	.combout(\c1|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~83 .lut_mask = 16'hF000;
defparam \c1|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N21
cycloneii_lcell_ff \c1|readMemDone[27] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [27]));

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \c1|Add0~84 (
// Equation(s):
// \c1|Add0~84_combout  = (\c1|readMemDone [28] & (\c1|Add0~82  $ (GND))) # (!\c1|readMemDone [28] & (!\c1|Add0~82  & VCC))
// \c1|Add0~85  = CARRY((\c1|readMemDone [28] & !\c1|Add0~82 ))

	.dataa(vcc),
	.datab(\c1|readMemDone [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~82 ),
	.combout(\c1|Add0~84_combout ),
	.cout(\c1|Add0~85 ));
// synopsys translate_off
defparam \c1|Add0~84 .lut_mask = 16'hC30C;
defparam \c1|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N28
cycloneii_lcell_comb \c1|Add0~86 (
// Equation(s):
// \c1|Add0~86_combout  = (\c1|atualiza [0] & \c1|Add0~84_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~84_combout ),
	.cin(gnd),
	.combout(\c1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~86 .lut_mask = 16'hF000;
defparam \c1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N29
cycloneii_lcell_ff \c1|readMemDone[28] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [28]));

// Location: LCCOMB_X63_Y28_N26
cycloneii_lcell_comb \c1|Add0~87 (
// Equation(s):
// \c1|Add0~87_combout  = (\c1|readMemDone [29] & (!\c1|Add0~85 )) # (!\c1|readMemDone [29] & ((\c1|Add0~85 ) # (GND)))
// \c1|Add0~88  = CARRY((!\c1|Add0~85 ) # (!\c1|readMemDone [29]))

	.dataa(\c1|readMemDone [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c1|Add0~85 ),
	.combout(\c1|Add0~87_combout ),
	.cout(\c1|Add0~88 ));
// synopsys translate_off
defparam \c1|Add0~87 .lut_mask = 16'h5A5F;
defparam \c1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneii_lcell_comb \c1|Add0~93 (
// Equation(s):
// \c1|Add0~93_combout  = \c1|Add0~91  $ (\c1|readMemDone [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|readMemDone [31]),
	.cin(\c1|Add0~91 ),
	.combout(\c1|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~93 .lut_mask = 16'h0FF0;
defparam \c1|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N2
cycloneii_lcell_comb \c1|Add0~95 (
// Equation(s):
// \c1|Add0~95_combout  = (\c1|atualiza [0] & \c1|Add0~93_combout )

	.dataa(vcc),
	.datab(\c1|atualiza [0]),
	.datac(\c1|Add0~93_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~95 .lut_mask = 16'hC0C0;
defparam \c1|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N3
cycloneii_lcell_ff \c1|readMemDone[31] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [31]));

// Location: LCCOMB_X64_Y28_N14
cycloneii_lcell_comb \c1|Add0~89 (
// Equation(s):
// \c1|Add0~89_combout  = (\c1|atualiza [0] & \c1|Add0~87_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~87_combout ),
	.cin(gnd),
	.combout(\c1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~89 .lut_mask = 16'hF000;
defparam \c1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N15
cycloneii_lcell_ff \c1|readMemDone[29] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [29]));

// Location: LCCOMB_X64_Y28_N24
cycloneii_lcell_comb \c1|Equal1~8 (
// Equation(s):
// \c1|Equal1~8_combout  = (!\c1|readMemDone [30] & (!\c1|readMemDone [31] & (!\c1|readMemDone [29] & !\c1|readMemDone [28])))

	.dataa(\c1|readMemDone [30]),
	.datab(\c1|readMemDone [31]),
	.datac(\c1|readMemDone [29]),
	.datad(\c1|readMemDone [28]),
	.cin(gnd),
	.combout(\c1|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~8 .lut_mask = 16'h0001;
defparam \c1|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \c1|Add0~56 (
// Equation(s):
// \c1|Add0~56_combout  = (\c1|atualiza [0] & \c1|Add0~54_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|Add0~54_combout ),
	.cin(gnd),
	.combout(\c1|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Add0~56 .lut_mask = 16'hF000;
defparam \c1|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N27
cycloneii_lcell_ff \c1|readMemDone[18] (
	.clk(\KEY~combout [0]),
	.datain(\c1|Add0~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|readMemDone[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|readMemDone [18]));

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb \c1|Equal1~5 (
// Equation(s):
// \c1|Equal1~5_combout  = (!\c1|readMemDone [16] & (!\c1|readMemDone [17] & (!\c1|readMemDone [19] & !\c1|readMemDone [18])))

	.dataa(\c1|readMemDone [16]),
	.datab(\c1|readMemDone [17]),
	.datac(\c1|readMemDone [19]),
	.datad(\c1|readMemDone [18]),
	.cin(gnd),
	.combout(\c1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~5 .lut_mask = 16'h0001;
defparam \c1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N26
cycloneii_lcell_comb \c1|Equal1~9 (
// Equation(s):
// \c1|Equal1~9_combout  = (\c1|Equal1~6_combout  & (\c1|Equal1~7_combout  & (\c1|Equal1~8_combout  & \c1|Equal1~5_combout )))

	.dataa(\c1|Equal1~6_combout ),
	.datab(\c1|Equal1~7_combout ),
	.datac(\c1|Equal1~8_combout ),
	.datad(\c1|Equal1~5_combout ),
	.cin(gnd),
	.combout(\c1|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Equal1~9 .lut_mask = 16'h8000;
defparam \c1|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \c1|atualiza~0 (
// Equation(s):
// \c1|atualiza~0_combout  = (\c1|atualiza [0] & ((\c1|cacheWriteBackMem~regout ) # ((!\c1|Equal1~4_combout ) # (!\c1|Equal1~9_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|cacheWriteBackMem~regout ),
	.datac(\c1|Equal1~9_combout ),
	.datad(\c1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\c1|atualiza~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|atualiza~0 .lut_mask = 16'h8AAA;
defparam \c1|atualiza~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \c1|atualiza~1 (
// Equation(s):
// \c1|atualiza~1_combout  = (\c1|atualiza~0_combout ) # ((\c1|always0~1_combout  & (\c1|always0~3_combout  & !\c1|atualiza [0])))

	.dataa(\c1|always0~1_combout ),
	.datab(\c1|always0~3_combout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|atualiza~0_combout ),
	.cin(gnd),
	.combout(\c1|atualiza~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|atualiza~1 .lut_mask = 16'hFF08;
defparam \c1|atualiza~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N17
cycloneii_lcell_ff \c1|atualiza[0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|atualiza~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|atualiza [0]));

// Location: LCCOMB_X61_Y25_N0
cycloneii_lcell_comb \c1|cacheVia1[3][5]~33 (
// Equation(s):
// \c1|cacheVia1[3][5]~33_combout  = (\SW~combout [11] & (\c1|atualiza [0] & (\SW~combout [12] & \c1|via~regout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|atualiza [0]),
	.datac(\SW~combout [12]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][5]~33 .lut_mask = 16'h8000;
defparam \c1|cacheVia1[3][5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N25
cycloneii_lcell_ff \c1|cacheVia1[3][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[3][5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][3]~regout ));

// Location: LCFF_X60_Y25_N5
cycloneii_lcell_ff \c1|cacheVia1[2][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[2][5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][3]~regout ));

// Location: LCFF_X61_Y25_N23
cycloneii_lcell_ff \c1|cacheVia1[0][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[0][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][3]~regout ));

// Location: LCFF_X62_Y25_N29
cycloneii_lcell_ff \c1|cacheVia1[1][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|cacheVia1[1][5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][3]~regout ));

// Location: LCCOMB_X61_Y25_N22
cycloneii_lcell_comb \c1|Mux13~0 (
// Equation(s):
// \c1|Mux13~0_combout  = (\SW~combout [12] & (\SW~combout [11])) # (!\SW~combout [12] & ((\SW~combout [11] & ((\c1|cacheVia1[1][3]~regout ))) # (!\SW~combout [11] & (\c1|cacheVia1[0][3]~regout ))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[0][3]~regout ),
	.datad(\c1|cacheVia1[1][3]~regout ),
	.cin(gnd),
	.combout(\c1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux13~0 .lut_mask = 16'hDC98;
defparam \c1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneii_lcell_comb \c1|Mux13~1 (
// Equation(s):
// \c1|Mux13~1_combout  = (\SW~combout [12] & ((\c1|Mux13~0_combout  & (\c1|cacheVia1[3][3]~regout )) # (!\c1|Mux13~0_combout  & ((\c1|cacheVia1[2][3]~regout ))))) # (!\SW~combout [12] & (((\c1|Mux13~0_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia1[3][3]~regout ),
	.datac(\c1|cacheVia1[2][3]~regout ),
	.datad(\c1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux13~1 .lut_mask = 16'hDDA0;
defparam \c1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \c1|cacheWriteBackMem~3 (
// Equation(s):
// \c1|cacheWriteBackMem~3_combout  = ((!\c1|always0~0_combout  & (\SW~combout [13] $ (!\c1|Mux13~1_combout )))) # (!\c1|always0~3_combout )

	.dataa(\SW~combout [13]),
	.datab(\c1|Mux13~1_combout ),
	.datac(\c1|always0~0_combout ),
	.datad(\c1|always0~3_combout ),
	.cin(gnd),
	.combout(\c1|cacheWriteBackMem~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheWriteBackMem~3 .lut_mask = 16'h09FF;
defparam \c1|cacheWriteBackMem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N27
cycloneii_lcell_ff \c1|hit (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheWriteBackMem~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c1|atualiza [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|hit~regout ));

// Location: LCCOMB_X64_Y24_N20
cycloneii_lcell_comb \H1|saida[5]~feeder (
// Equation(s):
// \H1|saida[5]~feeder_combout  = \c1|hit~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|hit~regout ),
	.cin(gnd),
	.combout(\H1|saida[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H1|saida[5]~feeder .lut_mask = 16'hFF00;
defparam \H1|saida[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N21
cycloneii_lcell_ff \H1|saida[5] (
	.clk(\KEY~combout [0]),
	.datain(\H1|saida[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H1|saida [5]));

// Location: LCCOMB_X64_Y24_N26
cycloneii_lcell_comb \H1|saida[4]~feeder (
// Equation(s):
// \H1|saida[4]~feeder_combout  = \c1|hit~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|hit~regout ),
	.cin(gnd),
	.combout(\H1|saida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H1|saida[4]~feeder .lut_mask = 16'hFF00;
defparam \H1|saida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N27
cycloneii_lcell_ff \H1|saida[4] (
	.clk(\KEY~combout [0]),
	.datain(\H1|saida[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H1|saida [4]));

// Location: LCCOMB_X64_Y24_N12
cycloneii_lcell_comb \H1|saida[3]~feeder (
// Equation(s):
// \H1|saida[3]~feeder_combout  = \c1|hit~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|hit~regout ),
	.cin(gnd),
	.combout(\H1|saida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H1|saida[3]~feeder .lut_mask = 16'hFF00;
defparam \H1|saida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N13
cycloneii_lcell_ff \H1|saida[3] (
	.clk(\KEY~combout [0]),
	.datain(\H1|saida[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H1|saida [3]));

// Location: LCCOMB_X64_Y24_N10
cycloneii_lcell_comb \H1|saida[0]~feeder (
// Equation(s):
// \H1|saida[0]~feeder_combout  = \c1|hit~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|hit~regout ),
	.cin(gnd),
	.combout(\H1|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H1|saida[0]~feeder .lut_mask = 16'hFF00;
defparam \H1|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N11
cycloneii_lcell_ff \H1|saida[0] (
	.clk(\KEY~combout [0]),
	.datain(\H1|saida[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H1|saida [0]));

// Location: LCCOMB_X55_Y27_N24
cycloneii_lcell_comb \c1|cacheVia0~45 (
// Equation(s):
// \c1|cacheVia0~45_combout  = (\SW~combout [12] & ((\SW~combout [11] & (\SW~combout [0])) # (!\SW~combout [11] & ((!\c1|cacheVia0[3][0]~regout ))))) # (!\SW~combout [12] & (((!\c1|cacheVia0[3][0]~regout ))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia0[3][0]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~45_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~45 .lut_mask = 16'h80BF;
defparam \c1|cacheVia0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneii_lcell_comb \c1|cacheVia1[0][0]~6 (
// Equation(s):
// \c1|cacheVia1[0][0]~6_combout  = (\c1|Decoder0~1_combout  & ((\c1|cacheVia1[0][0]~regout ))) # (!\c1|Decoder0~1_combout  & (\SW~combout [0]))

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\c1|cacheVia1[0][0]~regout ),
	.datad(\c1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][0]~6 .lut_mask = 16'hF0CC;
defparam \c1|cacheVia1[0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneii_lcell_comb \c1|always0~5 (
// Equation(s):
// \c1|always0~5_combout  = (\c1|atualiza [0] & \c1|via~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~5 .lut_mask = 16'hF000;
defparam \c1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneii_lcell_comb \c1|cacheVia1[2][1]~35 (
// Equation(s):
// \c1|cacheVia1[2][1]~35_combout  = ((\c1|always0~1_combout ) # (!\c1|always0~3_combout )) # (!\SW~combout [17])

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][1]~35 .lut_mask = 16'hFF3F;
defparam \c1|cacheVia1[2][1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneii_lcell_comb \c1|cacheVia1[0][0]~38 (
// Equation(s):
// \c1|cacheVia1[0][0]~38_combout  = (!\c1|cacheVia0~40_combout  & ((\c1|always0~5_combout  & (!\c1|Decoder0~1_combout )) # (!\c1|always0~5_combout  & ((!\c1|cacheVia1[2][1]~35_combout )))))

	.dataa(\c1|cacheVia0~40_combout ),
	.datab(\c1|Decoder0~1_combout ),
	.datac(\c1|always0~5_combout ),
	.datad(\c1|cacheVia1[2][1]~35_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][0]~38 .lut_mask = 16'h1015;
defparam \c1|cacheVia1[0][0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N5
cycloneii_lcell_ff \c1|cacheVia1[0][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[0][0]~6_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[0][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][0]~regout ));

// Location: LCCOMB_X61_Y26_N26
cycloneii_lcell_comb \c1|Decoder0~2 (
// Equation(s):
// \c1|Decoder0~2_combout  = (\SW~combout [11] & !\SW~combout [12])

	.dataa(\SW~combout [11]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Decoder0~2 .lut_mask = 16'h0A0A;
defparam \c1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneii_lcell_comb \c1|cacheVia1[1][0]~4 (
// Equation(s):
// \c1|cacheVia1[1][0]~4_combout  = (\c1|Decoder0~2_combout  & ((\SW~combout [0]))) # (!\c1|Decoder0~2_combout  & (\c1|cacheVia1[1][0]~regout ))

	.dataa(vcc),
	.datab(\c1|cacheVia1[1][0]~regout ),
	.datac(\SW~combout [0]),
	.datad(\c1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][0]~4 .lut_mask = 16'hF0CC;
defparam \c1|cacheVia1[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneii_lcell_comb \c1|cacheVia1[1][0]~feeder (
// Equation(s):
// \c1|cacheVia1[1][0]~feeder_combout  = \c1|cacheVia1[1][0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1[1][0]~4_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][0]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneii_lcell_comb \c1|cacheVia1[1][0]~37 (
// Equation(s):
// \c1|cacheVia1[1][0]~37_combout  = (!\c1|cacheVia0~40_combout  & ((\c1|always0~5_combout  & (\c1|Decoder0~2_combout )) # (!\c1|always0~5_combout  & ((!\c1|cacheVia1[2][1]~35_combout )))))

	.dataa(\c1|cacheVia0~40_combout ),
	.datab(\c1|always0~5_combout ),
	.datac(\c1|Decoder0~2_combout ),
	.datad(\c1|cacheVia1[2][1]~35_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][0]~37 .lut_mask = 16'h4051;
defparam \c1|cacheVia1[1][0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N29
cycloneii_lcell_ff \c1|cacheVia1[1][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[1][0]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[1][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][0]~regout ));

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \c1|Mux37~0 (
// Equation(s):
// \c1|Mux37~0_combout  = (\SW~combout [11] & ((\SW~combout [12]) # ((\c1|cacheVia1[1][0]~regout )))) # (!\SW~combout [11] & (!\SW~combout [12] & (\c1|cacheVia1[0][0]~regout )))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia1[0][0]~regout ),
	.datad(\c1|cacheVia1[1][0]~regout ),
	.cin(gnd),
	.combout(\c1|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux37~0 .lut_mask = 16'hBA98;
defparam \c1|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \c1|cacheVia1[3][0]~7 (
// Equation(s):
// \c1|cacheVia1[3][0]~7_combout  = (\c1|Decoder0~3_combout  & ((\SW~combout [0]))) # (!\c1|Decoder0~3_combout  & (\c1|cacheVia1[3][0]~regout ))

	.dataa(\c1|cacheVia1[3][0]~regout ),
	.datab(vcc),
	.datac(\SW~combout [0]),
	.datad(\c1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][0]~7 .lut_mask = 16'hF0AA;
defparam \c1|cacheVia1[3][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \c1|cacheVia1[3][0]~feeder (
// Equation(s):
// \c1|cacheVia1[3][0]~feeder_combout  = \c1|cacheVia1[3][0]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1[3][0]~7_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][0]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneii_lcell_comb \c1|cacheVia0~40 (
// Equation(s):
// \c1|cacheVia0~40_combout  = (\c1|atualiza [0] & !\c1|via~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|atualiza [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~40_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~40 .lut_mask = 16'h00F0;
defparam \c1|cacheVia0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneii_lcell_comb \c1|cacheVia1[3][0]~39 (
// Equation(s):
// \c1|cacheVia1[3][0]~39_combout  = (!\c1|cacheVia0~40_combout  & ((\c1|always0~5_combout  & (\c1|Decoder0~3_combout )) # (!\c1|always0~5_combout  & ((!\c1|cacheVia1[2][1]~35_combout )))))

	.dataa(\c1|Decoder0~3_combout ),
	.datab(\c1|always0~5_combout ),
	.datac(\c1|cacheVia0~40_combout ),
	.datad(\c1|cacheVia1[2][1]~35_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][0]~39 .lut_mask = 16'h080B;
defparam \c1|cacheVia1[3][0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N17
cycloneii_lcell_ff \c1|cacheVia1[3][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[3][0]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[3][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][0]~regout ));

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \c1|Mux37~1 (
// Equation(s):
// \c1|Mux37~1_combout  = (\c1|Mux37~0_combout  & (((\c1|cacheVia1[3][0]~regout ) # (!\SW~combout [12])))) # (!\c1|Mux37~0_combout  & (\c1|cacheVia1[2][0]~regout  & ((\SW~combout [12]))))

	.dataa(\c1|cacheVia1[2][0]~regout ),
	.datab(\c1|Mux37~0_combout ),
	.datac(\c1|cacheVia1[3][0]~regout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\c1|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux37~1 .lut_mask = 16'hE2CC;
defparam \c1|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \c1|dataCacheParaMem~1 (
// Equation(s):
// \c1|dataCacheParaMem~1_combout  = (\c1|Mux14~1_combout  & (\c1|Mux31~1_combout )) # (!\c1|Mux14~1_combout  & ((\c1|Mux37~1_combout )))

	.dataa(\c1|Mux14~1_combout ),
	.datab(vcc),
	.datac(\c1|Mux31~1_combout ),
	.datad(\c1|Mux37~1_combout ),
	.cin(gnd),
	.combout(\c1|dataCacheParaMem~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|dataCacheParaMem~1 .lut_mask = 16'hF5A0;
defparam \c1|dataCacheParaMem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneii_lcell_comb \c1|blocoVia0[0]~5 (
// Equation(s):
// \c1|blocoVia0[0]~5_combout  = (!\c1|atualiza [0] & (((\c1|always0~1_combout  & \c1|Mux14~1_combout )) # (!\c1|always0~3_combout )))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|always0~1_combout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0[0]~5 .lut_mask = 16'h4505;
defparam \c1|blocoVia0[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneii_lcell_comb \c1|cacheVia0[3][7]~67 (
// Equation(s):
// \c1|cacheVia0[3][7]~67_combout  = (\c1|Decoder0~3_combout  & ((\c1|always0~3_combout  & ((!\c1|always0~6_combout ))) # (!\c1|always0~3_combout  & (!\c1|cacheVia0[3][7]~regout ))))

	.dataa(\c1|Decoder0~3_combout ),
	.datab(\c1|cacheVia0[3][7]~regout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~6_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][7]~67 .lut_mask = 16'h02A2;
defparam \c1|cacheVia0[3][7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneii_lcell_comb \c1|cacheVia0[3][7]~68 (
// Equation(s):
// \c1|cacheVia0[3][7]~68_combout  = (\c1|blocoVia0[0]~5_combout  & ((\c1|cacheVia0[3][7]~67_combout  & (\SW~combout [17])) # (!\c1|cacheVia0[3][7]~67_combout  & ((\c1|cacheVia0[3][7]~regout ))))) # (!\c1|blocoVia0[0]~5_combout  & 
// (((\c1|cacheVia0[3][7]~regout ))))

	.dataa(\SW~combout [17]),
	.datab(\c1|blocoVia0[0]~5_combout ),
	.datac(\c1|cacheVia0[3][7]~regout ),
	.datad(\c1|cacheVia0[3][7]~67_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][7]~68 .lut_mask = 16'hB8F0;
defparam \c1|cacheVia0[3][7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N1
cycloneii_lcell_ff \c1|cacheVia0[3][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[3][7]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][7]~regout ));

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \c1|cacheVia0[1][7]~64 (
// Equation(s):
// \c1|cacheVia0[1][7]~64_combout  = (\c1|cacheVia0[1][7]~63_combout  & ((\c1|blocoVia0[0]~5_combout  & (\SW~combout [17])) # (!\c1|blocoVia0[0]~5_combout  & ((\c1|cacheVia0[1][7]~regout ))))) # (!\c1|cacheVia0[1][7]~63_combout  & 
// (((\c1|cacheVia0[1][7]~regout ))))

	.dataa(\c1|cacheVia0[1][7]~63_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|cacheVia0[1][7]~regout ),
	.datad(\c1|blocoVia0[0]~5_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[1][7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[1][7]~64 .lut_mask = 16'hD8F0;
defparam \c1|cacheVia0[1][7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N19
cycloneii_lcell_ff \c1|cacheVia0[1][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[1][7]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][7]~regout ));

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \c1|cacheVia0[0][7]~65 (
// Equation(s):
// \c1|cacheVia0[0][7]~65_combout  = (!\c1|Decoder0~1_combout  & ((\c1|always0~3_combout  & ((!\c1|always0~6_combout ))) # (!\c1|always0~3_combout  & (!\c1|cacheVia0[0][7]~regout ))))

	.dataa(\c1|cacheVia0[0][7]~regout ),
	.datab(\c1|Decoder0~1_combout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~6_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][7]~65 .lut_mask = 16'h0131;
defparam \c1|cacheVia0[0][7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \c1|cacheVia0[0][7]~66 (
// Equation(s):
// \c1|cacheVia0[0][7]~66_combout  = (\c1|cacheVia0[0][7]~65_combout  & ((\c1|blocoVia0[0]~5_combout  & (\SW~combout [17])) # (!\c1|blocoVia0[0]~5_combout  & ((\c1|cacheVia0[0][7]~regout ))))) # (!\c1|cacheVia0[0][7]~65_combout  & 
// (((\c1|cacheVia0[0][7]~regout ))))

	.dataa(\SW~combout [17]),
	.datab(\c1|cacheVia0[0][7]~65_combout ),
	.datac(\c1|cacheVia0[0][7]~regout ),
	.datad(\c1|blocoVia0[0]~5_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][7]~66 .lut_mask = 16'hB8F0;
defparam \c1|cacheVia0[0][7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N13
cycloneii_lcell_ff \c1|cacheVia0[0][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[0][7]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][7]~regout ));

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \c1|Mux28~0 (
// Equation(s):
// \c1|Mux28~0_combout  = (\SW~combout [11] & ((\c1|cacheVia0[1][7]~regout ) # ((\SW~combout [12])))) # (!\SW~combout [11] & (((!\SW~combout [12] & \c1|cacheVia0[0][7]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0[1][7]~regout ),
	.datac(\SW~combout [12]),
	.datad(\c1|cacheVia0[0][7]~regout ),
	.cin(gnd),
	.combout(\c1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux28~0 .lut_mask = 16'hADA8;
defparam \c1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneii_lcell_comb \c1|cacheVia0[2][7]~61 (
// Equation(s):
// \c1|cacheVia0[2][7]~61_combout  = (\c1|Decoder0~0_combout  & ((\c1|always0~3_combout  & ((!\c1|always0~6_combout ))) # (!\c1|always0~3_combout  & (!\c1|cacheVia0[2][7]~regout ))))

	.dataa(\c1|Decoder0~0_combout ),
	.datab(\c1|cacheVia0[2][7]~regout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|always0~6_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][7]~61 .lut_mask = 16'h02A2;
defparam \c1|cacheVia0[2][7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneii_lcell_comb \c1|cacheVia0[2][7]~62 (
// Equation(s):
// \c1|cacheVia0[2][7]~62_combout  = (\c1|cacheVia0[2][7]~61_combout  & ((\c1|blocoVia0[0]~5_combout  & (\SW~combout [17])) # (!\c1|blocoVia0[0]~5_combout  & ((\c1|cacheVia0[2][7]~regout ))))) # (!\c1|cacheVia0[2][7]~61_combout  & 
// (((\c1|cacheVia0[2][7]~regout ))))

	.dataa(\SW~combout [17]),
	.datab(\c1|cacheVia0[2][7]~61_combout ),
	.datac(\c1|cacheVia0[2][7]~regout ),
	.datad(\c1|blocoVia0[0]~5_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][7]~62 .lut_mask = 16'hB8F0;
defparam \c1|cacheVia0[2][7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N3
cycloneii_lcell_ff \c1|cacheVia0[2][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][7]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][7]~regout ));

// Location: LCCOMB_X59_Y27_N2
cycloneii_lcell_comb \c1|Mux28~1 (
// Equation(s):
// \c1|Mux28~1_combout  = (\SW~combout [12] & ((\c1|Mux28~0_combout  & (\c1|cacheVia0[3][7]~regout )) # (!\c1|Mux28~0_combout  & ((\c1|cacheVia0[2][7]~regout ))))) # (!\SW~combout [12] & (((\c1|Mux28~0_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia0[3][7]~regout ),
	.datac(\c1|Mux28~0_combout ),
	.datad(\c1|cacheVia0[2][7]~regout ),
	.cin(gnd),
	.combout(\c1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux28~1 .lut_mask = 16'hDAD0;
defparam \c1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneii_lcell_comb \c1|always0~6 (
// Equation(s):
// \c1|always0~6_combout  = (!\c1|Mux28~1_combout ) # (!\c1|Mux6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \c1|always0~6 .lut_mask = 16'h0FFF;
defparam \c1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneii_lcell_comb \c1|blocoVia1[0]~3 (
// Equation(s):
// \c1|blocoVia1[0]~3_combout  = (!\SW~combout [17] & !\c1|Mux16~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\c1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[0]~3 .lut_mask = 16'h000F;
defparam \c1|blocoVia1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneii_lcell_comb \c1|dataCacheParaMem[0]~0 (
// Equation(s):
// \c1|dataCacheParaMem[0]~0_combout  = (\c1|Mux14~1_combout  & (((!\c1|always0~6_combout )))) # (!\c1|Mux14~1_combout  & (!\c1|Mux34~1_combout  & ((!\c1|blocoVia1[0]~3_combout ))))

	.dataa(\c1|Mux34~1_combout ),
	.datab(\c1|Mux14~1_combout ),
	.datac(\c1|always0~6_combout ),
	.datad(\c1|blocoVia1[0]~3_combout ),
	.cin(gnd),
	.combout(\c1|dataCacheParaMem[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|dataCacheParaMem[0]~0 .lut_mask = 16'h0C1D;
defparam \c1|dataCacheParaMem[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneii_lcell_comb \c1|dataCacheParaMem[0]~2 (
// Equation(s):
// \c1|dataCacheParaMem[0]~2_combout  = (!\c1|atualiza [0] & (\c1|always0~1_combout  & (\c1|always0~3_combout  & \c1|dataCacheParaMem[0]~0_combout )))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|always0~1_combout ),
	.datac(\c1|always0~3_combout ),
	.datad(\c1|dataCacheParaMem[0]~0_combout ),
	.cin(gnd),
	.combout(\c1|dataCacheParaMem[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|dataCacheParaMem[0]~2 .lut_mask = 16'h4000;
defparam \c1|dataCacheParaMem[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N7
cycloneii_lcell_ff \c1|dataCacheParaMem[0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|dataCacheParaMem~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|dataCacheParaMem[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|dataCacheParaMem [0]));

// Location: LCFF_X61_Y27_N27
cycloneii_lcell_ff \c1|addrCacheOut[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|addrCacheOut [0]));

// Location: LCFF_X61_Y27_N21
cycloneii_lcell_ff \c1|addrCacheOut[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|addrCacheOut [1]));

// Location: LCCOMB_X56_Y26_N4
cycloneii_lcell_comb \c1|addrCacheOut~3 (
// Equation(s):
// \c1|addrCacheOut~3_combout  = (\c1|Mux14~1_combout  & (((\c1|Mux9~1_combout )))) # (!\c1|Mux14~1_combout  & ((\c1|always0~1_combout  & (\c1|addrCacheOut~2_combout )) # (!\c1|always0~1_combout  & ((\c1|Mux9~1_combout )))))

	.dataa(\c1|addrCacheOut~2_combout ),
	.datab(\c1|Mux9~1_combout ),
	.datac(\c1|Mux14~1_combout ),
	.datad(\c1|always0~1_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut~3 .lut_mask = 16'hCACC;
defparam \c1|addrCacheOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneii_lcell_comb \c1|blocoVia1[6]~4 (
// Equation(s):
// \c1|blocoVia1[6]~4_combout  = (!\c1|atualiza [0] & (((\c1|always0~2_combout ) # (\c1|always0~4_combout )) # (!\c1|Mux6~0_combout )))

	.dataa(\c1|Mux6~0_combout ),
	.datab(\c1|always0~2_combout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|always0~4_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[6]~4 .lut_mask = 16'h0F0D;
defparam \c1|blocoVia1[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \c1|cacheVia1[1][7]~55 (
// Equation(s):
// \c1|cacheVia1[1][7]~55_combout  = (!\c1|Mux14~1_combout  & (!\c1|Mux34~1_combout  & ((\SW~combout [17]) # (\c1|Mux16~1_combout ))))

	.dataa(\c1|Mux14~1_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|Mux16~1_combout ),
	.datad(\c1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][7]~55 .lut_mask = 16'h0054;
defparam \c1|cacheVia1[1][7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneii_lcell_comb \c1|cacheVia1[1][7]~45 (
// Equation(s):
// \c1|cacheVia1[1][7]~45_combout  = (\c1|blocoVia1[6]~4_combout  & ((\c1|always0~1_combout  & ((\c1|cacheVia1[1][7]~55_combout ))) # (!\c1|always0~1_combout  & (\SW~combout [17]))))

	.dataa(\c1|blocoVia1[6]~4_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|always0~1_combout ),
	.datad(\c1|cacheVia1[1][7]~55_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][7]~45 .lut_mask = 16'hA808;
defparam \c1|cacheVia1[1][7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneii_lcell_comb \c1|cacheVia1[1][7]~46 (
// Equation(s):
// \c1|cacheVia1[1][7]~46_combout  = (\c1|Decoder0~2_combout  & ((\c1|cacheVia1[1][7]~45_combout  & (\SW~combout [17])) # (!\c1|cacheVia1[1][7]~45_combout  & ((\c1|cacheVia1[1][7]~regout ))))) # (!\c1|Decoder0~2_combout  & (((\c1|cacheVia1[1][7]~regout ))))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|cacheVia1[1][7]~regout ),
	.datad(\c1|cacheVia1[1][7]~45_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][7]~46 .lut_mask = 16'hD8F0;
defparam \c1|cacheVia1[1][7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N9
cycloneii_lcell_ff \c1|cacheVia1[1][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[1][7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][7]~regout ));

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \c1|cacheVia1[0][7]~48 (
// Equation(s):
// \c1|cacheVia1[0][7]~48_combout  = (\c1|Decoder0~1_combout  & (((\c1|cacheVia1[0][7]~regout )))) # (!\c1|Decoder0~1_combout  & ((\c1|cacheVia1[1][7]~45_combout  & (\SW~combout [17])) # (!\c1|cacheVia1[1][7]~45_combout  & ((\c1|cacheVia1[0][7]~regout )))))

	.dataa(\c1|Decoder0~1_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|cacheVia1[0][7]~regout ),
	.datad(\c1|cacheVia1[1][7]~45_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][7]~48 .lut_mask = 16'hE4F0;
defparam \c1|cacheVia1[0][7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N21
cycloneii_lcell_ff \c1|cacheVia1[0][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[0][7]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][7]~regout ));

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \c1|cacheVia1[2][7]~47 (
// Equation(s):
// \c1|cacheVia1[2][7]~47_combout  = (\c1|Decoder0~0_combout  & ((\c1|cacheVia1[1][7]~45_combout  & (\SW~combout [17])) # (!\c1|cacheVia1[1][7]~45_combout  & ((\c1|cacheVia1[2][7]~regout ))))) # (!\c1|Decoder0~0_combout  & (((\c1|cacheVia1[2][7]~regout ))))

	.dataa(\c1|Decoder0~0_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|cacheVia1[2][7]~regout ),
	.datad(\c1|cacheVia1[1][7]~45_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][7]~47 .lut_mask = 16'hD8F0;
defparam \c1|cacheVia1[2][7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N11
cycloneii_lcell_ff \c1|cacheVia1[2][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[2][7]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][7]~regout ));

// Location: LCCOMB_X61_Y26_N14
cycloneii_lcell_comb \c1|Mux34~0 (
// Equation(s):
// \c1|Mux34~0_combout  = (\SW~combout [11] & (\SW~combout [12])) # (!\SW~combout [11] & ((\SW~combout [12] & ((!\c1|cacheVia1[2][7]~regout ))) # (!\SW~combout [12] & (!\c1|cacheVia1[0][7]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia1[0][7]~regout ),
	.datad(\c1|cacheVia1[2][7]~regout ),
	.cin(gnd),
	.combout(\c1|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux34~0 .lut_mask = 16'h89CD;
defparam \c1|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \c1|cacheVia1[3][7]~49 (
// Equation(s):
// \c1|cacheVia1[3][7]~49_combout  = (\c1|Decoder0~3_combout  & ((\c1|cacheVia1[1][7]~45_combout  & (\SW~combout [17])) # (!\c1|cacheVia1[1][7]~45_combout  & ((\c1|cacheVia1[3][7]~regout ))))) # (!\c1|Decoder0~3_combout  & (((\c1|cacheVia1[3][7]~regout ))))

	.dataa(\c1|Decoder0~3_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|cacheVia1[3][7]~regout ),
	.datad(\c1|cacheVia1[1][7]~45_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][7]~49 .lut_mask = 16'hD8F0;
defparam \c1|cacheVia1[3][7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N13
cycloneii_lcell_ff \c1|cacheVia1[3][7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[3][7]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][7]~regout ));

// Location: LCCOMB_X61_Y26_N30
cycloneii_lcell_comb \c1|Mux34~1 (
// Equation(s):
// \c1|Mux34~1_combout  = (\SW~combout [11] & ((\c1|Mux34~0_combout  & ((!\c1|cacheVia1[3][7]~regout ))) # (!\c1|Mux34~0_combout  & (!\c1|cacheVia1[1][7]~regout )))) # (!\SW~combout [11] & (((\c1|Mux34~0_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1[1][7]~regout ),
	.datac(\c1|Mux34~0_combout ),
	.datad(\c1|cacheVia1[3][7]~regout ),
	.cin(gnd),
	.combout(\c1|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux34~1 .lut_mask = 16'h52F2;
defparam \c1|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneii_lcell_comb \c1|addrCacheOut[2]~4 (
// Equation(s):
// \c1|addrCacheOut[2]~4_combout  = (\c1|Mux34~1_combout ) # ((!\SW~combout [17] & !\c1|Mux16~1_combout ))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\c1|Mux34~1_combout ),
	.datad(\c1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut[2]~4 .lut_mask = 16'hF0F5;
defparam \c1|addrCacheOut[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneii_lcell_comb \c1|addrCacheOut[2]~10 (
// Equation(s):
// \c1|addrCacheOut[2]~10_combout  = (\c1|Mux14~1_combout  & (((!\c1|Mux6~0_combout )) # (!\c1|Mux28~1_combout ))) # (!\c1|Mux14~1_combout  & (((\c1|addrCacheOut[2]~4_combout ))))

	.dataa(\c1|Mux28~1_combout ),
	.datab(\c1|Mux6~0_combout ),
	.datac(\c1|Mux14~1_combout ),
	.datad(\c1|addrCacheOut[2]~4_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut[2]~10 .lut_mask = 16'h7F70;
defparam \c1|addrCacheOut[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneii_lcell_comb \c1|addrCacheOut[2]~5 (
// Equation(s):
// \c1|addrCacheOut[2]~5_combout  = ((\c1|addrCacheOut[2]~10_combout ) # (!\c1|always0~1_combout )) # (!\c1|blocoVia1[6]~4_combout )

	.dataa(vcc),
	.datab(\c1|blocoVia1[6]~4_combout ),
	.datac(\c1|always0~1_combout ),
	.datad(\c1|addrCacheOut[2]~10_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut[2]~5 .lut_mask = 16'hFF3F;
defparam \c1|addrCacheOut[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \c1|addrCacheOut~6 (
// Equation(s):
// \c1|addrCacheOut~6_combout  = (\c1|addrCacheOut[2]~5_combout  & (\SW~combout [13])) # (!\c1|addrCacheOut[2]~5_combout  & ((\c1|addrCacheOut~3_combout )))

	.dataa(vcc),
	.datab(\SW~combout [13]),
	.datac(\c1|addrCacheOut~3_combout ),
	.datad(\c1|addrCacheOut[2]~5_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut~6 .lut_mask = 16'hCCF0;
defparam \c1|addrCacheOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N9
cycloneii_lcell_ff \c1|addrCacheOut[2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|addrCacheOut~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|addrCacheOut [2]));

// Location: LCCOMB_X57_Y26_N22
cycloneii_lcell_comb \c1|addrCacheOut~7 (
// Equation(s):
// \c1|addrCacheOut~7_combout  = (\SW~combout [17] & (\c1|Mux12~1_combout )) # (!\SW~combout [17] & ((\c1|Mux16~1_combout  & (\c1|Mux12~1_combout )) # (!\c1|Mux16~1_combout  & ((\c1|Mux8~1_combout )))))

	.dataa(\SW~combout [17]),
	.datab(\c1|Mux12~1_combout ),
	.datac(\c1|Mux8~1_combout ),
	.datad(\c1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut~7 .lut_mask = 16'hCCD8;
defparam \c1|addrCacheOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneii_lcell_comb \c1|addrCacheOut~8 (
// Equation(s):
// \c1|addrCacheOut~8_combout  = (\c1|always0~1_combout  & ((\c1|Mux14~1_combout  & (\c1|Mux8~1_combout )) # (!\c1|Mux14~1_combout  & ((\c1|addrCacheOut~7_combout ))))) # (!\c1|always0~1_combout  & (\c1|Mux8~1_combout ))

	.dataa(\c1|Mux8~1_combout ),
	.datab(\c1|always0~1_combout ),
	.datac(\c1|Mux14~1_combout ),
	.datad(\c1|addrCacheOut~7_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut~8 .lut_mask = 16'hAEA2;
defparam \c1|addrCacheOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneii_lcell_comb \c1|addrCacheOut~9 (
// Equation(s):
// \c1|addrCacheOut~9_combout  = (\c1|addrCacheOut[2]~5_combout  & (\SW~combout [14])) # (!\c1|addrCacheOut[2]~5_combout  & ((\c1|addrCacheOut~8_combout )))

	.dataa(\SW~combout [14]),
	.datab(vcc),
	.datac(\c1|addrCacheOut~8_combout ),
	.datad(\c1|addrCacheOut[2]~5_combout ),
	.cin(gnd),
	.combout(\c1|addrCacheOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \c1|addrCacheOut~9 .lut_mask = 16'hAAF0;
defparam \c1|addrCacheOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N7
cycloneii_lcell_ff \c1|addrCacheOut[3] (
	.clk(\KEY~combout [0]),
	.datain(\c1|addrCacheOut~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|addrCacheOut [3]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneii_lcell_comb \c1|cacheVia0[2][2]~2 (
// Equation(s):
// \c1|cacheVia0[2][2]~2_combout  = (\c1|Decoder0~0_combout  & (\SW~combout [2])) # (!\c1|Decoder0~0_combout  & ((\c1|cacheVia0[2][2]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\c1|cacheVia0[2][2]~regout ),
	.datad(\c1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][2]~2 .lut_mask = 16'hCCF0;
defparam \c1|cacheVia0[2][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneii_lcell_comb \c1|cacheVia0[2][2]~feeder (
// Equation(s):
// \c1|cacheVia0[2][2]~feeder_combout  = \c1|cacheVia0[2][2]~2_combout 

	.dataa(vcc),
	.datab(\c1|cacheVia0[2][2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][2]~feeder .lut_mask = 16'hCCCC;
defparam \c1|cacheVia0[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \R0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\c1|cacheWriteBackMem~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\c1|dataCacheParaMem [2],\c1|dataCacheParaMem [1],\c1|dataCacheParaMem [0]}),
	.portaaddr({\c1|addrCacheOut [3],\c1|addrCacheOut [2],\c1|addrCacheOut [1],\c1|addrCacheOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(3'b000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "p3.mif";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "p3:R0|altsyncram:altsyncram_component|altsyncram_e8e1:auto_generated|ALTSYNCRAM";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 3;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 3;
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \R0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 48'h03D8D105CF1F;
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneii_lcell_comb \c1|cacheVia0[2][2]~72 (
// Equation(s):
// \c1|cacheVia0[2][2]~72_combout  = (\c1|atualiza [0] & (\c1|Decoder0~0_combout  & (!\c1|via~regout ))) # (!\c1|atualiza [0] & (((\c1|cacheVia0[2][8]~39_combout ))))

	.dataa(\c1|Decoder0~0_combout ),
	.datab(\c1|via~regout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][2]~72 .lut_mask = 16'h2F20;
defparam \c1|cacheVia0[2][2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N5
cycloneii_lcell_ff \c1|cacheVia0[2][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][2]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|cacheVia0~40_combout ),
	.ena(\c1|cacheVia0[2][2]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][2]~regout ));

// Location: LCCOMB_X55_Y27_N20
cycloneii_lcell_comb \c1|Mux29~0 (
// Equation(s):
// \c1|Mux29~0_combout  = (\SW~combout [11] & (((\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12] & ((\c1|cacheVia0[2][2]~regout ))) # (!\SW~combout [12] & (\c1|cacheVia0[0][2]~regout ))))

	.dataa(\c1|cacheVia0[0][2]~regout ),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia0[2][2]~regout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\c1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux29~0 .lut_mask = 16'hFC22;
defparam \c1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \c1|cacheVia0~81 (
// Equation(s):
// \c1|cacheVia0~81_combout  = (\c1|Decoder0~3_combout  & ((\c1|atualiza [0] & (!\c1|via~regout )) # (!\c1|atualiza [0] & ((\c1|cacheVia0[2][8]~39_combout )))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|Decoder0~3_combout ),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~81_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~81 .lut_mask = 16'h7020;
defparam \c1|cacheVia0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \c1|cacheVia0~57 (
// Equation(s):
// \c1|cacheVia0~57_combout  = (\c1|atualiza [0] & ((\R0|altsyncram_component|auto_generated|q_a [2]))) # (!\c1|atualiza [0] & (\SW~combout [2]))

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\c1|atualiza [0]),
	.datad(\R0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\c1|cacheVia0~57_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~57 .lut_mask = 16'hFC0C;
defparam \c1|cacheVia0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \c1|cacheVia0[3][2]~60 (
// Equation(s):
// \c1|cacheVia0[3][2]~60_combout  = (\c1|cacheVia0~81_combout  & ((\c1|cacheVia0~57_combout ))) # (!\c1|cacheVia0~81_combout  & (\c1|cacheVia0[3][2]~regout ))

	.dataa(vcc),
	.datab(\c1|cacheVia0~81_combout ),
	.datac(\c1|cacheVia0[3][2]~regout ),
	.datad(\c1|cacheVia0~57_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][2]~60 .lut_mask = 16'hFC30;
defparam \c1|cacheVia0[3][2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N27
cycloneii_lcell_ff \c1|cacheVia0[3][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[3][2]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][2]~regout ));

// Location: LCCOMB_X55_Y27_N18
cycloneii_lcell_comb \c1|Mux29~1 (
// Equation(s):
// \c1|Mux29~1_combout  = (\SW~combout [11] & ((\c1|Mux29~0_combout  & ((\c1|cacheVia0[3][2]~regout ))) # (!\c1|Mux29~0_combout  & (\c1|cacheVia0[1][2]~regout )))) # (!\SW~combout [11] & (((\c1|Mux29~0_combout ))))

	.dataa(\c1|cacheVia0[1][2]~regout ),
	.datab(\SW~combout [11]),
	.datac(\c1|Mux29~0_combout ),
	.datad(\c1|cacheVia0[3][2]~regout ),
	.cin(gnd),
	.combout(\c1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux29~1 .lut_mask = 16'hF838;
defparam \c1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneii_lcell_comb \c1|cacheVia1[3][2]~feeder (
// Equation(s):
// \c1|cacheVia1[3][2]~feeder_combout  = \c1|cacheVia1[3][2]~11_combout 

	.dataa(\c1|cacheVia1[3][2]~11_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][2]~feeder .lut_mask = 16'hAAAA;
defparam \c1|cacheVia1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N31
cycloneii_lcell_ff \c1|cacheVia1[3][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[3][2]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[3][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][2]~regout ));

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \c1|cacheVia1[0][2]~10 (
// Equation(s):
// \c1|cacheVia1[0][2]~10_combout  = (\c1|Decoder0~1_combout  & (\c1|cacheVia1[0][2]~regout )) # (!\c1|Decoder0~1_combout  & ((\SW~combout [2])))

	.dataa(vcc),
	.datab(\c1|Decoder0~1_combout ),
	.datac(\c1|cacheVia1[0][2]~regout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][2]~10 .lut_mask = 16'hF3C0;
defparam \c1|cacheVia1[0][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneii_lcell_comb \c1|cacheVia1[0][2]~feeder (
// Equation(s):
// \c1|cacheVia1[0][2]~feeder_combout  = \c1|cacheVia1[0][2]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1[0][2]~10_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][2]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N15
cycloneii_lcell_ff \c1|cacheVia1[0][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[0][2]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[0][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][2]~regout ));

// Location: LCCOMB_X57_Y27_N12
cycloneii_lcell_comb \c1|cacheVia1[2][2]~8 (
// Equation(s):
// \c1|cacheVia1[2][2]~8_combout  = (\c1|Decoder0~0_combout  & (\SW~combout [2])) # (!\c1|Decoder0~0_combout  & ((\c1|cacheVia1[2][2]~regout )))

	.dataa(vcc),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\SW~combout [2]),
	.datad(\c1|cacheVia1[2][2]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][2]~8 .lut_mask = 16'hF3C0;
defparam \c1|cacheVia1[2][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneii_lcell_comb \c1|cacheVia1[2][2]~feeder (
// Equation(s):
// \c1|cacheVia1[2][2]~feeder_combout  = \c1|cacheVia1[2][2]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1[2][2]~8_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][2]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneii_lcell_comb \c1|cacheVia1[2][0]~36 (
// Equation(s):
// \c1|cacheVia1[2][0]~36_combout  = (!\c1|cacheVia0~40_combout  & ((\c1|always0~5_combout  & (\c1|Decoder0~0_combout )) # (!\c1|always0~5_combout  & ((!\c1|cacheVia1[2][1]~35_combout )))))

	.dataa(\c1|cacheVia0~40_combout ),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\c1|always0~5_combout ),
	.datad(\c1|cacheVia1[2][1]~35_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][0]~36 .lut_mask = 16'h4045;
defparam \c1|cacheVia1[2][0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N23
cycloneii_lcell_ff \c1|cacheVia1[2][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[2][2]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][2]~regout ));

// Location: LCCOMB_X56_Y25_N6
cycloneii_lcell_comb \c1|Mux35~0 (
// Equation(s):
// \c1|Mux35~0_combout  = (\SW~combout [11] & (((\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12] & ((\c1|cacheVia1[2][2]~regout ))) # (!\SW~combout [12] & (\c1|cacheVia1[0][2]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1[0][2]~regout ),
	.datac(\SW~combout [12]),
	.datad(\c1|cacheVia1[2][2]~regout ),
	.cin(gnd),
	.combout(\c1|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux35~0 .lut_mask = 16'hF4A4;
defparam \c1|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \c1|Mux35~1 (
// Equation(s):
// \c1|Mux35~1_combout  = (\SW~combout [11] & ((\c1|Mux35~0_combout  & ((\c1|cacheVia1[3][2]~regout ))) # (!\c1|Mux35~0_combout  & (\c1|cacheVia1[1][2]~regout )))) # (!\SW~combout [11] & (((\c1|Mux35~0_combout ))))

	.dataa(\c1|cacheVia1[1][2]~regout ),
	.datab(\c1|cacheVia1[3][2]~regout ),
	.datac(\SW~combout [11]),
	.datad(\c1|Mux35~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux35~1 .lut_mask = 16'hCFA0;
defparam \c1|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \c1|dataCacheParaMem~3 (
// Equation(s):
// \c1|dataCacheParaMem~3_combout  = (\c1|Mux14~1_combout  & (\c1|Mux29~1_combout )) # (!\c1|Mux14~1_combout  & ((\c1|Mux35~1_combout )))

	.dataa(\c1|Mux14~1_combout ),
	.datab(\c1|Mux29~1_combout ),
	.datac(\c1|Mux35~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|dataCacheParaMem~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|dataCacheParaMem~3 .lut_mask = 16'hD8D8;
defparam \c1|dataCacheParaMem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N21
cycloneii_lcell_ff \c1|dataCacheParaMem[2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|dataCacheParaMem~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|dataCacheParaMem[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|dataCacheParaMem [2]));

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \c1|cacheVia0~84 (
// Equation(s):
// \c1|cacheVia0~84_combout  = (\c1|atualiza [0] & ((\c1|via~regout  & (!\c1|cacheVia0~48_combout )) # (!\c1|via~regout  & ((!\R0|altsyncram_component|auto_generated|q_a [1]))))) # (!\c1|atualiza [0] & (!\c1|cacheVia0~48_combout ))

	.dataa(\c1|cacheVia0~48_combout ),
	.datab(\c1|atualiza [0]),
	.datac(\R0|altsyncram_component|auto_generated|q_a [1]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~84_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~84 .lut_mask = 16'h551D;
defparam \c1|cacheVia0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \c1|cacheVia0[3][1]~78 (
// Equation(s):
// \c1|cacheVia0[3][1]~78_combout  = (\c1|atualiza [0] & (!\c1|via~regout  & (\c1|Decoder0~3_combout ))) # (!\c1|atualiza [0] & (((\c1|cacheVia0[2][8]~39_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|Decoder0~3_combout ),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[3][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[3][1]~78 .lut_mask = 16'h7520;
defparam \c1|cacheVia0[3][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N25
cycloneii_lcell_ff \c1|cacheVia0[3][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[3][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][1]~regout ));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneii_lcell_comb \c1|cacheVia0~46 (
// Equation(s):
// \c1|cacheVia0~46_combout  = (\SW~combout [11] & ((\SW~combout [12] & (!\c1|cacheVia0[1][1]~regout )) # (!\SW~combout [12] & ((\SW~combout [1]))))) # (!\SW~combout [11] & (((!\c1|cacheVia0[1][1]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0[1][1]~regout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia0~46_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~46 .lut_mask = 16'h2F0D;
defparam \c1|cacheVia0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneii_lcell_comb \c1|cacheVia0~82 (
// Equation(s):
// \c1|cacheVia0~82_combout  = (\c1|atualiza [0] & ((\c1|via~regout  & (!\c1|cacheVia0~46_combout )) # (!\c1|via~regout  & ((!\R0|altsyncram_component|auto_generated|q_a [1]))))) # (!\c1|atualiza [0] & (((!\c1|cacheVia0~46_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|cacheVia0~46_combout ),
	.datad(\R0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\c1|cacheVia0~82_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~82 .lut_mask = 16'h0D2F;
defparam \c1|cacheVia0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneii_lcell_comb \c1|cacheVia0[1][0]~74 (
// Equation(s):
// \c1|cacheVia0[1][0]~74_combout  = (\c1|atualiza [0] & (!\c1|via~regout  & ((\c1|Decoder0~2_combout )))) # (!\c1|atualiza [0] & (((\c1|cacheVia0[2][8]~39_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|cacheVia0[2][8]~39_combout ),
	.datad(\c1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[1][0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[1][0]~74 .lut_mask = 16'h7250;
defparam \c1|cacheVia0[1][0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N23
cycloneii_lcell_ff \c1|cacheVia0[1][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[1][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[1][1]~regout ));

// Location: LCCOMB_X57_Y27_N8
cycloneii_lcell_comb \c1|cacheVia0[2][1]~0 (
// Equation(s):
// \c1|cacheVia0[2][1]~0_combout  = (\c1|Decoder0~0_combout  & (\SW~combout [1])) # (!\c1|Decoder0~0_combout  & ((\c1|cacheVia0[2][1]~regout )))

	.dataa(\SW~combout [1]),
	.datab(\c1|Decoder0~0_combout ),
	.datac(vcc),
	.datad(\c1|cacheVia0[2][1]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][1]~0 .lut_mask = 16'hBB88;
defparam \c1|cacheVia0[2][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneii_lcell_comb \c1|cacheVia0[2][1]~feeder (
// Equation(s):
// \c1|cacheVia0[2][1]~feeder_combout  = \c1|cacheVia0[2][1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia0[2][1]~0_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][1]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N17
cycloneii_lcell_ff \c1|cacheVia0[2][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][1]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|cacheVia0~40_combout ),
	.ena(\c1|cacheVia0[2][2]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][1]~regout ));

// Location: LCCOMB_X57_Y27_N0
cycloneii_lcell_comb \c1|cacheVia0~47 (
// Equation(s):
// \c1|cacheVia0~47_combout  = (\SW~combout [11] & (((!\c1|cacheVia0[0][1]~regout )))) # (!\SW~combout [11] & ((\SW~combout [12] & (!\c1|cacheVia0[0][1]~regout )) # (!\SW~combout [12] & ((\SW~combout [1])))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0[0][1]~regout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia0~47_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~47 .lut_mask = 16'h1F0E;
defparam \c1|cacheVia0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneii_lcell_comb \c1|cacheVia0~83 (
// Equation(s):
// \c1|cacheVia0~83_combout  = (\c1|atualiza [0] & ((\c1|via~regout  & (!\c1|cacheVia0~47_combout )) # (!\c1|via~regout  & ((!\R0|altsyncram_component|auto_generated|q_a [1]))))) # (!\c1|atualiza [0] & (((!\c1|cacheVia0~47_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\c1|cacheVia0~47_combout ),
	.datad(\R0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\c1|cacheVia0~83_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~83 .lut_mask = 16'h0D2F;
defparam \c1|cacheVia0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneii_lcell_comb \c1|cacheVia0[0][0]~76 (
// Equation(s):
// \c1|cacheVia0[0][0]~76_combout  = (\c1|atualiza [0] & (!\c1|Decoder0~1_combout  & (!\c1|via~regout ))) # (!\c1|atualiza [0] & (((\c1|cacheVia0[2][8]~39_combout ))))

	.dataa(\c1|Decoder0~1_combout ),
	.datab(\c1|via~regout ),
	.datac(\c1|atualiza [0]),
	.datad(\c1|cacheVia0[2][8]~39_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[0][0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[0][0]~76 .lut_mask = 16'h1F10;
defparam \c1|cacheVia0[0][0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N17
cycloneii_lcell_ff \c1|cacheVia0[0][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[0][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][1]~regout ));

// Location: LCCOMB_X57_Y27_N28
cycloneii_lcell_comb \c1|Mux30~0 (
// Equation(s):
// \c1|Mux30~0_combout  = (\SW~combout [11] & (((\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12] & (\c1|cacheVia0[2][1]~regout )) # (!\SW~combout [12] & ((!\c1|cacheVia0[0][1]~regout )))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0[2][1]~regout ),
	.datac(\c1|cacheVia0[0][1]~regout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\c1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux30~0 .lut_mask = 16'hEE05;
defparam \c1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneii_lcell_comb \c1|Mux30~1 (
// Equation(s):
// \c1|Mux30~1_combout  = (\SW~combout [11] & ((\c1|Mux30~0_combout  & (!\c1|cacheVia0[3][1]~regout )) # (!\c1|Mux30~0_combout  & ((!\c1|cacheVia0[1][1]~regout ))))) # (!\SW~combout [11] & (((\c1|Mux30~0_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0[3][1]~regout ),
	.datac(\c1|cacheVia0[1][1]~regout ),
	.datad(\c1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux30~1 .lut_mask = 16'h770A;
defparam \c1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneii_lcell_comb \c1|cacheVia1[2][1]~0 (
// Equation(s):
// \c1|cacheVia1[2][1]~0_combout  = (\c1|Decoder0~0_combout  & ((\SW~combout [1]))) # (!\c1|Decoder0~0_combout  & (\c1|cacheVia1[2][1]~regout ))

	.dataa(vcc),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\c1|cacheVia1[2][1]~regout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][1]~0 .lut_mask = 16'hFC30;
defparam \c1|cacheVia1[2][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N31
cycloneii_lcell_ff \c1|cacheVia1[2][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[2][1]~0_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[2][1]~regout ));

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \c1|cacheVia1[0][1]~2 (
// Equation(s):
// \c1|cacheVia1[0][1]~2_combout  = (\c1|Decoder0~1_combout  & (\c1|cacheVia1[0][1]~regout )) # (!\c1|Decoder0~1_combout  & ((\SW~combout [1])))

	.dataa(vcc),
	.datab(\c1|Decoder0~1_combout ),
	.datac(\c1|cacheVia1[0][1]~regout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia1[0][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[0][1]~2 .lut_mask = 16'hF3C0;
defparam \c1|cacheVia1[0][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N25
cycloneii_lcell_ff \c1|cacheVia1[0][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[0][1]~2_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[0][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[0][1]~regout ));

// Location: LCCOMB_X57_Y27_N2
cycloneii_lcell_comb \c1|Mux36~0 (
// Equation(s):
// \c1|Mux36~0_combout  = (\SW~combout [11] & (((\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12] & (\c1|cacheVia1[2][1]~regout )) # (!\SW~combout [12] & ((\c1|cacheVia1[0][1]~regout )))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1[2][1]~regout ),
	.datac(\c1|cacheVia1[0][1]~regout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\c1|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux36~0 .lut_mask = 16'hEE50;
defparam \c1|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneii_lcell_comb \c1|cacheVia1[3][1]~3 (
// Equation(s):
// \c1|cacheVia1[3][1]~3_combout  = (\c1|Decoder0~3_combout  & ((\SW~combout [1]))) # (!\c1|Decoder0~3_combout  & (\c1|cacheVia1[3][1]~regout ))

	.dataa(vcc),
	.datab(\c1|cacheVia1[3][1]~regout ),
	.datac(\c1|Decoder0~3_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][1]~3 .lut_mask = 16'hFC0C;
defparam \c1|cacheVia1[3][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneii_lcell_comb \c1|cacheVia1[3][1]~feeder (
// Equation(s):
// \c1|cacheVia1[3][1]~feeder_combout  = \c1|cacheVia1[3][1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1[3][1]~3_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][1]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N29
cycloneii_lcell_ff \c1|cacheVia1[3][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[3][1]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[3][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[3][1]~regout ));

// Location: LCCOMB_X58_Y25_N2
cycloneii_lcell_comb \c1|cacheVia1[1][1]~1 (
// Equation(s):
// \c1|cacheVia1[1][1]~1_combout  = (\c1|Decoder0~2_combout  & ((\SW~combout [1]))) # (!\c1|Decoder0~2_combout  & (\c1|cacheVia1[1][1]~regout ))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\c1|cacheVia1[1][1]~regout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][1]~1 .lut_mask = 16'hFA50;
defparam \c1|cacheVia1[1][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N3
cycloneii_lcell_ff \c1|cacheVia1[1][1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[1][1]~1_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[1][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][1]~regout ));

// Location: LCCOMB_X57_Y27_N16
cycloneii_lcell_comb \c1|Mux36~1 (
// Equation(s):
// \c1|Mux36~1_combout  = (\SW~combout [11] & ((\c1|Mux36~0_combout  & (\c1|cacheVia1[3][1]~regout )) # (!\c1|Mux36~0_combout  & ((\c1|cacheVia1[1][1]~regout ))))) # (!\SW~combout [11] & (\c1|Mux36~0_combout ))

	.dataa(\SW~combout [11]),
	.datab(\c1|Mux36~0_combout ),
	.datac(\c1|cacheVia1[3][1]~regout ),
	.datad(\c1|cacheVia1[1][1]~regout ),
	.cin(gnd),
	.combout(\c1|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux36~1 .lut_mask = 16'hE6C4;
defparam \c1|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \c1|dataCacheParaMem~4 (
// Equation(s):
// \c1|dataCacheParaMem~4_combout  = (\c1|Mux14~1_combout  & (\c1|Mux30~1_combout )) # (!\c1|Mux14~1_combout  & ((\c1|Mux36~1_combout )))

	.dataa(\c1|Mux14~1_combout ),
	.datab(\c1|Mux30~1_combout ),
	.datac(\c1|Mux36~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|dataCacheParaMem~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|dataCacheParaMem~4 .lut_mask = 16'hD8D8;
defparam \c1|dataCacheParaMem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N11
cycloneii_lcell_ff \c1|dataCacheParaMem[1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|dataCacheParaMem~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|dataCacheParaMem[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|dataCacheParaMem [1]));

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \c1|cacheVia0~77 (
// Equation(s):
// \c1|cacheVia0~77_combout  = (\c1|atualiza [0] & ((\c1|via~regout  & (!\c1|cacheVia0~45_combout )) # (!\c1|via~regout  & ((!\R0|altsyncram_component|auto_generated|q_a [0]))))) # (!\c1|atualiza [0] & (!\c1|cacheVia0~45_combout ))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|cacheVia0~45_combout ),
	.datac(\R0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~77_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~77 .lut_mask = 16'h331B;
defparam \c1|cacheVia0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \c1|cacheVia0[3][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[3][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[3][0]~regout ));

// Location: LCCOMB_X55_Y27_N22
cycloneii_lcell_comb \c1|cacheVia0[2][0]~1 (
// Equation(s):
// \c1|cacheVia0[2][0]~1_combout  = (\c1|Decoder0~0_combout  & ((\SW~combout [0]))) # (!\c1|Decoder0~0_combout  & (\c1|cacheVia0[2][0]~regout ))

	.dataa(\c1|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\c1|cacheVia0[2][0]~regout ),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][0]~1 .lut_mask = 16'hFA50;
defparam \c1|cacheVia0[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneii_lcell_comb \c1|cacheVia0[2][0]~feeder (
// Equation(s):
// \c1|cacheVia0[2][0]~feeder_combout  = \c1|cacheVia0[2][0]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia0[2][0]~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0[2][0]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia0[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N9
cycloneii_lcell_ff \c1|cacheVia0[2][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0[2][0]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|cacheVia0~40_combout ),
	.ena(\c1|cacheVia0[2][2]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[2][0]~regout ));

// Location: LCCOMB_X55_Y27_N12
cycloneii_lcell_comb \c1|cacheVia0~44 (
// Equation(s):
// \c1|cacheVia0~44_combout  = (\SW~combout [12] & (((!\c1|cacheVia0[0][0]~regout )))) # (!\SW~combout [12] & ((\SW~combout [11] & ((!\c1|cacheVia0[0][0]~regout ))) # (!\SW~combout [11] & (\SW~combout [0]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia0[0][0]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~44_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~44 .lut_mask = 16'h02FE;
defparam \c1|cacheVia0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneii_lcell_comb \c1|cacheVia0~75 (
// Equation(s):
// \c1|cacheVia0~75_combout  = (\c1|atualiza [0] & ((\c1|via~regout  & ((!\c1|cacheVia0~44_combout ))) # (!\c1|via~regout  & (!\R0|altsyncram_component|auto_generated|q_a [0])))) # (!\c1|atualiza [0] & (((!\c1|cacheVia0~44_combout ))))

	.dataa(\c1|atualiza [0]),
	.datab(\c1|via~regout ),
	.datac(\R0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\c1|cacheVia0~44_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~75_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~75 .lut_mask = 16'h02DF;
defparam \c1|cacheVia0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N9
cycloneii_lcell_ff \c1|cacheVia0[0][0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia0~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|cacheVia0[0][0]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia0[0][0]~regout ));

// Location: LCCOMB_X55_Y27_N28
cycloneii_lcell_comb \c1|Mux31~0 (
// Equation(s):
// \c1|Mux31~0_combout  = (\SW~combout [11] & (\SW~combout [12])) # (!\SW~combout [11] & ((\SW~combout [12] & (\c1|cacheVia0[2][0]~regout )) # (!\SW~combout [12] & ((!\c1|cacheVia0[0][0]~regout )))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0[2][0]~regout ),
	.datad(\c1|cacheVia0[0][0]~regout ),
	.cin(gnd),
	.combout(\c1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux31~0 .lut_mask = 16'hC8D9;
defparam \c1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneii_lcell_comb \c1|Mux31~1 (
// Equation(s):
// \c1|Mux31~1_combout  = (\SW~combout [11] & ((\c1|Mux31~0_combout  & ((!\c1|cacheVia0[3][0]~regout ))) # (!\c1|Mux31~0_combout  & (!\c1|cacheVia0[1][0]~regout )))) # (!\SW~combout [11] & (((\c1|Mux31~0_combout ))))

	.dataa(\c1|cacheVia0[1][0]~regout ),
	.datab(\c1|cacheVia0[3][0]~regout ),
	.datac(\SW~combout [11]),
	.datad(\c1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux31~1 .lut_mask = 16'h3F50;
defparam \c1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneii_lcell_comb \c1|blocoVia0~3 (
// Equation(s):
// \c1|blocoVia0~3_combout  = (\c1|blocoVia0~2_combout  & (((\c1|cacheVia0~45_combout )) # (!\SW~combout [12]))) # (!\c1|blocoVia0~2_combout  & (\SW~combout [12] & ((\c1|cacheVia0[2][0]~1_combout ))))

	.dataa(\c1|blocoVia0~2_combout ),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0~45_combout ),
	.datad(\c1|cacheVia0[2][0]~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~3 .lut_mask = 16'hE6A2;
defparam \c1|blocoVia0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \c1|blocoVia0~4 (
// Equation(s):
// \c1|blocoVia0~4_combout  = (\c1|cacheVia0[2][8]~39_combout  & ((\c1|blocoVia0~3_combout ))) # (!\c1|cacheVia0[2][8]~39_combout  & (\c1|Mux31~1_combout ))

	.dataa(vcc),
	.datab(\c1|cacheVia0[2][8]~39_combout ),
	.datac(\c1|Mux31~1_combout ),
	.datad(\c1|blocoVia0~3_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~4 .lut_mask = 16'hFC30;
defparam \c1|blocoVia0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N9
cycloneii_lcell_ff \c1|blocoVia0[0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [0]));

// Location: LCCOMB_X56_Y25_N20
cycloneii_lcell_comb \c1|blocoVia1~1 (
// Equation(s):
// \c1|blocoVia1~1_combout  = (\c1|blocoVia1~0_combout  & ((\c1|cacheVia1[3][0]~7_combout ) # ((!\SW~combout [11])))) # (!\c1|blocoVia1~0_combout  & (((\SW~combout [11] & \c1|cacheVia1[1][0]~4_combout ))))

	.dataa(\c1|blocoVia1~0_combout ),
	.datab(\c1|cacheVia1[3][0]~7_combout ),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia1[1][0]~4_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~1 .lut_mask = 16'hDA8A;
defparam \c1|blocoVia1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneii_lcell_comb \c1|blocoVia1~2 (
// Equation(s):
// \c1|blocoVia1~2_combout  = (\c1|always0~1_combout  & (\c1|Mux37~1_combout )) # (!\c1|always0~1_combout  & ((\SW~combout [17] & ((\c1|blocoVia1~1_combout ))) # (!\SW~combout [17] & (\c1|Mux37~1_combout ))))

	.dataa(\c1|always0~1_combout ),
	.datab(\c1|Mux37~1_combout ),
	.datac(\SW~combout [17]),
	.datad(\c1|blocoVia1~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~2 .lut_mask = 16'hDC8C;
defparam \c1|blocoVia1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneii_lcell_comb \c1|blocoVia1[0]~5 (
// Equation(s):
// \c1|blocoVia1[0]~5_combout  = (\c1|blocoVia1[6]~4_combout  & (((!\c1|Mux14~1_combout  & !\c1|blocoVia1[0]~3_combout )) # (!\c1|always0~1_combout )))

	.dataa(\c1|always0~1_combout ),
	.datab(\c1|Mux14~1_combout ),
	.datac(\c1|blocoVia1[6]~4_combout ),
	.datad(\c1|blocoVia1[0]~3_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[0]~5 .lut_mask = 16'h5070;
defparam \c1|blocoVia1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N29
cycloneii_lcell_ff \c1|blocoVia1[0] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia1[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [0]));

// Location: LCCOMB_X57_Y25_N18
cycloneii_lcell_comb \cacheDataOutToDisplay~0 (
// Equation(s):
// \cacheDataOutToDisplay~0_combout  = (\c1|via~regout  & ((\c1|blocoVia1 [0]))) # (!\c1|via~regout  & (\c1|blocoVia0 [0]))

	.dataa(vcc),
	.datab(\c1|blocoVia0 [0]),
	.datac(\c1|blocoVia1 [0]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\cacheDataOutToDisplay~0_combout ),
	.cout());
// synopsys translate_off
defparam \cacheDataOutToDisplay~0 .lut_mask = 16'hF0CC;
defparam \cacheDataOutToDisplay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N2
cycloneii_lcell_comb \cacheDataOutToDisplay[0]~feeder (
// Equation(s):
// \cacheDataOutToDisplay[0]~feeder_combout  = \cacheDataOutToDisplay~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cacheDataOutToDisplay~0_combout ),
	.cin(gnd),
	.combout(\cacheDataOutToDisplay[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cacheDataOutToDisplay[0]~feeder .lut_mask = 16'hFF00;
defparam \cacheDataOutToDisplay[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N3
cycloneii_lcell_ff \cacheDataOutToDisplay[0] (
	.clk(\KEY~combout [0]),
	.datain(\cacheDataOutToDisplay[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cacheDataOutToDisplay[0]));

// Location: LCCOMB_X56_Y27_N2
cycloneii_lcell_comb \c1|blocoVia0~7 (
// Equation(s):
// \c1|blocoVia0~7_combout  = (\c1|cacheVia0[2][8]~39_combout  & (\c1|blocoVia0~6_combout )) # (!\c1|cacheVia0[2][8]~39_combout  & ((\c1|Mux29~1_combout )))

	.dataa(\c1|blocoVia0~6_combout ),
	.datab(\c1|Mux29~1_combout ),
	.datac(\c1|cacheVia0[2][8]~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|blocoVia0~7_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~7 .lut_mask = 16'hACAC;
defparam \c1|blocoVia0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N3
cycloneii_lcell_ff \c1|blocoVia0[2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia0~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [2]));

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \c1|cacheVia1[3][2]~11 (
// Equation(s):
// \c1|cacheVia1[3][2]~11_combout  = (\c1|Decoder0~3_combout  & (\SW~combout [2])) # (!\c1|Decoder0~3_combout  & ((\c1|cacheVia1[3][2]~regout )))

	.dataa(\SW~combout [2]),
	.datab(\c1|Decoder0~3_combout ),
	.datac(vcc),
	.datad(\c1|cacheVia1[3][2]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[3][2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[3][2]~11 .lut_mask = 16'hBB88;
defparam \c1|cacheVia1[3][2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneii_lcell_comb \c1|cacheVia1[1][2]~feeder (
// Equation(s):
// \c1|cacheVia1[1][2]~feeder_combout  = \c1|cacheVia1[1][2]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|cacheVia1[1][2]~9_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][2]~feeder .lut_mask = 16'hFF00;
defparam \c1|cacheVia1[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N7
cycloneii_lcell_ff \c1|cacheVia1[1][2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|cacheVia1[1][2]~feeder_combout ),
	.sdata(\R0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c1|always0~5_combout ),
	.ena(\c1|cacheVia1[1][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|cacheVia1[1][2]~regout ));

// Location: LCCOMB_X58_Y25_N12
cycloneii_lcell_comb \c1|cacheVia1[1][2]~9 (
// Equation(s):
// \c1|cacheVia1[1][2]~9_combout  = (\c1|Decoder0~2_combout  & (\SW~combout [2])) # (!\c1|Decoder0~2_combout  & ((\c1|cacheVia1[1][2]~regout )))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\SW~combout [2]),
	.datad(\c1|cacheVia1[1][2]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia1[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[1][2]~9 .lut_mask = 16'hF5A0;
defparam \c1|cacheVia1[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \c1|blocoVia1~6 (
// Equation(s):
// \c1|blocoVia1~6_combout  = (\SW~combout [12] & (((\SW~combout [11])))) # (!\SW~combout [12] & ((\SW~combout [11] & ((\c1|cacheVia1[1][2]~9_combout ))) # (!\SW~combout [11] & (\c1|cacheVia1[0][2]~10_combout ))))

	.dataa(\c1|cacheVia1[0][2]~10_combout ),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia1[1][2]~9_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~6_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~6 .lut_mask = 16'hF2C2;
defparam \c1|blocoVia1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \c1|blocoVia1~7 (
// Equation(s):
// \c1|blocoVia1~7_combout  = (\SW~combout [12] & ((\c1|blocoVia1~6_combout  & ((\c1|cacheVia1[3][2]~11_combout ))) # (!\c1|blocoVia1~6_combout  & (\c1|cacheVia1[2][2]~8_combout )))) # (!\SW~combout [12] & (((\c1|blocoVia1~6_combout ))))

	.dataa(\c1|cacheVia1[2][2]~8_combout ),
	.datab(\c1|cacheVia1[3][2]~11_combout ),
	.datac(\SW~combout [12]),
	.datad(\c1|blocoVia1~6_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~7_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~7 .lut_mask = 16'hCFA0;
defparam \c1|blocoVia1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneii_lcell_comb \c1|blocoVia1~8 (
// Equation(s):
// \c1|blocoVia1~8_combout  = (\SW~combout [17] & ((\c1|always0~1_combout  & (\c1|Mux35~1_combout )) # (!\c1|always0~1_combout  & ((\c1|blocoVia1~7_combout ))))) # (!\SW~combout [17] & (\c1|Mux35~1_combout ))

	.dataa(\SW~combout [17]),
	.datab(\c1|Mux35~1_combout ),
	.datac(\c1|always0~1_combout ),
	.datad(\c1|blocoVia1~7_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~8_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~8 .lut_mask = 16'hCEC4;
defparam \c1|blocoVia1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N11
cycloneii_lcell_ff \c1|blocoVia1[2] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia1[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [2]));

// Location: LCCOMB_X64_Y27_N6
cycloneii_lcell_comb \cacheDataOutToDisplay~1 (
// Equation(s):
// \cacheDataOutToDisplay~1_combout  = (\c1|via~regout  & ((\c1|blocoVia1 [2]))) # (!\c1|via~regout  & (\c1|blocoVia0 [2]))

	.dataa(\c1|via~regout ),
	.datab(vcc),
	.datac(\c1|blocoVia0 [2]),
	.datad(\c1|blocoVia1 [2]),
	.cin(gnd),
	.combout(\cacheDataOutToDisplay~1_combout ),
	.cout());
// synopsys translate_off
defparam \cacheDataOutToDisplay~1 .lut_mask = 16'hFA50;
defparam \cacheDataOutToDisplay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N7
cycloneii_lcell_ff \cacheDataOutToDisplay[2] (
	.clk(\KEY~combout [0]),
	.datain(\cacheDataOutToDisplay~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cacheDataOutToDisplay[2]));

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \c1|blocoVia0~10 (
// Equation(s):
// \c1|blocoVia0~10_combout  = (\c1|cacheVia0[2][8]~39_combout  & (\c1|blocoVia0~9_combout )) # (!\c1|cacheVia0[2][8]~39_combout  & ((\c1|Mux30~1_combout )))

	.dataa(\c1|blocoVia0~9_combout ),
	.datab(\c1|Mux30~1_combout ),
	.datac(\c1|cacheVia0[2][8]~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c1|blocoVia0~10_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0~10 .lut_mask = 16'hACAC;
defparam \c1|blocoVia0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N25
cycloneii_lcell_ff \c1|blocoVia0[1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [1]));

// Location: LCCOMB_X60_Y25_N2
cycloneii_lcell_comb \c1|blocoVia1~9 (
// Equation(s):
// \c1|blocoVia1~9_combout  = (\SW~combout [12] & (((\SW~combout [11])))) # (!\SW~combout [12] & ((\SW~combout [11] & ((\c1|cacheVia1[1][1]~1_combout ))) # (!\SW~combout [11] & (\c1|cacheVia1[0][1]~2_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia1[0][1]~2_combout ),
	.datac(\SW~combout [11]),
	.datad(\c1|cacheVia1[1][1]~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~9_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~9 .lut_mask = 16'hF4A4;
defparam \c1|blocoVia1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneii_lcell_comb \c1|blocoVia1~10 (
// Equation(s):
// \c1|blocoVia1~10_combout  = (\SW~combout [12] & ((\c1|blocoVia1~9_combout  & ((\c1|cacheVia1[3][1]~3_combout ))) # (!\c1|blocoVia1~9_combout  & (\c1|cacheVia1[2][1]~0_combout )))) # (!\SW~combout [12] & (((\c1|blocoVia1~9_combout ))))

	.dataa(\SW~combout [12]),
	.datab(\c1|cacheVia1[2][1]~0_combout ),
	.datac(\c1|cacheVia1[3][1]~3_combout ),
	.datad(\c1|blocoVia1~9_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~10_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~10 .lut_mask = 16'hF588;
defparam \c1|blocoVia1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneii_lcell_comb \c1|blocoVia1~11 (
// Equation(s):
// \c1|blocoVia1~11_combout  = (\c1|always0~1_combout  & (\c1|Mux36~1_combout )) # (!\c1|always0~1_combout  & ((\SW~combout [17] & ((\c1|blocoVia1~10_combout ))) # (!\SW~combout [17] & (\c1|Mux36~1_combout ))))

	.dataa(\c1|always0~1_combout ),
	.datab(\c1|Mux36~1_combout ),
	.datac(\SW~combout [17]),
	.datad(\c1|blocoVia1~10_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~11_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~11 .lut_mask = 16'hDC8C;
defparam \c1|blocoVia1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N17
cycloneii_lcell_ff \c1|blocoVia1[1] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia1[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [1]));

// Location: LCCOMB_X64_Y27_N8
cycloneii_lcell_comb \cacheDataOutToDisplay~2 (
// Equation(s):
// \cacheDataOutToDisplay~2_combout  = (\c1|via~regout  & ((\c1|blocoVia1 [1]))) # (!\c1|via~regout  & (\c1|blocoVia0 [1]))

	.dataa(\c1|via~regout ),
	.datab(vcc),
	.datac(\c1|blocoVia0 [1]),
	.datad(\c1|blocoVia1 [1]),
	.cin(gnd),
	.combout(\cacheDataOutToDisplay~2_combout ),
	.cout());
// synopsys translate_off
defparam \cacheDataOutToDisplay~2 .lut_mask = 16'hFA50;
defparam \cacheDataOutToDisplay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N9
cycloneii_lcell_ff \cacheDataOutToDisplay[1] (
	.clk(\KEY~combout [0]),
	.datain(\cacheDataOutToDisplay~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cacheDataOutToDisplay[1]));

// Location: LCCOMB_X64_Y25_N0
cycloneii_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = (cacheDataOutToDisplay[2] & (cacheDataOutToDisplay[0] & cacheDataOutToDisplay[1])) # (!cacheDataOutToDisplay[2] & ((!cacheDataOutToDisplay[1])))

	.dataa(vcc),
	.datab(cacheDataOutToDisplay[0]),
	.datac(cacheDataOutToDisplay[2]),
	.datad(cacheDataOutToDisplay[1]),
	.cin(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr6~0 .lut_mask = 16'hC00F;
defparam \H3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N1
cycloneii_lcell_ff \H3|saida[6] (
	.clk(\KEY~combout [0]),
	.datain(\H3|WideOr6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [6]));

// Location: LCCOMB_X64_Y25_N22
cycloneii_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = (cacheDataOutToDisplay[0] & ((cacheDataOutToDisplay[1]) # (!cacheDataOutToDisplay[2]))) # (!cacheDataOutToDisplay[0] & (!cacheDataOutToDisplay[2] & cacheDataOutToDisplay[1]))

	.dataa(vcc),
	.datab(cacheDataOutToDisplay[0]),
	.datac(cacheDataOutToDisplay[2]),
	.datad(cacheDataOutToDisplay[1]),
	.cin(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr5~0 .lut_mask = 16'hCF0C;
defparam \H3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N23
cycloneii_lcell_ff \H3|saida[5] (
	.clk(\KEY~combout [0]),
	.datain(\H3|WideOr5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [5]));

// Location: LCCOMB_X64_Y27_N4
cycloneii_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = (cacheDataOutToDisplay[0]) # ((cacheDataOutToDisplay[2] & !cacheDataOutToDisplay[1]))

	.dataa(cacheDataOutToDisplay[2]),
	.datab(cacheDataOutToDisplay[1]),
	.datac(cacheDataOutToDisplay[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr4~0 .lut_mask = 16'hF2F2;
defparam \H3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N5
cycloneii_lcell_ff \H3|saida[4] (
	.clk(\KEY~combout [0]),
	.datain(\H3|WideOr4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [4]));

// Location: LCCOMB_X64_Y27_N30
cycloneii_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = (cacheDataOutToDisplay[2] & (cacheDataOutToDisplay[1] $ (!cacheDataOutToDisplay[0]))) # (!cacheDataOutToDisplay[2] & (!cacheDataOutToDisplay[1] & cacheDataOutToDisplay[0]))

	.dataa(cacheDataOutToDisplay[2]),
	.datab(cacheDataOutToDisplay[1]),
	.datac(cacheDataOutToDisplay[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr3~0 .lut_mask = 16'h9292;
defparam \H3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N31
cycloneii_lcell_ff \H3|saida[3] (
	.clk(\KEY~combout [0]),
	.datain(\H3|WideOr3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [3]));

// Location: LCCOMB_X64_Y27_N16
cycloneii_lcell_comb \H3|Decoder0~0 (
// Equation(s):
// \H3|Decoder0~0_combout  = (!cacheDataOutToDisplay[2] & (cacheDataOutToDisplay[1] & !cacheDataOutToDisplay[0]))

	.dataa(cacheDataOutToDisplay[2]),
	.datab(cacheDataOutToDisplay[1]),
	.datac(cacheDataOutToDisplay[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Decoder0~0 .lut_mask = 16'h0404;
defparam \H3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N17
cycloneii_lcell_ff \H3|saida[2] (
	.clk(\KEY~combout [0]),
	.datain(\H3|Decoder0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [2]));

// Location: LCCOMB_X64_Y27_N18
cycloneii_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = (cacheDataOutToDisplay[2] & (cacheDataOutToDisplay[1] $ (cacheDataOutToDisplay[0])))

	.dataa(cacheDataOutToDisplay[2]),
	.datab(cacheDataOutToDisplay[1]),
	.datac(cacheDataOutToDisplay[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr1~0 .lut_mask = 16'h2828;
defparam \H3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N19
cycloneii_lcell_ff \H3|saida[1] (
	.clk(\KEY~combout [0]),
	.datain(\H3|WideOr1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [1]));

// Location: LCCOMB_X64_Y27_N0
cycloneii_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = (!cacheDataOutToDisplay[1] & (cacheDataOutToDisplay[2] $ (cacheDataOutToDisplay[0])))

	.dataa(cacheDataOutToDisplay[2]),
	.datab(cacheDataOutToDisplay[1]),
	.datac(cacheDataOutToDisplay[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr0~0 .lut_mask = 16'h1212;
defparam \H3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N1
cycloneii_lcell_ff \H3|saida[0] (
	.clk(\KEY~combout [0]),
	.datain(\H3|WideOr0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H3|saida [0]));

// Location: LCCOMB_X59_Y25_N24
cycloneii_lcell_comb \c1|blocoVia1[5]~feeder (
// Equation(s):
// \c1|blocoVia1[5]~feeder_combout  = \c1|Mux11~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[5]~feeder .lut_mask = 16'hFF00;
defparam \c1|blocoVia1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N25
cycloneii_lcell_ff \c1|blocoVia1[5] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia1[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [5]));

// Location: LCCOMB_X64_Y27_N22
cycloneii_lcell_comb \addressOutRoDisplay~1 (
// Equation(s):
// \addressOutRoDisplay~1_combout  = (\c1|via~regout  & ((\c1|blocoVia1 [5]))) # (!\c1|via~regout  & (\c1|blocoVia0 [5]))

	.dataa(\c1|blocoVia0 [5]),
	.datab(vcc),
	.datac(\c1|via~regout ),
	.datad(\c1|blocoVia1 [5]),
	.cin(gnd),
	.combout(\addressOutRoDisplay~1_combout ),
	.cout());
// synopsys translate_off
defparam \addressOutRoDisplay~1 .lut_mask = 16'hFA0A;
defparam \addressOutRoDisplay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N23
cycloneii_lcell_ff \addressOutRoDisplay[2] (
	.clk(\KEY~combout [0]),
	.datain(\addressOutRoDisplay~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addressOutRoDisplay[2]));

// Location: LCCOMB_X59_Y25_N26
cycloneii_lcell_comb \c1|blocoVia1[3]~feeder (
// Equation(s):
// \c1|blocoVia1[3]~feeder_combout  = \c1|Mux13~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[3]~feeder .lut_mask = 16'hFF00;
defparam \c1|blocoVia1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N27
cycloneii_lcell_ff \c1|blocoVia1[3] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia1[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [3]));

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \c1|blocoVia0[3]~feeder (
// Equation(s):
// \c1|blocoVia0[3]~feeder_combout  = \c1|Mux9~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0[3]~feeder .lut_mask = 16'hFF00;
defparam \c1|blocoVia0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N19
cycloneii_lcell_ff \c1|blocoVia0[3] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia0[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [3]));

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \addressOutRoDisplay~0 (
// Equation(s):
// \addressOutRoDisplay~0_combout  = (\c1|via~regout  & (\c1|blocoVia1 [3])) # (!\c1|via~regout  & ((\c1|blocoVia0 [3])))

	.dataa(vcc),
	.datab(\c1|blocoVia1 [3]),
	.datac(\c1|blocoVia0 [3]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\addressOutRoDisplay~0_combout ),
	.cout());
// synopsys translate_off
defparam \addressOutRoDisplay~0 .lut_mask = 16'hCCF0;
defparam \addressOutRoDisplay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneii_lcell_comb \addressOutRoDisplay[0]~feeder (
// Equation(s):
// \addressOutRoDisplay[0]~feeder_combout  = \addressOutRoDisplay~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addressOutRoDisplay~0_combout ),
	.cin(gnd),
	.combout(\addressOutRoDisplay[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addressOutRoDisplay[0]~feeder .lut_mask = 16'hFF00;
defparam \addressOutRoDisplay[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N7
cycloneii_lcell_ff \addressOutRoDisplay[0] (
	.clk(\KEY~combout [0]),
	.datain(\addressOutRoDisplay[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addressOutRoDisplay[0]));

// Location: LCFF_X56_Y27_N23
cycloneii_lcell_ff \c1|blocoVia0[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [4]));

// Location: LCCOMB_X59_Y25_N6
cycloneii_lcell_comb \c1|blocoVia1[4]~feeder (
// Equation(s):
// \c1|blocoVia1[4]~feeder_combout  = \c1|Mux12~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[4]~feeder .lut_mask = 16'hFF00;
defparam \c1|blocoVia1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N7
cycloneii_lcell_ff \c1|blocoVia1[4] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|blocoVia1[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [4]));

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \addressOutRoDisplay~2 (
// Equation(s):
// \addressOutRoDisplay~2_combout  = (\c1|via~regout  & ((\c1|blocoVia1 [4]))) # (!\c1|via~regout  & (\c1|blocoVia0 [4]))

	.dataa(\c1|via~regout ),
	.datab(vcc),
	.datac(\c1|blocoVia0 [4]),
	.datad(\c1|blocoVia1 [4]),
	.cin(gnd),
	.combout(\addressOutRoDisplay~2_combout ),
	.cout());
// synopsys translate_off
defparam \addressOutRoDisplay~2 .lut_mask = 16'hFA50;
defparam \addressOutRoDisplay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N28
cycloneii_lcell_comb \addressOutRoDisplay[1]~feeder (
// Equation(s):
// \addressOutRoDisplay[1]~feeder_combout  = \addressOutRoDisplay~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addressOutRoDisplay~2_combout ),
	.cin(gnd),
	.combout(\addressOutRoDisplay[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addressOutRoDisplay[1]~feeder .lut_mask = 16'hFF00;
defparam \addressOutRoDisplay[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N29
cycloneii_lcell_ff \addressOutRoDisplay[1] (
	.clk(\KEY~combout [0]),
	.datain(\addressOutRoDisplay[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addressOutRoDisplay[1]));

// Location: LCCOMB_X64_Y27_N2
cycloneii_lcell_comb \H4|WideOr6~0 (
// Equation(s):
// \H4|WideOr6~0_combout  = (addressOutRoDisplay[2] & (addressOutRoDisplay[0] & addressOutRoDisplay[1])) # (!addressOutRoDisplay[2] & ((!addressOutRoDisplay[1])))

	.dataa(vcc),
	.datab(addressOutRoDisplay[2]),
	.datac(addressOutRoDisplay[0]),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr6~0 .lut_mask = 16'hC033;
defparam \H4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N3
cycloneii_lcell_ff \H4|saida[6] (
	.clk(\KEY~combout [0]),
	.datain(\H4|WideOr6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [6]));

// Location: LCCOMB_X64_Y27_N20
cycloneii_lcell_comb \H4|WideOr5~0 (
// Equation(s):
// \H4|WideOr5~0_combout  = (addressOutRoDisplay[2] & (addressOutRoDisplay[0] & addressOutRoDisplay[1])) # (!addressOutRoDisplay[2] & ((addressOutRoDisplay[0]) # (addressOutRoDisplay[1])))

	.dataa(vcc),
	.datab(addressOutRoDisplay[2]),
	.datac(addressOutRoDisplay[0]),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr5~0 .lut_mask = 16'hF330;
defparam \H4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N21
cycloneii_lcell_ff \H4|saida[5] (
	.clk(\KEY~combout [0]),
	.datain(\H4|WideOr5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [5]));

// Location: LCCOMB_X64_Y27_N14
cycloneii_lcell_comb \H4|WideOr4~0 (
// Equation(s):
// \H4|WideOr4~0_combout  = (addressOutRoDisplay[0]) # ((addressOutRoDisplay[2] & !addressOutRoDisplay[1]))

	.dataa(vcc),
	.datab(addressOutRoDisplay[2]),
	.datac(addressOutRoDisplay[0]),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr4~0 .lut_mask = 16'hF0FC;
defparam \H4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N15
cycloneii_lcell_ff \H4|saida[4] (
	.clk(\KEY~combout [0]),
	.datain(\H4|WideOr4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [4]));

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \H4|WideOr3~0 (
// Equation(s):
// \H4|WideOr3~0_combout  = (addressOutRoDisplay[0] & (addressOutRoDisplay[2] $ (!addressOutRoDisplay[1]))) # (!addressOutRoDisplay[0] & (addressOutRoDisplay[2] & !addressOutRoDisplay[1]))

	.dataa(addressOutRoDisplay[0]),
	.datab(addressOutRoDisplay[2]),
	.datac(vcc),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr3~0 .lut_mask = 16'h8866;
defparam \H4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N17
cycloneii_lcell_ff \H4|saida[3] (
	.clk(\KEY~combout [0]),
	.datain(\H4|WideOr3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [3]));

// Location: LCCOMB_X64_Y27_N12
cycloneii_lcell_comb \H4|Decoder0~0 (
// Equation(s):
// \H4|Decoder0~0_combout  = (!addressOutRoDisplay[2] & (!addressOutRoDisplay[0] & addressOutRoDisplay[1]))

	.dataa(vcc),
	.datab(addressOutRoDisplay[2]),
	.datac(addressOutRoDisplay[0]),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Decoder0~0 .lut_mask = 16'h0300;
defparam \H4|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N13
cycloneii_lcell_ff \H4|saida[2] (
	.clk(\KEY~combout [0]),
	.datain(\H4|Decoder0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [2]));

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \H4|WideOr1~0 (
// Equation(s):
// \H4|WideOr1~0_combout  = (addressOutRoDisplay[2] & (addressOutRoDisplay[0] $ (addressOutRoDisplay[1])))

	.dataa(addressOutRoDisplay[0]),
	.datab(addressOutRoDisplay[2]),
	.datac(vcc),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr1~0 .lut_mask = 16'h4488;
defparam \H4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneii_lcell_comb \H4|saida[1]~feeder (
// Equation(s):
// \H4|saida[1]~feeder_combout  = \H4|WideOr1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H4|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\H4|saida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H4|saida[1]~feeder .lut_mask = 16'hFF00;
defparam \H4|saida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N9
cycloneii_lcell_ff \H4|saida[1] (
	.clk(\KEY~combout [0]),
	.datain(\H4|saida[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [1]));

// Location: LCCOMB_X64_Y27_N10
cycloneii_lcell_comb \H4|WideOr0~0 (
// Equation(s):
// \H4|WideOr0~0_combout  = (!addressOutRoDisplay[1] & (addressOutRoDisplay[2] $ (addressOutRoDisplay[0])))

	.dataa(vcc),
	.datab(addressOutRoDisplay[2]),
	.datac(addressOutRoDisplay[0]),
	.datad(addressOutRoDisplay[1]),
	.cin(gnd),
	.combout(\H4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr0~0 .lut_mask = 16'h003C;
defparam \H4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N11
cycloneii_lcell_ff \H4|saida[0] (
	.clk(\KEY~combout [0]),
	.datain(\H4|WideOr0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H4|saida [0]));

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \c1|blocoVia0[7]~11 (
// Equation(s):
// \c1|blocoVia0[7]~11_combout  = (\c1|Mux28~1_combout  & (!\c1|atualiza [0] & !\c1|always0~3_combout ))

	.dataa(\c1|Mux28~1_combout ),
	.datab(\c1|atualiza [0]),
	.datac(vcc),
	.datad(\c1|always0~3_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0[7]~11 .lut_mask = 16'h0022;
defparam \c1|blocoVia0[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneii_lcell_comb \c1|cacheVia0~53 (
// Equation(s):
// \c1|cacheVia0~53_combout  = (\c1|cacheVia0[1][7]~regout ) # ((\c1|Decoder0~2_combout  & (\c1|Mux28~1_combout  & \c1|Mux6~0_combout )))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(\c1|Mux28~1_combout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|cacheVia0[1][7]~regout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~53_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~53 .lut_mask = 16'hFF80;
defparam \c1|cacheVia0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneii_lcell_comb \c1|cacheVia0~56 (
// Equation(s):
// \c1|cacheVia0~56_combout  = (\c1|cacheVia0[3][7]~regout ) # ((\c1|Decoder0~3_combout  & (\c1|Mux6~0_combout  & \c1|Mux28~1_combout )))

	.dataa(\c1|Decoder0~3_combout ),
	.datab(\c1|cacheVia0[3][7]~regout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~56_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~56 .lut_mask = 16'hECCC;
defparam \c1|cacheVia0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneii_lcell_comb \c1|cacheVia0~55 (
// Equation(s):
// \c1|cacheVia0~55_combout  = (\c1|cacheVia0[0][7]~regout ) # ((!\c1|Decoder0~1_combout  & (\c1|Mux6~0_combout  & \c1|Mux28~1_combout )))

	.dataa(\c1|Decoder0~1_combout ),
	.datab(\c1|cacheVia0[0][7]~regout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~55_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~55 .lut_mask = 16'hDCCC;
defparam \c1|cacheVia0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneii_lcell_comb \c1|cacheVia0~54 (
// Equation(s):
// \c1|cacheVia0~54_combout  = (\c1|cacheVia0[2][7]~regout ) # ((\c1|Decoder0~0_combout  & (\c1|Mux6~0_combout  & \c1|Mux28~1_combout )))

	.dataa(\c1|cacheVia0[2][7]~regout ),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~54_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~54 .lut_mask = 16'hEAAA;
defparam \c1|cacheVia0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneii_lcell_comb \c1|Mux15~2 (
// Equation(s):
// \c1|Mux15~2_combout  = (\SW~combout [11] & (((\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12] & ((\c1|cacheVia0~54_combout ))) # (!\SW~combout [12] & (\c1|cacheVia0~55_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0~55_combout ),
	.datac(\SW~combout [12]),
	.datad(\c1|cacheVia0~54_combout ),
	.cin(gnd),
	.combout(\c1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux15~2 .lut_mask = 16'hF4A4;
defparam \c1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneii_lcell_comb \c1|Mux15~3 (
// Equation(s):
// \c1|Mux15~3_combout  = (\SW~combout [11] & ((\c1|Mux15~2_combout  & ((\c1|cacheVia0~56_combout ))) # (!\c1|Mux15~2_combout  & (\c1|cacheVia0~53_combout )))) # (!\SW~combout [11] & (((\c1|Mux15~2_combout ))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia0~53_combout ),
	.datac(\c1|cacheVia0~56_combout ),
	.datad(\c1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\c1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux15~3 .lut_mask = 16'hF588;
defparam \c1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneii_lcell_comb \c1|cacheVia0~49 (
// Equation(s):
// \c1|cacheVia0~49_combout  = (\c1|cacheVia0[2][7]~regout  & (((!\c1|Mux28~1_combout ) # (!\c1|Mux6~0_combout )) # (!\c1|Decoder0~0_combout )))

	.dataa(\c1|cacheVia0[2][7]~regout ),
	.datab(\c1|Decoder0~0_combout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~49_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~49 .lut_mask = 16'h2AAA;
defparam \c1|cacheVia0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \c1|cacheVia0~51 (
// Equation(s):
// \c1|cacheVia0~51_combout  = (\c1|cacheVia0[0][7]~regout  & (((\c1|Decoder0~1_combout ) # (!\c1|Mux28~1_combout )) # (!\c1|Mux6~0_combout )))

	.dataa(\c1|cacheVia0[0][7]~regout ),
	.datab(\c1|Mux6~0_combout ),
	.datac(\c1|Decoder0~1_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~51_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~51 .lut_mask = 16'hA2AA;
defparam \c1|cacheVia0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \c1|cacheVia0~50 (
// Equation(s):
// \c1|cacheVia0~50_combout  = (\c1|cacheVia0[1][7]~regout  & (((!\c1|Mux28~1_combout ) # (!\c1|Mux6~0_combout )) # (!\c1|Decoder0~2_combout )))

	.dataa(\c1|Decoder0~2_combout ),
	.datab(\c1|cacheVia0[1][7]~regout ),
	.datac(\c1|Mux6~0_combout ),
	.datad(\c1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia0~50_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia0~50 .lut_mask = 16'h4CCC;
defparam \c1|cacheVia0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \c1|Mux15~0 (
// Equation(s):
// \c1|Mux15~0_combout  = (\SW~combout [11] & ((\SW~combout [12]) # ((\c1|cacheVia0~50_combout )))) # (!\SW~combout [11] & (!\SW~combout [12] & (\c1|cacheVia0~51_combout )))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0~51_combout ),
	.datad(\c1|cacheVia0~50_combout ),
	.cin(gnd),
	.combout(\c1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux15~0 .lut_mask = 16'hBA98;
defparam \c1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \c1|Mux15~1 (
// Equation(s):
// \c1|Mux15~1_combout  = (\SW~combout [12] & ((\c1|Mux15~0_combout  & (\c1|cacheVia0~52_combout )) # (!\c1|Mux15~0_combout  & ((\c1|cacheVia0~49_combout ))))) # (!\SW~combout [12] & (((\c1|Mux15~0_combout ))))

	.dataa(\c1|cacheVia0~52_combout ),
	.datab(\SW~combout [12]),
	.datac(\c1|cacheVia0~49_combout ),
	.datad(\c1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\c1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux15~1 .lut_mask = 16'hBBC0;
defparam \c1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \c1|blocoVia0[7]~12 (
// Equation(s):
// \c1|blocoVia0[7]~12_combout  = (\SW~combout [17] & ((\c1|Mux15~3_combout ) # ((\c1|cacheWriteBackMem~3_combout )))) # (!\SW~combout [17] & (((\c1|Mux15~1_combout  & !\c1|cacheWriteBackMem~3_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\c1|Mux15~3_combout ),
	.datac(\c1|Mux15~1_combout ),
	.datad(\c1|cacheWriteBackMem~3_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0[7]~12 .lut_mask = 16'hAAD8;
defparam \c1|blocoVia0[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \c1|blocoVia0[7]~13 (
// Equation(s):
// \c1|blocoVia0[7]~13_combout  = (\c1|blocoVia0[7]~11_combout ) # ((\c1|blocoVia0[0]~5_combout  & ((\c1|blocoVia0[7]~12_combout ))) # (!\c1|blocoVia0[0]~5_combout  & (\c1|blocoVia0 [7])))

	.dataa(\c1|blocoVia0[0]~5_combout ),
	.datab(\c1|blocoVia0[7]~11_combout ),
	.datac(\c1|blocoVia0 [7]),
	.datad(\c1|blocoVia0[7]~12_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia0[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia0[7]~13 .lut_mask = 16'hFEDC;
defparam \c1|blocoVia0[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N17
cycloneii_lcell_ff \c1|blocoVia0[7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia0[7]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [7]));

// Location: LCCOMB_X61_Y26_N0
cycloneii_lcell_comb \c1|cacheVia1~50 (
// Equation(s):
// \c1|cacheVia1~50_combout  = (\c1|cacheVia1[1][7]~regout ) # ((\SW~combout [11] & (!\SW~combout [12] & !\c1|Mux34~1_combout )))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1[1][7]~regout ),
	.datac(\SW~combout [12]),
	.datad(\c1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~50_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~50 .lut_mask = 16'hCCCE;
defparam \c1|cacheVia1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneii_lcell_comb \c1|cacheVia1~51 (
// Equation(s):
// \c1|cacheVia1~51_combout  = (\c1|cacheVia1[3][7]~regout ) # ((\SW~combout [12] & (\SW~combout [11] & !\c1|Mux34~1_combout )))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[3][7]~regout ),
	.datad(\c1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~51_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~51 .lut_mask = 16'hF0F8;
defparam \c1|cacheVia1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneii_lcell_comb \c1|Mux38~0 (
// Equation(s):
// \c1|Mux38~0_combout  = (\c1|Mux38~2_combout  & (((\c1|cacheVia1~51_combout )) # (!\SW~combout [11]))) # (!\c1|Mux38~2_combout  & (\SW~combout [11] & (\c1|cacheVia1~50_combout )))

	.dataa(\c1|Mux38~2_combout ),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1~50_combout ),
	.datad(\c1|cacheVia1~51_combout ),
	.cin(gnd),
	.combout(\c1|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Mux38~0 .lut_mask = 16'hEA62;
defparam \c1|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneii_lcell_comb \c1|blocoVia1[7]~17 (
// Equation(s):
// \c1|blocoVia1[7]~17_combout  = (\SW~combout [17] & (\c1|Mux38~0_combout  & (!\c1|Mux14~1_combout  & \c1|blocoVia1[6]~4_combout )))

	.dataa(\SW~combout [17]),
	.datab(\c1|Mux38~0_combout ),
	.datac(\c1|Mux14~1_combout ),
	.datad(\c1|blocoVia1[6]~4_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~17 .lut_mask = 16'h0800;
defparam \c1|blocoVia1[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneii_lcell_comb \c1|cacheVia1~53 (
// Equation(s):
// \c1|cacheVia1~53_combout  = (\c1|cacheVia1[3][7]~regout  & (((\c1|Mux34~1_combout ) # (!\SW~combout [11])) # (!\SW~combout [12])))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[3][7]~regout ),
	.datad(\c1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~53_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~53 .lut_mask = 16'hF070;
defparam \c1|cacheVia1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneii_lcell_comb \c1|cacheVia1~52 (
// Equation(s):
// \c1|cacheVia1~52_combout  = (\c1|cacheVia1[2][7]~regout  & (((\SW~combout [11]) # (\c1|Mux34~1_combout )) # (!\SW~combout [12])))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\c1|cacheVia1[2][7]~regout ),
	.datad(\c1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\c1|cacheVia1~52_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1~52 .lut_mask = 16'hF0D0;
defparam \c1|cacheVia1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneii_lcell_comb \c1|blocoVia1~12 (
// Equation(s):
// \c1|blocoVia1~12_combout  = (\c1|Mux16~1_combout  & !\c1|Mux14~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|Mux16~1_combout ),
	.datad(\c1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1~12_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1~12 .lut_mask = 16'h00F0;
defparam \c1|blocoVia1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneii_lcell_comb \c1|blocoVia1[7]~20 (
// Equation(s):
// \c1|blocoVia1[7]~20_combout  = (\SW~combout [12] & (\c1|blocoVia1[6]~4_combout  & (\c1|blocoVia1[7]~18_combout  & \c1|blocoVia1~12_combout )))

	.dataa(\SW~combout [12]),
	.datab(\c1|blocoVia1[6]~4_combout ),
	.datac(\c1|blocoVia1[7]~18_combout ),
	.datad(\c1|blocoVia1~12_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~20 .lut_mask = 16'h8000;
defparam \c1|blocoVia1[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneii_lcell_comb \c1|blocoVia1[7]~21 (
// Equation(s):
// \c1|blocoVia1[7]~21_combout  = (\c1|blocoVia1[7]~20_combout  & ((\SW~combout [11] & (\c1|cacheVia1~53_combout )) # (!\SW~combout [11] & ((\c1|cacheVia1~52_combout )))))

	.dataa(\SW~combout [11]),
	.datab(\c1|cacheVia1~53_combout ),
	.datac(\c1|cacheVia1~52_combout ),
	.datad(\c1|blocoVia1[7]~20_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~21 .lut_mask = 16'hD800;
defparam \c1|blocoVia1[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneii_lcell_comb \c1|cacheVia1[2][7]~34 (
// Equation(s):
// \c1|cacheVia1[2][7]~34_combout  = (\c1|Mux14~1_combout  & \SW~combout [17])

	.dataa(vcc),
	.datab(\c1|Mux14~1_combout ),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\c1|cacheVia1[2][7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cacheVia1[2][7]~34 .lut_mask = 16'hCC00;
defparam \c1|cacheVia1[2][7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneii_lcell_comb \c1|blocoVia1[7]~13 (
// Equation(s):
// \c1|blocoVia1[7]~13_combout  = \SW~combout [13] $ (\c1|Mux13~1_combout )

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~13 .lut_mask = 16'h55AA;
defparam \c1|blocoVia1[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneii_lcell_comb \c1|blocoVia1[7]~14 (
// Equation(s):
// \c1|blocoVia1[7]~14_combout  = (!\SW~combout [17] & (!\c1|blocoVia1~12_combout  & ((\c1|always0~0_combout ) # (\c1|blocoVia1[7]~13_combout ))))

	.dataa(\c1|always0~0_combout ),
	.datab(\SW~combout [17]),
	.datac(\c1|blocoVia1[7]~13_combout ),
	.datad(\c1|blocoVia1~12_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~14 .lut_mask = 16'h0032;
defparam \c1|blocoVia1[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneii_lcell_comb \c1|blocoVia1[7]~15 (
// Equation(s):
// \c1|blocoVia1[7]~15_combout  = (\c1|blocoVia1 [7] & (((\c1|cacheVia1[2][7]~34_combout ) # (\c1|blocoVia1[7]~14_combout )) # (!\c1|blocoVia1[6]~4_combout )))

	.dataa(\c1|blocoVia1 [7]),
	.datab(\c1|blocoVia1[6]~4_combout ),
	.datac(\c1|cacheVia1[2][7]~34_combout ),
	.datad(\c1|blocoVia1[7]~14_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~15 .lut_mask = 16'hAAA2;
defparam \c1|blocoVia1[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneii_lcell_comb \c1|blocoVia1[7]~19 (
// Equation(s):
// \c1|blocoVia1[7]~19_combout  = (\c1|blocoVia1[7]~16_combout ) # ((\c1|blocoVia1[7]~17_combout ) # ((\c1|blocoVia1[7]~21_combout ) # (\c1|blocoVia1[7]~15_combout )))

	.dataa(\c1|blocoVia1[7]~16_combout ),
	.datab(\c1|blocoVia1[7]~17_combout ),
	.datac(\c1|blocoVia1[7]~21_combout ),
	.datad(\c1|blocoVia1[7]~15_combout ),
	.cin(gnd),
	.combout(\c1|blocoVia1[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \c1|blocoVia1[7]~19 .lut_mask = 16'hFFFE;
defparam \c1|blocoVia1[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N1
cycloneii_lcell_ff \c1|blocoVia1[7] (
	.clk(\KEY~combout [0]),
	.datain(\c1|blocoVia1[7]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia1 [7]));

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \dirtyToDisplay~0 (
// Equation(s):
// \dirtyToDisplay~0_combout  = (\c1|via~regout  & ((\c1|blocoVia1 [7]))) # (!\c1|via~regout  & (\c1|blocoVia0 [7]))

	.dataa(vcc),
	.datab(\c1|blocoVia0 [7]),
	.datac(\c1|blocoVia1 [7]),
	.datad(\c1|via~regout ),
	.cin(gnd),
	.combout(\dirtyToDisplay~0_combout ),
	.cout());
// synopsys translate_off
defparam \dirtyToDisplay~0 .lut_mask = 16'hF0CC;
defparam \dirtyToDisplay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \dirtyToDisplay~feeder (
// Equation(s):
// \dirtyToDisplay~feeder_combout  = \dirtyToDisplay~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dirtyToDisplay~0_combout ),
	.cin(gnd),
	.combout(\dirtyToDisplay~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dirtyToDisplay~feeder .lut_mask = 16'hFF00;
defparam \dirtyToDisplay~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff dirtyToDisplay(
	.clk(\KEY~combout [0]),
	.datain(\dirtyToDisplay~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dirtyToDisplay~regout ));

// Location: LCCOMB_X62_Y27_N14
cycloneii_lcell_comb \H6|saida[5]~feeder (
// Equation(s):
// \H6|saida[5]~feeder_combout  = \dirtyToDisplay~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dirtyToDisplay~regout ),
	.cin(gnd),
	.combout(\H6|saida[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H6|saida[5]~feeder .lut_mask = 16'hFF00;
defparam \H6|saida[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N15
cycloneii_lcell_ff \H6|saida[5] (
	.clk(\KEY~combout [0]),
	.datain(\H6|saida[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H6|saida [5]));

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \H6|saida[4]~feeder (
// Equation(s):
// \H6|saida[4]~feeder_combout  = \dirtyToDisplay~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dirtyToDisplay~regout ),
	.cin(gnd),
	.combout(\H6|saida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H6|saida[4]~feeder .lut_mask = 16'hFF00;
defparam \H6|saida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \H6|saida[4] (
	.clk(\KEY~combout [0]),
	.datain(\H6|saida[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H6|saida [4]));

// Location: LCFF_X64_Y27_N25
cycloneii_lcell_ff \H6|saida[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dirtyToDisplay~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H6|saida [3]));

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \H6|saida[0]~feeder (
// Equation(s):
// \H6|saida[0]~feeder_combout  = \dirtyToDisplay~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dirtyToDisplay~regout ),
	.cin(gnd),
	.combout(\H6|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H6|saida[0]~feeder .lut_mask = 16'hFF00;
defparam \H6|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \H6|saida[0] (
	.clk(\KEY~combout [0]),
	.datain(\H6|saida[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H6|saida [0]));

// Location: LCFF_X56_Y27_N13
cycloneii_lcell_ff \c1|blocoVia0[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\c1|Mux6~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c1|blocoVia0[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c1|blocoVia0 [8]));

// Location: LCCOMB_X64_Y27_N26
cycloneii_lcell_comb \validToDisplay~0 (
// Equation(s):
// \validToDisplay~0_combout  = (\c1|via~regout ) # (\c1|blocoVia0 [8])

	.dataa(\c1|via~regout ),
	.datab(vcc),
	.datac(\c1|blocoVia0 [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\validToDisplay~0_combout ),
	.cout());
// synopsys translate_off
defparam \validToDisplay~0 .lut_mask = 16'hFAFA;
defparam \validToDisplay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N27
cycloneii_lcell_ff validToDisplay(
	.clk(\KEY~combout [0]),
	.datain(\validToDisplay~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\validToDisplay~regout ));

// Location: LCFF_X64_Y25_N5
cycloneii_lcell_ff \H7|saida[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\validToDisplay~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H7|saida [5]));

// Location: LCCOMB_X64_Y24_N4
cycloneii_lcell_comb \H7|saida[4]~feeder (
// Equation(s):
// \H7|saida[4]~feeder_combout  = \validToDisplay~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\validToDisplay~regout ),
	.cin(gnd),
	.combout(\H7|saida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H7|saida[4]~feeder .lut_mask = 16'hFF00;
defparam \H7|saida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N5
cycloneii_lcell_ff \H7|saida[4] (
	.clk(\KEY~combout [0]),
	.datain(\H7|saida[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H7|saida [4]));

// Location: LCCOMB_X64_Y24_N22
cycloneii_lcell_comb \H7|saida[3]~feeder (
// Equation(s):
// \H7|saida[3]~feeder_combout  = \validToDisplay~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\validToDisplay~regout ),
	.cin(gnd),
	.combout(\H7|saida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H7|saida[3]~feeder .lut_mask = 16'hFF00;
defparam \H7|saida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N23
cycloneii_lcell_ff \H7|saida[3] (
	.clk(\KEY~combout [0]),
	.datain(\H7|saida[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H7|saida [3]));

// Location: LCCOMB_X64_Y24_N24
cycloneii_lcell_comb \H7|saida[0]~feeder (
// Equation(s):
// \H7|saida[0]~feeder_combout  = \validToDisplay~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\validToDisplay~regout ),
	.cin(gnd),
	.combout(\H7|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H7|saida[0]~feeder .lut_mask = 16'hFF00;
defparam \H7|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N25
cycloneii_lcell_ff \H7|saida[0] (
	.clk(\KEY~combout [0]),
	.datain(\H7|saida[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H7|saida [0]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\H1|saida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\H1|saida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\H1|saida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\H1|saida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(\H3|saida [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\H3|saida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\H3|saida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\H3|saida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\H3|saida [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\H3|saida [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\H3|saida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\H4|saida [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\H4|saida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\H4|saida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\H4|saida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\H4|saida [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\H4|saida [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\H4|saida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\H6|saida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\H6|saida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\H6|saida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\H6|saida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\H7|saida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\H7|saida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\H7|saida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\H7|saida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
