{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714069572983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714069572987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 15:26:12 2024 " "Processing started: Thu Apr 25 15:26:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714069572987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069572987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069572987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714069573302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714069573302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador4bits " "Found entity 1: contador4bits" {  } { { "contador4bits.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/contador4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069580854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069580854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069580854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069580854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador8bits " "Found entity 1: contador8bits" {  } { { "contador8bits.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/contador8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069580863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069580863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste1.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/teste1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069580863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069580863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0_9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador0_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador0_9 " "Found entity 1: contador0_9" {  } { { "contador0_9.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/contador0_9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069580863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069580863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/controlador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069580863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069580863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteSeg-Behavioral " "Found design unit 1: seteSeg-Behavioral" {  } { { "7seg.vhd" "" { Text "C:/Users/Lillo/Documents/lab2.1/7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069581128 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteSeg " "Found entity 1: seteSeg" {  } { { "7seg.vhd" "" { Text "C:/Users/Lillo/Documents/lab2.1/7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069581128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069581128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/lab2.1/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069581136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/lab2.1/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069581136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069581136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714069581155 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seteSeg inst7 " "Block or symbol \"seteSeg\" of instance \"inst7\" overlaps another block or symbol" {  } { { "lab2.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/lab2.bdf" { { 584 968 1080 760 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714069581155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSeg seteSeg:inst9 " "Elaborating entity \"seteSeg\" for hierarchy \"seteSeg:inst9\"" {  } { { "lab2.bdf" "inst9" { Schematic "C:/Users/Lillo/Documents/lab2.1/lab2.bdf" { { 240 968 1080 416 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714069581155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador0_9 contador0_9:inst " "Elaborating entity \"contador0_9\" for hierarchy \"contador0_9:inst\"" {  } { { "lab2.bdf" "inst" { Schematic "C:/Users/Lillo/Documents/lab2.1/lab2.bdf" { { 240 448 544 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714069581155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst1 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst1\"" {  } { { "lab2.bdf" "inst1" { Schematic "C:/Users/Lillo/Documents/lab2.1/lab2.bdf" { { 336 152 296 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714069581172 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/lab2.1/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714069581172 "|lab2|Timing_Reference:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "contador9_0.bdf 1 1 " "Using design file contador9_0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador9_0 " "Found entity 1: contador9_0" {  } { { "contador9_0.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/contador9_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714069581180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714069581180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador9_0 contador9_0:inst4 " "Elaborating entity \"contador9_0\" for hierarchy \"contador9_0:inst4\"" {  } { { "lab2.bdf" "inst4" { Schematic "C:/Users/Lillo/Documents/lab2.1/lab2.bdf" { { 584 416 512 712 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714069581180 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador9_0.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/contador9_0.bdf" { { 544 80 144 624 "inst" "" } } } } { "contador9_0.bdf" "" { Schematic "C:/Users/Lillo/Documents/lab2.1/contador9_0.bdf" { { 496 560 624 576 "inst3" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714069581522 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714069581522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714069581599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714069582175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714069582175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714069582202 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714069582202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714069582202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714069582202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714069582219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 15:26:22 2024 " "Processing ended: Thu Apr 25 15:26:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714069582219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714069582219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714069582219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714069582219 ""}
