// Seed: 4105047142
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    output tri1 module_0
);
  logic id_15;
  always @(id_6) #1;
  assign module_1.id_1 = 0;
  logic id_16;
  assign id_13 = -1 ? id_3 : 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7
);
  logic id_9 = 1;
  logic id_10;
  wire  id_11;
  assign id_9 = -1;
  localparam id_12 = 1;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_6,
      id_4,
      id_0,
      id_3,
      id_7,
      id_3,
      id_2,
      id_7,
      id_2,
      id_3,
      id_5
  );
  logic id_15 = id_13;
  wire  id_16;
  assign id_10[1] = -1;
endmodule
