/*
 *  CMSIS Pack Debug Access Sequence Log
 *  File        : C:\Users\ische\Desktop\STM32F4_Template\Src_template\Project\STM32F4_Sequences_0000.log
 *  Created     : 14:34:45 (23/07/2023)
 *  Device      : STM32F407ZG
 *  PDSC File   : C:/Users/ische/AppData/Local/Arm/Packs/Keil/STM32F4xx_DFP/2.17.0/Keil.STM32F4xx_DFP.pdsc
 *  Config File : C:\Users\ische\Desktop\STM32F4_Template\Src_template\Project\DebugConfig\STM32F4_STM32F407ZG.dbgconf
 *
 */

[14:34:45.921]  **********  Sequence "DebugDeviceUnlock"  (Context="Connect", Pname="", info="")
[14:34:45.921]  
[14:34:45.922]  <debugvars>
[14:34:45.922]    // Pre-defined
[14:34:45.922]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[14:34:45.922]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[14:34:45.922]    __dp=0x00000000
[14:34:45.922]    __ap=0x00000000
[14:34:45.922]    __traceout=0x00000000      (Trace Disabled)
[14:34:45.922]    __errorcontrol=0x00000000  (Skip Errors="False")
[14:34:45.922]    __FlashAddr=0x00000000
[14:34:45.922]    __FlashLen=0x00000000
[14:34:45.922]    __FlashArg=0x00000000
[14:34:45.922]    __FlashOp=0x00000000
[14:34:45.923]    __Result=0x00000000
[14:34:45.923]    
[14:34:45.923]    // User-defined
[14:34:45.923]    DbgMCU_CR=0x00000007
[14:34:45.923]    DbgMCU_APB1_Fz=0x00000000
[14:34:45.923]    DbgMCU_APB2_Fz=0x00000000
[14:34:45.923]    TraceClk_Pin=0x00040002
[14:34:45.923]    TraceD0_Pin=0x00040003
[14:34:45.923]    TraceD1_Pin=0x00040004
[14:34:45.923]    TraceD2_Pin=0x00040005
[14:34:45.923]    TraceD3_Pin=0x00040006
[14:34:45.923]  </debugvars>
[14:34:45.923]  
[14:34:45.923]  <sequence name="DebugDeviceUnlock" Pname="" disable="false" info="">
[14:34:45.923]    <block atomic="false" info="">
[14:34:45.924]      Sequence("CheckID");
[14:34:45.924]        <sequence name="CheckID" Pname="" disable="false" info="">
[14:34:45.924]          <block atomic="false" info="">
[14:34:45.924]            __var pidr1 = 0;
[14:34:45.924]              // -> [pidr1 <= 0x00000000]
[14:34:45.924]            __var pidr2 = 0;
[14:34:45.924]              // -> [pidr2 <= 0x00000000]
[14:34:45.924]            __var jep106id = 0;
[14:34:45.924]              // -> [jep106id <= 0x00000000]
[14:34:45.924]            __var ROMTableBase = 0;
[14:34:45.924]              // -> [ROMTableBase <= 0x00000000]
[14:34:45.924]            __ap = 0;      // AHB-AP
[14:34:45.925]              // -> [__ap <= 0x00000000]
[14:34:45.925]            ROMTableBase = ReadAP(0xF8) & ~0x3;
[14:34:45.929]              // -> [ReadAP(0x000000F8) => 0xE00FF003]   (__dp=0x00000000, __ap=0x00000000)
[14:34:45.929]              // -> [ROMTableBase <= 0xE00FF000]
[14:34:45.929]            pidr1 = Read32(ROMTableBase + 0x0FE4);
[14:34:45.937]              // -> [Read32(0xE00FFFE4) => 0x00000004]   (__dp=0x00000000, __ap=0x00000000)
[14:34:45.937]              // -> [pidr1 <= 0x00000004]
[14:34:45.937]            pidr2 = Read32(ROMTableBase + 0x0FE8);
[14:34:45.944]              // -> [Read32(0xE00FFFE8) => 0x0000000A]   (__dp=0x00000000, __ap=0x00000000)
[14:34:45.944]              // -> [pidr2 <= 0x0000000A]
[14:34:45.944]            jep106id = ((pidr2 & 0x7) << 4 ) | ((pidr1 >> 4) & 0xF);
[14:34:45.944]              // -> [jep106id <= 0x00000020]
[14:34:45.944]          </block>
[14:34:45.944]          <control if="jep106id != 0x20" while="" timeout="0" info="">
[14:34:45.944]            // if-block "jep106id != 0x20"
[14:34:45.944]              // =>  FALSE
[14:34:45.945]            // skip if-block "jep106id != 0x20"
[14:34:45.945]          </control>
[14:34:45.945]        </sequence>
[14:34:45.945]    </block>
[14:34:45.945]  </sequence>
[14:34:45.945]  
[14:34:46.080]  **********  Sequence "DebugCoreStart"  (Context="Target Access", Pname="", info="")
[14:34:46.080]  
[14:34:46.080]  <debugvars>
[14:34:46.080]    // Pre-defined
[14:34:46.080]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[14:34:46.080]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[14:34:46.080]    __dp=0x00000000
[14:34:46.081]    __ap=0x00000000
[14:34:46.081]    __traceout=0x00000000      (Trace Disabled)
[14:34:46.081]    __errorcontrol=0x00000000  (Skip Errors="False")
[14:34:46.081]    __FlashAddr=0x00000000
[14:34:46.081]    __FlashLen=0x00000000
[14:34:46.081]    __FlashArg=0x00000000
[14:34:46.081]    __FlashOp=0x00000000
[14:34:46.082]    __Result=0x00000000
[14:34:46.082]    
[14:34:46.082]    // User-defined
[14:34:46.082]    DbgMCU_CR=0x00000007
[14:34:46.082]    DbgMCU_APB1_Fz=0x00000000
[14:34:46.082]    DbgMCU_APB2_Fz=0x00000000
[14:34:46.082]    TraceClk_Pin=0x00040002
[14:34:46.082]    TraceD0_Pin=0x00040003
[14:34:46.082]    TraceD1_Pin=0x00040004
[14:34:46.082]    TraceD2_Pin=0x00040005
[14:34:46.082]    TraceD3_Pin=0x00040006
[14:34:46.083]  </debugvars>
[14:34:46.083]  
[14:34:46.083]  <sequence name="DebugCoreStart" Pname="" disable="false" info="">
[14:34:46.083]    <block atomic="false" info="">
[14:34:46.083]      Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
[14:34:46.090]        // -> [Write32(0xE000EDF0, 0xA05F0001)]   (__dp=0x00000000, __ap=0x00000000)
[14:34:46.090]      Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
[14:34:46.096]        // -> [Write32(0xE0042004, 0x00000007)]   (__dp=0x00000000, __ap=0x00000000)
[14:34:46.096]      Write32(0xE0042008, DbgMCU_APB1_Fz);                                    // DBGMCU_APB1_FZ: Configure APB1 Peripheral Freeze Behavior
[14:34:46.102]        // -> [Write32(0xE0042008, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[14:34:46.102]      Write32(0xE004200C, DbgMCU_APB2_Fz);                                    // DBGMCU_APB1_FZ: Configure APB2 Peripheral Freeze Behavior
[14:34:46.108]        // -> [Write32(0xE004200C, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[14:34:46.109]    </block>
[14:34:46.109]  </sequence>
[14:34:46.109]  
