# verilog arithmetic module
> ### *synthesiseable verilog 32-bit integer arithmetic module design space*

+ ### Target Specs  
|Name|Spec|Description|    
|:--:|:--:|:--:|  
|Clock Freq| 50MHz | - |  
|Reset Type| Asynchronous <br/> Active-Low| - | 
|Input Size| 32-bit | - |
|Output Size| 32-bit or 64-bit| Only Multiplier Unit has 64-bit output|
|Support Type| Integer| - | 
|Support Format| Signed or Unsigned | - |  
   


+ ### Directory_Info.  
|Directory|Tag|  
|:---:|:---:|    
|Adder|Addition/Subtraction Hardware directory|  
|Multiplier|Multiplication Hardware directory|  
|Divider|Division Hardware directory|  
