<?xml version="1.0"?><api><query><pages><page pageid="24538587" ns="0" title="Intel Core"><revisions><rev revid="454226325" parentid="454220195" user="Hammersoft" timestamp="2011-10-06T13:00:55Z" comment="rv unexplained restoration of non-free images in violation of [[WP:NFTABLE]]"><diff from="454220195" to="454226325" xml:space="preserve">&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 3:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 3:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;'''Intel Core''' is a brand name used for various mid-range to high-end consumer and business &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;[[microprocessor]]s &lt;/span&gt;made by [[Intel]].&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;'''Intel Core''' is a brand name used for various mid-range to high-end consumer and business &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;[[microprocessors]] &lt;/span&gt;made by [[Intel]].&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;In general, processors sold as Core are more powerful variants of the same processors marketed as entry-level [[Celeron]] and [[Pentium (brand)|Pentium]]. Similarly, identical or more capable versions of Core processors are also sold as [[Xeon]] processors for the server market.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;In general, processors sold as Core are more powerful variants of the same processors marketed as entry-level [[Celeron]] and [[Pentium (brand)|Pentium]]. Similarly, identical or more capable versions of Core processors are also sold as [[Xeon]] processors for the server market.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 133:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 133:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;The Core brand was launched on January 6, 2006 by the release of the [[32-bit]] '''[[Yonah (microprocessor)|Yonah]]''' [[CPU]] â Intel's first [[dual-core]] mobile (low-power) processor.  Its dual-core layout closely resembled two interconnected [[Pentium M]] branded CPUs packaged as a single [[Die (integrated circuit)|die]] (piece) silicon chip ([[Integrated circuit|IC]]). Hence, the 32-bit microarchitecture of Core branded CPUs â contrary to its name â had more in common with Pentium M branded CPUs than with the subsequent [[64-bit]] [[Core (microarchitecture)|Core microarchitecture]] of [[Core 2]] branded CPUs. Despite a major [[rebranding]] effort by [[Intel]] starting January 2006, some computers with the Yonah core continued to be marked as Pentium M.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;The Core brand was launched on January 6, 2006 by the release of the [[32-bit]] '''[[Yonah (microprocessor)|Yonah]]''' [[CPU]] â Intel's first [[dual-core]] mobile (low-power) processor.  Its dual-core layout closely resembled two interconnected [[Pentium M]] branded CPUs packaged as a single [[Die (integrated circuit)|die]] (piece) silicon chip ([[Integrated circuit|IC]]). Hence, the 32-bit microarchitecture of Core branded CPUs â contrary to its name â had more in common with Pentium M branded CPUs than with the subsequent [[64-bit]] [[Core (microarchitecture)|Core microarchitecture]] of [[Core 2]] branded CPUs. Despite a major [[rebranding]] effort by [[Intel]] starting January 2006, some computers with the Yonah core continued to be marked as Pentium M.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;The Core series is also known for being the first Intel processor to be used as the main CPU for an [[Macintosh|Apple Macintosh]] computer.  The Core Duo was the CPU for the first generation &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;Macbook &lt;/span&gt;Pro while the Core Solo appeared in Apple's [[Mac &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;Mini]] &lt;/span&gt;line. Core Duo signified the beginning of Apple's shift to Intel processors across their entire line.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;The Core series is also known for being the first Intel processor to be used as the main CPU for an [[Macintosh|Apple Macintosh]] computer.  The Core Duo was the CPU for the first generation &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;MacBook &lt;/span&gt;Pro while the Core Solo appeared in Apple's [[Mac &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;mini]] &lt;/span&gt;line. Core Duo signified the beginning of Apple's shift to Intel processors across their entire line.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;In 2007, [[Intel]] began branding the Yonah core [[CPU]]s intended for mainstream '''mobile''' computers as [[Pentium Dual-Core]], not to be confused with the '''desktop''' [[64-bit]] [[Core (microarchitecture)|Core microarchitecture]] CPUs also branded as Pentium Dual-Core.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;In 2007, [[Intel]] began branding the Yonah core [[CPU]]s intended for mainstream '''mobile''' computers as [[Pentium Dual-Core]], not to be confused with the '''desktop''' [[64-bit]] [[Core (microarchitecture)|Core microarchitecture]] CPUs also branded as Pentium Dual-Core.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 143:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 143:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! L2 Cache !! Socket !! [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! L2 Cache !! Socket !! [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| rowspan=3|'''[[Yonah (microprocessor)|Yonah]]'''&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| rowspan=3|'''[[Yonah (microprocessor)|Yonah]]'''&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=3|[[Image:Intel_Core_Duo.pngâ|50px]]&lt;/div&gt;&lt;/td&gt;
  &lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core microprocessors#&quot;Yonah&quot; (standard-voltage, 65 nm)|Core Duo T2xxx]] || rowspan=3|2 MB || rowspan=3|[[Socket M]]|| 31 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core microprocessors#&quot;Yonah&quot; (standard-voltage, 65 nm)|Core Duo T2xxx]] || rowspan=3|2 MB || rowspan=3|[[Socket M]]|| 31 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 178:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 177:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! [[Merom (microprocessor)#Merom-L|Merom-L]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! [[Merom (microprocessor)#Merom-L|Merom-L]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=2|[[Image:Intel_Core_2_Solo.png|50px]]&lt;/div&gt;&lt;/td&gt;
  &lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Merom-L&quot; (ultra-low-voltage, 65 nm)|Mobile Core 2 Solo U2xxx]] || 1 MB || FCBGA || 5.5 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Merom-L&quot; (ultra-low-voltage, 65 nm)|Mobile Core 2 Solo U2xxx]] || 1 MB || FCBGA || 5.5 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 196:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 194:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! rowspan=4| [[Merom (microprocessor)|Merom]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! rowspan=4| [[Merom (microprocessor)|Merom]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=19|[[Image:Intel_Core_2_Duo.png|50px]]&lt;/div&gt;&lt;/td&gt;
  &lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Merom&quot; (ultra-low-voltage, 65 nm)|Mobile Core 2 Duo U7xxx]] || 2 MB || rowspan=2|BGA479 || 10 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Merom&quot; (ultra-low-voltage, 65 nm)|Mobile Core 2 Duo U7xxx]] || 2 MB || rowspan=2|BGA479 || 10 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 251:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 248:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! [[Kentsfield (microprocessor)|Kentsfield]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! [[Kentsfield (microprocessor)|Kentsfield]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=5|[[Image:Intel_Core_2_Quad.png|50px]]&lt;/div&gt;&lt;/td&gt;
  &lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Kentsfield&quot; (65 nm)|Core 2 Quad Q6xxx]] || 2Ã4 MB || rowspan=4|[[LGA 775]] || 95â105 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Kentsfield&quot; (65 nm)|Core 2 Quad Q6xxx]] || 2Ã4 MB || rowspan=4|[[LGA 775]] || 95â105 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 273:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 269:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo !! &lt;/span&gt;Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!!  &lt;/span&gt;Brand name (list) !! L2 Cache !! Socket || [[Thermal design power|TDP]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! [[Merom (microprocessor)|Merom]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! [[Merom (microprocessor)|Merom]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=6|[[Image:Intel_Core_2_Extreme.png|50px]]&lt;/div&gt;&lt;/td&gt;
  &lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Merom XE&quot; (standard-voltage, 65 nm)|Mobile Core 2 Extreme X7xxx]] || 4 MB || [[Socket P]] || 44 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core 2 microprocessors#&quot;Merom XE&quot; (standard-voltage, 65 nm)|Mobile Core 2 Extreme X7xxx]] || 4 MB || [[Socket P]] || 44 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 306:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 301:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;The first Nehalem based Core i3 was [[Clarkdale (microprocessor)|Clarkdale]]-based, with an integrated [[GPU]] and two cores.&amp;lt;ref&amp;gt;{{cite web|url=http://www.xbitlabs.com/news/cpu/display/20090813091122_Intel_May_Unveil_Microprocessors_with_Integrated_Graphics_Cores_at_Consumer_Electronics_Show.html |title=Intel May Unveil Microprocessors with Integrated Graphics Cores at Consumer Electronics Show |publisher=Xbitlabs.com |date= |accessdate=2010-12-13}}&amp;lt;/ref&amp;gt; The same processor is also available as Core i5 and Pentium, with slightly different configurations.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;The first Nehalem based Core i3 was [[Clarkdale (microprocessor)|Clarkdale]]-based, with an integrated [[GPU]] and two cores.&amp;lt;ref&amp;gt;{{cite web|url=http://www.xbitlabs.com/news/cpu/display/20090813091122_Intel_May_Unveil_Microprocessors_with_Integrated_Graphics_Cores_at_Consumer_Electronics_Show.html |title=Intel May Unveil Microprocessors with Integrated Graphics Cores at Consumer Electronics Show |publisher=Xbitlabs.com |date= |accessdate=2010-12-13}}&amp;lt;/ref&amp;gt; The same processor is also available as Core i5 and Pentium, with slightly different configurations.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;The Core i3-3xxM processors are based on [[Arrandale (microprocessor)|Arrandale]], the mobile version of the Clarkdale desktop processor. They are similar to the Core i5-4xx series but running at lower clock speeds and without [[Turbo Boost]].&amp;lt;ref&amp;gt;{{cite web|url=http://www.digitimes.com/news/a20091113PD209.html |title=Intel to launch four Arrandale CPUs for mainstream notebooks in January 2010 |publisher=Digitimes.com |date=2009-11-13 |accessdate=2010-12-13}}&amp;lt;/ref&amp;gt; According to an Intel [[FAQ]] they do not support [[ECC memory|Error Correction Code (ECC) memory]]&amp;lt;ref&amp;gt;[http://www.intel.com/support/processors/corei3/sb/CS-031175.htm#?iid=subhdr+dnlds Intel Core i3 desktop processor frequently asked questions]&amp;lt;/ref&amp;gt;. According to motherboard &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;manufacture Supermicro &lt;/span&gt;if a Core i3 processor is used with a server chipset platform such as Intel 3400/3420/3450, the CPU will support ECC with UDIMM&amp;lt;ref&amp;gt;[http://www.supermicro.com/support/faqs/faq.cfm?faq=10712 Supermicro FAQ on ECC with Core i3]&amp;lt;/ref&amp;gt;. When asked, Intel confirmed that, although the Intel 5 series chipset supports non-ECC memory only with the Core i5 or i3 processors, using those processors on a motherboard with 3400 series chipsets it will support the ECC function of ECC memory&amp;lt;ref&amp;gt;[http://www.silentpcreview.com/forums/viewtopic.php?f=13&amp;amp;t=60512&amp;amp;start=60 Intel correspondence quoted on silentpcreview forum]&amp;lt;/ref&amp;gt;. A limited number of motherboards by other companies also support ECC with Intel Core iX processors; the Asus P8B WS is an example, but it does not support ECC memory under Windows non-server operating systems&amp;lt;ref&amp;gt;[http://www.asus.com/Motherboards/Intel_Socket_1155/P8B_WS/#specifications Asus P8B WS specification]: supports &quot;ECC, Non-ECC, Un-buffered Memory&quot;, but &quot;Non-ECC, Un-buffered memory only support for client OS (Windows7, Vista and XP).&quot;&amp;lt;/ref&amp;gt;.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;The Core i3-3xxM processors are based on [[Arrandale (microprocessor)|Arrandale]], the mobile version of the Clarkdale desktop processor. They are similar to the Core i5-4xx series but running at lower clock speeds and without [[Turbo Boost]].&amp;lt;ref&amp;gt;{{cite web|url=http://www.digitimes.com/news/a20091113PD209.html |title=Intel to launch four Arrandale CPUs for mainstream notebooks in January 2010 |publisher=Digitimes.com |date=2009-11-13 |accessdate=2010-12-13}}&amp;lt;/ref&amp;gt; According to an Intel [[FAQ]] they do not support [[ECC memory|Error Correction Code (ECC) memory]]&amp;lt;ref&amp;gt;[http://www.intel.com/support/processors/corei3/sb/CS-031175.htm#?iid=subhdr+dnlds Intel Core i3 desktop processor frequently asked questions]&amp;lt;/ref&amp;gt;. According to motherboard &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;manufacturer Supermicro, &lt;/span&gt;if a Core i3 processor is used with a server chipset platform such as Intel 3400/3420/3450, the CPU will support ECC with UDIMM&amp;lt;ref&amp;gt;[http://www.supermicro.com/support/faqs/faq.cfm?faq=10712 Supermicro FAQ on ECC with Core i3]&amp;lt;/ref&amp;gt;. When asked, Intel confirmed that, although the Intel 5 series chipset supports non-ECC memory only with the Core i5 or i3 processors, using those processors on a motherboard with 3400 series chipsets it will support the ECC function of ECC memory&amp;lt;ref&amp;gt;[http://www.silentpcreview.com/forums/viewtopic.php?f=13&amp;amp;t=60512&amp;amp;start=60 Intel correspondence quoted on silentpcreview forum]&amp;lt;/ref&amp;gt;. A limited number of motherboards by other companies also support ECC with Intel Core iX processors; the Asus P8B WS is an example, but it does not support ECC memory under Windows non-server operating systems&amp;lt;ref&amp;gt;[http://www.asus.com/Motherboards/Intel_Socket_1155/P8B_WS/#specifications Asus P8B WS specification]: supports &quot;ECC, Non-ECC, Un-buffered Memory&quot;, but &quot;Non-ECC, Un-buffered memory only support for client OS (Windows7, Vista and XP).&quot;&amp;lt;/ref&amp;gt;.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || I/O Bus&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || I/O Bus&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! [[Clarkdale (microprocessor)|Clarkdale]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| rowspan=3|[[Image:Intel i3 Logo.png|50px|Intel Core i3 logo as of 2010]]&lt;/span&gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! [[Clarkdale (microprocessor)|Clarkdale]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i3 microprocessors#&quot;Clarkdale&quot; (32 nm)|Core i3-5xx]] || rowspan=3|2 || 4 MB || [[LGA 1156]] || 73 W || rowspan=2|[[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i3 microprocessors#&quot;Clarkdale&quot; (32 nm)|Core i3-5xx]] || rowspan=3|2 || 4 MB || [[LGA 1156]] || 73 W || rowspan=2|[[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 327:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 322:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;'''[[Clarkdale (microprocessor)|Clarkdale]]''', the desktop version of Arrandale, is sold as Core i5-6xx, along with related Core i3 and Pentium brands. It has Hyper-Threading enabled and the full 4&amp;amp;nbsp;MB L3 cache.&amp;lt;ref&amp;gt;[http://publish.it168.com/2009/0810/20090810015301.shtml Intel å¥è¾åæ ¸ E5300(ç) èµè®¯|CPU èµè®¯|æ°å¥è¾åç°èº« å¤æ¬¾Core i5ãi3æ­£å¼ç¡®è®¤|IT168 diyç¡¬ä»¶&amp;lt;!-- Bot generated title --&amp;gt;]&amp;lt;/ref&amp;gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;'''[[Clarkdale (microprocessor)|Clarkdale]]''', the desktop version of Arrandale, is sold as Core i5-6xx, along with related Core i3 and Pentium brands. It has Hyper-Threading enabled and the full 4&amp;amp;nbsp;MB L3 cache.&amp;lt;ref&amp;gt;[http://publish.it168.com/2009/0810/20090810015301.shtml Intel å¥è¾åæ ¸ E5300(ç) èµè®¯|CPU èµè®¯|æ°å¥è¾åç°èº« å¤æ¬¾Core i5ãi3æ­£å¼ç¡®è®¤|IT168 diyç¡¬ä»¶&amp;lt;!-- Bot generated title --&amp;gt;]&amp;lt;/ref&amp;gt;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;According to Intel &quot;Core i5 desktop processors and desktop boards typically do not support ECC memory&quot;&amp;lt;ref&amp;gt;[http://www.intel.com/support/processors/corei5/sb/CS-032468.htm?wapkw=%28core+i5+ecc%29#10 IntelÂ® Coreâ¢ i5 desktop processor frequently asked questions]&amp;lt;/ref&amp;gt;, but information on limited ECC support in the Core i3 section also applies to Core i5 and &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;i7{{Citation &lt;/span&gt;needed|date=October 2011}}.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;According to Intel &quot;Core i5 desktop processors and desktop boards typically do not support ECC memory&quot;&amp;lt;ref&amp;gt;[http://www.intel.com/support/processors/corei5/sb/CS-032468.htm?wapkw=%28core+i5+ecc%29#10 IntelÂ® Coreâ¢ i5 desktop processor frequently asked questions]&amp;lt;/ref&amp;gt;, but information on limited ECC support in the Core i3 section also applies to Core i5 and &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;i7{{citation &lt;/span&gt;needed|date=October 2011}}.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo !! &lt;/span&gt;Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]]|| I/O Bus&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!!  &lt;/span&gt;Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]]|| I/O Bus&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! rowspan=2|[[Lynnfield (microprocessor)|Lynnfield]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| rowspan=7|[[Image:Intel i5 logo.png|50px|Intel Core i5 Sandy Bridge logo as of 2011]]&lt;/span&gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! rowspan=2|[[Lynnfield (microprocessor)|Lynnfield]] &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[Core i5-750|Core i5-7xx]] || rowspan=2|4 || rowspan=2|8 MB || rowspan=3|[[LGA 1156]] || 95 W || rowspan=2|[[Direct Media Interface]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[Core i5-750|Core i5-7xx]] || rowspan=2|4 || rowspan=2|8 MB || rowspan=3|[[LGA 1156]] || 95 W || rowspan=2|[[Direct Media Interface]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 390:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 385:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt; |title=&amp;lt;nowiki&amp;gt;[Intel Roadmap update]&amp;lt;/nowiki&amp;gt; Nehalem to enter mainstream market&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt; |title=&amp;lt;nowiki&amp;gt;[Intel Roadmap update]&amp;lt;/nowiki&amp;gt; Nehalem to enter mainstream market&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;}}&amp;lt;/ref&amp;gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;}}&amp;lt;/ref&amp;gt;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;, and models based on the [[Arrandale (microprocessor)|Arrandale]] dual-core mobile processor were added in January 2010. The first six-core processor in the Core lineup is the [[Gulftown (microprocessor)|Gulftown]], which was launched on March 16, 2010. Both the regular Core i7 and the ''Extreme Edition'' are advertised as five stars in the Intel Processor Rating. In January 2011, Intel released the second generation of &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;core &lt;/span&gt;i7 processors. Both the first and second generation of Intel &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;core &lt;/span&gt;i7 processors are rated as 5 stars in the Intel processor rating. The 2nd generation of Intel core processors are based on the 'Sandy Bridge' core and are set to be updated in January 2012 with 'Ivy Bridge'&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;, and models based on the [[Arrandale (microprocessor)|Arrandale]] dual-core mobile processor were added in January 2010. The first six-core processor in the Core lineup is the [[Gulftown (microprocessor)|Gulftown]], which was launched on March 16, 2010. Both the regular Core i7 and the ''Extreme Edition'' are advertised as five stars in the Intel Processor Rating. In January 2011, Intel released the second generation of &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;Core &lt;/span&gt;i7 processors. Both the first and second generation of Intel &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;Core &lt;/span&gt;i7 processors are rated as 5 stars in the Intel processor rating. The 2nd generation of Intel core processors are based on the 'Sandy Bridge' core and are set to be updated in January 2012 with 'Ivy Bridge'&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;In each of the first three microarchitecture generations of the brand, Core i7 has family members using two distinct system-level architectures, and therefore two distinct sockets.{{Citation needed|date=March 2011}} In each generation, the highest-performing Core i7 processors use the same socket and [[QPI]]-based architecture as the low-end Xeon processors of that generation, while lower-performing Core i7 processors use the same socket and PCIe/DMI/FDI architecture as the Core i5.&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;In each of the first three microarchitecture generations of the brand, Core i7 has family members using two distinct system-level architectures, and therefore two distinct sockets.{{Citation needed|date=March 2011}} In each generation, the highest-performing Core i7 processors use the same socket and [[QPI]]-based architecture as the low-end Xeon processors of that generation, while lower-performing Core i7 processors use the same socket and PCIe/DMI/FDI architecture as the Core i5.&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 421:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 416:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Code name &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| Logo || &lt;/span&gt;Brand name || Cores || L3 Cache || Socket || [[Thermal design power|TDP]] || Process || Busses || Release&amp;lt;br&amp;gt;Date&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Code name &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;||  &lt;/span&gt;Brand name || Cores || L3 Cache || Socket || [[Thermal design power|TDP]] || Process || Busses || Release&amp;lt;br&amp;gt;Date&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=2|[[Gulftown (microprocessor)|Gulftown]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| [[Image:Intel Corei7 Ex2009.png|50px|Intel Core i7 Extreme Edition logo as of 2009]] &lt;/span&gt;|| [[List of Intel Core i7 microprocessors#&quot;Gulftown&quot; (32 nm)|Core i7-9xxX Extreme Edition]] ||rowspan=2|6  ||rowspan=2|12 MB || rowspan=4|[[LGA 1366]] || rowspan=4|130 W || rowspan=2|[[32 nanometer|32 nm]] || rowspan=4|[[QuickPath|QPI]],&amp;lt;br&amp;gt; 3 Ã [[DDR3]] || Mar 2010&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| rowspan=2|[[Gulftown (microprocessor)|Gulftown]] || [[List of Intel Core i7 microprocessors#&quot;Gulftown&quot; (32 nm)|Core i7-9xxX Extreme Edition]] ||rowspan=2|6  ||rowspan=2|12 MB || rowspan=4|[[LGA 1366]] || rowspan=4|130 W || rowspan=2|[[32 nanometer|32 nm]] || rowspan=4|[[QuickPath|QPI]],&amp;lt;br&amp;gt; 3 Ã [[DDR3]] || Mar 2010&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;[[Image:Intel i7 logo.png|50px|Intel Core i7 logo as of 2009]] || &lt;/span&gt;[[List of Intel Core i7 microprocessors#&quot;Gulftown&quot; (32 nm)|Core i7-9xx]] || Jul 2010&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Gulftown&quot; (32 nm)|Core i7-9xx]] || Jul 2010&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=2|[[Bloomfield (microprocessor)|Bloomfield]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| [[Image:Intel Corei7 Ex2009.png|50px|Intel Core i7 Extreme Edition logo as of 2009]] &lt;/span&gt;|| [[List of Intel Core i7 microprocessors#&quot;Bloomfield XE&quot; (45 nm)|Core i7-9xx Extreme Edition]] || rowspan=7| 4  || rowspan=6|8 MB || rowspan=7|[[45 nanometer|45 nm]] || rowspan=2|Nov 2008&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| rowspan=2|[[Bloomfield (microprocessor)|Bloomfield]] || [[List of Intel Core i7 microprocessors#&quot;Bloomfield XE&quot; (45 nm)|Core i7-9xx Extreme Edition]] || rowspan=7| 4  || rowspan=6|8 MB || rowspan=7|[[45 nanometer|45 nm]] || rowspan=2|Nov 2008&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;rowspan=3|[[Image:Intel i7 logo.png|50px|Intel Core i7 logo as of 2009]] || &lt;/span&gt;[[List of Intel Core i7 microprocessors#&quot;Bloomfield&quot; (45 nm)|Core i7-9xx]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Bloomfield&quot; (45 nm)|Core i7-9xx]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| rowspan=2|[[Lynnfield (microprocessor)|Lynnfield]] || [[List of Intel Core i7 microprocessors#&quot;Lynnfield&quot; (45 nm)|Core i7-8xx]] || rowspan=2|[[LGA 1156]] || 95 W || rowspan=5|[[Direct Media Interface|DMI]],&amp;lt;br&amp;gt;[[PCI-e]],&amp;lt;br&amp;gt; 2 Ã [[DDR3]] || Sep 2009&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| rowspan=2|[[Lynnfield (microprocessor)|Lynnfield]] || [[List of Intel Core i7 microprocessors#&quot;Lynnfield&quot; (45 nm)|Core i7-8xx]] || rowspan=2|[[LGA 1156]] || 95 W || rowspan=5|[[Direct Media Interface|DMI]],&amp;lt;br&amp;gt;[[PCI-e]],&amp;lt;br&amp;gt; 2 Ã [[DDR3]] || Sep 2009&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 435:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 430:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Lynnfield&quot; (45 nm)|Core i7-8xxS]] || 82 W || Jan 2010&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Lynnfield&quot; (45 nm)|Core i7-8xxS]] || 82 W || Jan 2010&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=3|[[Clarksfield (microprocessor)|Clarksfield]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| [[Image:Intel Corei7 Ex2009.png|50px|Intel Core i7 Extreme Edition logo as of 2009]] &lt;/span&gt;|| [[List of Intel Core i7 microprocessors#&quot;Clarksfield XM&quot; (45 nm)|Core i7-9xxXM Extreme Edition]] || rowspan=4|[[Socket G1|rPGA-988A]] || 55 W || rowspan=3|Sep 2009&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| rowspan=3|[[Clarksfield (microprocessor)|Clarksfield]] || [[List of Intel Core i7 microprocessors#&quot;Clarksfield XM&quot; (45 nm)|Core i7-9xxXM Extreme Edition]] || rowspan=4|[[Socket G1|rPGA-988A]] || 55 W || rowspan=3|Sep 2009&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;rowspan=5|[[Image:Intel i7 logo.png|50px|Intel Core i7 logo as of 2009]] || &lt;/span&gt;[[List of Intel Core i7 microprocessors#&quot;Clarksfield&quot; (45 nm)|Core i7-8xxQM]] || rowspan=2|45 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Clarksfield&quot; (45 nm)|Core i7-8xxQM]] || rowspan=2|45 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Clarksfield&quot; (45 nm)|Core i7-7xxQM]] || 6 MB&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Clarksfield&quot; (45 nm)|Core i7-7xxQM]] || 6 MB&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 458:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 453:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || I/O Bus&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || I/O Bus&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! rowspan=2|[[Sandy Bridge|Sandy Bridge (Desktop)]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| rowspan=4|[[Image:Intel i3 SB 2011.png|50px|Intel Core i3 Sandy Bridge Logo as of 2011]]&lt;/span&gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! rowspan=2|[[Sandy Bridge|Sandy Bridge (Desktop)]] &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i3 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i3-21xx]] || 2 || 3 MB || [[LGA 1155]] || 65 W || [[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i3 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i3-21xx]] || 2 || 3 MB || [[LGA 1155]] || 65 W || [[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 482:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 477:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || I/O Bus&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || I/O Bus&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! rowspan=3|[[Sandy Bridge|Sandy Bridge (Desktop)]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;! rowspan=3|[[Sandy Bridge|Sandy Bridge (Desktop)]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| rowspan=5|[[Image:Intel i5 SB 2011.png|50px|Intel Core i5 Sandy Bridge logo as of 2011]]&lt;/div&gt;&lt;/td&gt;
  &lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i5 microprocessors#&quot;Sandy Bridge&quot; (32 nm) 2|Core i5-2xxx&amp;lt;br&amp;gt;Core i5-2xxxK]] || rowspan=2|4 || rowspan=3|6 MB || [[LGA 1155]] || 95 W || [[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]]&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i5 microprocessors#&quot;Sandy Bridge&quot; (32 nm) 2|Core i5-2xxx&amp;lt;br&amp;gt;Core i5-2xxxK]] || rowspan=2|4 || rowspan=3|6 MB || [[LGA 1155]] || 95 W || [[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]]&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 504:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 498:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;{| class=&quot;wikitable&quot;&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;!! Logo &lt;/span&gt;!! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || Process || I/O Bus || Release&amp;lt;br&amp;gt;Date&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! Codename&amp;lt;br /&amp;gt;(main article) !! Brand name (list) !! Cores !! L3 Cache !! Socket || [[Thermal design power|TDP]] || Process || I/O Bus || Release&amp;lt;br&amp;gt;Date&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! rowspan=3|[[Sandy Bridge|Sandy Bridge E (Desktop)]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| rowspan=2|[[Image:Intel i7 SB 2011.png|50px|Intel Core i7 Sandy Bridge logo as of 2011]]&lt;/span&gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! rowspan=3|[[Sandy Bridge|Sandy Bridge E (Desktop)]] &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-3820]] || 4 || 10 MB || rowspan=3|[[LGA 2011]] || rowspan=3|130 W || rowspan=11|[[32 nanometer|32 nm]] || rowspan=3| || &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;rowspan=3|Q4 &lt;/span&gt;2011&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-3820]] || 4 || 10 MB || rowspan=3|[[LGA 2011]] || rowspan=3|130 W || rowspan=11|[[32 nanometer|32 nm]] || rowspan=3| || &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;rowspan=3|Nov &lt;/span&gt;2011&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-3930K]] || rowspan=2|6 || 12 MB &lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-3930K]] || rowspan=2|6 || 12 MB &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;[[Image:Intel i7 EE SB 2011.png|50px|Intel Core i7 Sandy Bridge Extreme logo as of 2011]] || &lt;/span&gt;[[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-3960X]] || 15 MB &lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-3960X]] || 15 MB &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;! rowspan=2|[[Sandy Bridge|Sandy Bridge (Desktop)]] &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;|| rowspan=7|[[Image:Intel i7 SB 2011.png|50px|Intel Core i7 Sandy Bridge logo as of 2011]]&lt;/span&gt;&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;! rowspan=2|[[Sandy Bridge|Sandy Bridge (Desktop)]] &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-2600, 2600K]] || rowspan=2|4 || rowspan=2|8 MB || rowspan=2|[[LGA 1155]] || 95 W || rowspan=8|[[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]] || rowspan=2|Jan 2011&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-2600, 2600K]] || rowspan=2|4 || rowspan=2|8 MB || rowspan=2|[[LGA 1155]] || 95 W || rowspan=8|[[Direct Media Interface]],&amp;lt;br /&amp;gt; Integrated [[Graphics processing unit|GPU]] || rowspan=2|Jan 2011&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 529:&lt;/td&gt;
  &lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 523:&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-2xxxQE]] || 6 MB || 45 W &lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-2xxxQE]] || 6 MB || 45 W &lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;â&lt;/td&gt;
  &lt;td class=&quot;diff-deletedline&quot;&gt;&lt;div&gt;| &lt;span class=&quot;diffchange diffchange-inline&quot;&gt;[[Image:Intel i7 EE SB 2011.png|50px|Intel Core i7 Sandy Bridge logo as of 2011]] || &lt;/span&gt;[[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-2xxxXM]] || 8 MB || 55 W&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt;+&lt;/td&gt;
  &lt;td class=&quot;diff-addedline&quot;&gt;&lt;div&gt;| [[List of Intel Core i7 microprocessors#&quot;Sandy Bridge&quot; (32 nm)|Core i7-2xxxXM]] || 8 MB || 55 W&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|-&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|}&lt;/div&gt;&lt;/td&gt;
  &lt;td class=&quot;diff-marker&quot;&gt; &lt;/td&gt;
  &lt;td class=&quot;diff-context&quot;&gt;&lt;div&gt;|}&lt;/div&gt;&lt;/td&gt;
&lt;/tr&gt;
</diff></rev></revisions></page></pages></query><query-continue><revisions rvstartid="454220195" /></query-continue></api>
