--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 5753605 paths analyzed, 5365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.345ns.
--------------------------------------------------------------------------------

Paths for end point alu0/multiplier/Mmult_mult_result_mult0000_1 (SLICE_X40Y59.CIN), 270490 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.203ns (Levels of Logic = 25)
  Clock Path Skew:      -0.142ns (0.544 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_21
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_23
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_25
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.Y       Tciny                 0.902   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_27
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<28>
    SLICE_X40Y42.G1      net (fanout=1)        1.310   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_28
    SLICE_X40Y42.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_36
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<28>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_34
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_32
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_30
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CLK     Tcinck                1.012   alu0/multiplier/Mmult_mult_result_mult0000_2
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<61>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<62>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_1
    -------------------------------------------------  ---------------------------
    Total                                     18.203ns (13.175ns logic, 5.028ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.202ns (Levels of Logic = 25)
  Clock Path Skew:      -0.142ns (0.544 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.Y       Tciny                 0.902   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<20>
    SLICE_X40Y38.G1      net (fanout=1)        1.309   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_20
    SLICE_X40Y38.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_44
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<20>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<20>
    SLICE_X40Y39.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<20>
    SLICE_X40Y39.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_42
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<22>
    SLICE_X40Y40.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<22>
    SLICE_X40Y40.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_40
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<24>
    SLICE_X40Y41.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<24>
    SLICE_X40Y41.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_38
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<26>
    SLICE_X40Y42.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<26>
    SLICE_X40Y42.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_36
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_34
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_32
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_30
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CLK     Tcinck                1.012   alu0/multiplier/Mmult_mult_result_mult0000_2
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<61>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<62>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_1
    -------------------------------------------------  ---------------------------
    Total                                     18.202ns (13.175ns logic, 5.027ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.138ns (Levels of Logic = 25)
  Clock Path Skew:      -0.142ns (0.544 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_21
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_23
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_25
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_27
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<28>
    SLICE_X42Y30.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<28>
    SLICE_X42Y30.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_29
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<30>
    SLICE_X42Y31.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<30>
    SLICE_X42Y31.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_31
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<32>
    SLICE_X42Y32.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<32>
    SLICE_X42Y32.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_33
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<34>
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<34>
    SLICE_X42Y33.X       Tcinx                 0.586   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_35
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<35>
    SLICE_X40Y46.F1      net (fanout=1)        1.552   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_35
    SLICE_X40Y46.COUT    Topcyf                1.305   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CLK     Tcinck                1.012   alu0/multiplier/Mmult_mult_result_mult0000_2
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<61>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<62>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_1
    -------------------------------------------------  ---------------------------
    Total                                     18.138ns (12.868ns logic, 5.270ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point alu0/multiplier/Mmult_mult_result_mult0000_3 (SLICE_X40Y58.CIN), 257854 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_3 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.047ns (Levels of Logic = 24)
  Clock Path Skew:      -0.142ns (0.544 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_21
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_23
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_25
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.Y       Tciny                 0.902   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_27
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<28>
    SLICE_X40Y42.G1      net (fanout=1)        1.310   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_28
    SLICE_X40Y42.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_36
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<28>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_34
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_32
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_30
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CLK     Tcinck                1.012   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<60>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_3
    -------------------------------------------------  ---------------------------
    Total                                     18.047ns (13.019ns logic, 5.028ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_3 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.046ns (Levels of Logic = 24)
  Clock Path Skew:      -0.142ns (0.544 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.Y       Tciny                 0.902   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<20>
    SLICE_X40Y38.G1      net (fanout=1)        1.309   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_20
    SLICE_X40Y38.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_44
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<20>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<20>
    SLICE_X40Y39.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<20>
    SLICE_X40Y39.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_42
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<22>
    SLICE_X40Y40.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<22>
    SLICE_X40Y40.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_40
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<24>
    SLICE_X40Y41.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<24>
    SLICE_X40Y41.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_38
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<26>
    SLICE_X40Y42.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<26>
    SLICE_X40Y42.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_36
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_34
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_32
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_30
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CLK     Tcinck                1.012   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<60>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_3
    -------------------------------------------------  ---------------------------
    Total                                     18.046ns (13.019ns logic, 5.027ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_3 (FF)
  Requirement:          62.500ns
  Data Path Delay:      17.982ns (Levels of Logic = 24)
  Clock Path Skew:      -0.142ns (0.544 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_21
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_23
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_25
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_27
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<28>
    SLICE_X42Y30.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<28>
    SLICE_X42Y30.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_29
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<30>
    SLICE_X42Y31.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<30>
    SLICE_X42Y31.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_31
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<32>
    SLICE_X42Y32.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<32>
    SLICE_X42Y32.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_33
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<34>
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<34>
    SLICE_X42Y33.X       Tcinx                 0.586   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_35
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<35>
    SLICE_X40Y46.F1      net (fanout=1)        1.552   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_35
    SLICE_X40Y46.COUT    Topcyf                1.305   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CLK     Tcinck                1.012   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<60>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_3
    -------------------------------------------------  ---------------------------
    Total                                     17.982ns (12.712ns logic, 5.270ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point alu0/multiplier/Mmult_mult_result_mult0000_0 (SLICE_X40Y60.CIN), 284694 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.043ns (Levels of Logic = 26)
  Clock Path Skew:      -0.140ns (0.546 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_21
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_23
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_25
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.Y       Tciny                 0.902   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_27
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<28>
    SLICE_X40Y42.G1      net (fanout=1)        1.310   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_28
    SLICE_X40Y42.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_36
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<28>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_34
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_32
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_30
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_2
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<61>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<62>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<62>
    SLICE_X40Y60.CLK     Tcinck                0.696   alu0/multiplier/Mmult_mult_result_mult0000_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<63>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_0
    -------------------------------------------------  ---------------------------
    Total                                     18.043ns (13.015ns logic, 5.028ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      18.042ns (Levels of Logic = 26)
  Clock Path Skew:      -0.140ns (0.546 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.Y       Tciny                 0.902   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<20>
    SLICE_X40Y38.G1      net (fanout=1)        1.309   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_20
    SLICE_X40Y38.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_44
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<20>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<20>
    SLICE_X40Y39.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<20>
    SLICE_X40Y39.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_42
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<22>
    SLICE_X40Y40.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<22>
    SLICE_X40Y40.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_40
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<24>
    SLICE_X40Y41.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<24>
    SLICE_X40Y41.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_38
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<26>
    SLICE_X40Y42.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<26>
    SLICE_X40Y42.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_36
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<28>
    SLICE_X40Y43.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_34
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<30>
    SLICE_X40Y44.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_32
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<32>
    SLICE_X40Y45.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_30
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<34>
    SLICE_X40Y46.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_2
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<61>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<62>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<62>
    SLICE_X40Y60.CLK     Tcinck                0.696   alu0/multiplier/Mmult_mult_result_mult0000_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<63>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_0
    -------------------------------------------------  ---------------------------
    Total                                     18.042ns (13.015ns logic, 5.027ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:          alu0/multiplier/Mmult_mult_result_mult0000_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      17.978ns (Levels of Logic = 26)
  Clock Path Skew:      -0.140ns (0.546 - 0.686)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/multiplier/Mmult_mult_result_mult0000_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.676   Operand1<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0
    MULT18X18_X1Y3.A0    net (fanout=7)        2.658   Operand1<0>
    MULT18X18_X1Y3.P18   Tmult                 4.873   alu0/multiplier/Mmult_mult_result_mult0000_submult_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_0
    SLICE_X42Y24.G4      net (fanout=1)        1.060   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_P_to_Adder_A_18
    SLICE_X42Y24.COUT    Topcyg                1.296   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_17
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_lut<18>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<18>
    SLICE_X42Y25.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_19
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<19>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<20>
    SLICE_X42Y26.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_21
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<21>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<22>
    SLICE_X42Y27.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_23
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<23>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<24>
    SLICE_X42Y28.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_25
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<25>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<26>
    SLICE_X42Y29.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_27
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<27>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<28>
    SLICE_X42Y30.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<28>
    SLICE_X42Y30.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_29
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<29>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<30>
    SLICE_X42Y31.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<30>
    SLICE_X42Y31.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_31
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<31>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<32>
    SLICE_X42Y32.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<32>
    SLICE_X42Y32.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_33
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<33>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<34>
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_cy<34>
    SLICE_X42Y33.X       Tcinx                 0.586   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_35
                                                       alu0/multiplier/Mmult_mult_result_mult0000_submult_00_Madd_xor<35>
    SLICE_X40Y46.F1      net (fanout=1)        1.552   alu0/multiplier/Mmult_mult_result_mult0000_submult_0_35
    SLICE_X40Y46.COUT    Topcyf                1.305   alu0/multiplier/Mmult_mult_result_mult0000_28
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_lut<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<35>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<36>
    SLICE_X40Y47.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_26
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<37>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<38>
    SLICE_X40Y48.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_24
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<39>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<40>
    SLICE_X40Y49.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_22
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<41>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<42>
    SLICE_X40Y50.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_20
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<43>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<44>
    SLICE_X40Y51.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_18
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<45>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<46>
    SLICE_X40Y52.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_16
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<47>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<48>
    SLICE_X40Y53.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_14
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<49>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<50>
    SLICE_X40Y54.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_12
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<51>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<52>
    SLICE_X40Y55.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_10
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<53>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<54>
    SLICE_X40Y56.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_8
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<55>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<56>
    SLICE_X40Y57.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_6
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<57>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<58>
    SLICE_X40Y58.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_4
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<59>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<60>
    SLICE_X40Y59.COUT    Tbyp                  0.156   alu0/multiplier/Mmult_mult_result_mult0000_2
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<61>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<62>
    SLICE_X40Y60.CIN     net (fanout=1)        0.000   alu0/multiplier/Mmult_mult_result_mult0000_Madd_cy<62>
    SLICE_X40Y60.CLK     Tcinck                0.696   alu0/multiplier/Mmult_mult_result_mult0000_0
                                                       alu0/multiplier/Mmult_mult_result_mult0000_Madd_xor<63>
                                                       alu0/multiplier/Mmult_mult_result_mult0000_0
    -------------------------------------------------  ---------------------------
    Total                                     17.978ns (12.708ns logic, 5.270ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X16Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.282 - 0.227)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X16Y27.BY      net (fanout=2)        0.392   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
    SLICE_X16Y27.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<18>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.338ns logic, 0.392ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_F (SLICE_X14Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_3 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.263 - 0.213)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_3 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.YQ      Tcko                  0.464   mcs0/U0/iomodule_0/write_data<11>
                                                       mcs0/U0/iomodule_0/write_data_3
    SLICE_X14Y24.BY      net (fanout=5)        0.430   mcs0/U0/iomodule_0/write_data<3>
    SLICE_X14Y24.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.338ns logic, 0.430ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_G (SLICE_X14Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_3 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.263 - 0.213)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_3 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.YQ      Tcko                  0.464   mcs0/U0/iomodule_0/write_data<11>
                                                       mcs0/U0/iomodule_0/write_data_3
    SLICE_X14Y24.BY      net (fanout=5)        0.430   mcs0/U0/iomodule_0/write_data<3>
    SLICE_X14Y24.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<1>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.338ns logic, 0.430ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   18.345|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5753605 paths, 0 nets, and 8596 connections

Design statistics:
   Minimum period:  18.345ns{1}   (Maximum frequency:  54.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 06 22:50:33 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



