Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 21:12:40 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.000        0.000                      0                 1504        0.035        0.000                      0                 1504       54.305        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.000        0.000                      0                 1500        0.035        0.000                      0                 1500       54.305        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.081        0.000                      0                    4        1.031        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.174ns  (logic 59.767ns (57.928%)  route 43.407ns (42.072%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.942   106.729    display/M_alum_out[0]
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.853 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.790   107.643    sm/override_address
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.153   107.796 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.589   108.385    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   116.189    
                         clock uncertainty           -0.035   116.154    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.385    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.385    
                         arrival time                        -108.385    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.140ns  (logic 59.738ns (57.919%)  route 43.402ns (42.081%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.942   106.729    display/M_alum_out[0]
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.853 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.608   107.461    sm/override_address
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124   107.585 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.766   108.351    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   116.189    
                         clock uncertainty           -0.035   116.154    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.588    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.588    
                         arrival time                        -108.351    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.424ns  (logic 59.862ns (57.880%)  route 43.562ns (42.120%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.918   106.705    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X45Y1          LUT6 (Prop_lut6_I0_O)        0.124   106.829 r  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.640   107.469    sm/D_states_q[2]_i_17_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I1_O)        0.124   107.593 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.445   108.038    sm/D_states_q[2]_i_6_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.124   108.162 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.473   108.635    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    sm/clk
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.179   116.144    
                         clock uncertainty           -0.035   116.109    
    SLICE_X45Y2          FDRE (Setup_fdre_C_D)       -0.067   116.042    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.042    
                         arrival time                        -108.635    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.403ns  (logic 59.862ns (57.892%)  route 43.541ns (42.108%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.006   106.793    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.124   106.917 f  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.402   107.319    sm/D_states_q[1]_i_26_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124   107.443 f  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.667   108.110    sm/D_states_q[1]_i_7_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124   108.234 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   108.613    sm/D_states_d__0[1]
    SLICE_X43Y2          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.448   115.964    sm/clk
    SLICE_X43Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179   116.143    
                         clock uncertainty           -0.035   116.108    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.067   116.041    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.041    
                         arrival time                        -108.614    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.257ns  (logic 60.090ns (58.195%)  route 43.167ns (41.805%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.854   106.641    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X41Y3          LUT5 (Prop_lut5_I4_O)        0.150   106.791 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.433   107.224    sm/D_states_q[4]_i_15_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.326   107.550 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.414   107.964    sm/D_states_q[4]_i_6_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I5_O)        0.124   108.088 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   108.467    sm/D_states_d__0[4]
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447   115.963    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.179   116.142    
                         clock uncertainty           -0.035   116.107    
    SLICE_X43Y3          FDSE (Setup_fdse_C_D)       -0.067   116.040    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.040    
                         arrival time                        -108.468    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.020ns  (logic 59.862ns (58.107%)  route 43.158ns (41.893%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.748   106.536    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124   106.660 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.433   107.093    sm/D_states_q[0]_i_15_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124   107.217 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.549   107.766    sm/D_states_q[0]_i_6_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.890 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.340   108.230    sm/D_states_d__0[0]
    SLICE_X45Y5          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.448   115.964    sm/clk
    SLICE_X45Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.179   116.143    
                         clock uncertainty           -0.035   116.108    
    SLICE_X45Y5          FDSE (Setup_fdse_C_D)       -0.067   116.041    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.041    
                         arrival time                        -108.231    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.882ns  (logic 59.862ns (58.185%)  route 43.020ns (41.815%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.876   106.663    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.124   106.787 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.407   107.194    sm/D_states_q[2]_i_12_n_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.124   107.318 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.651   107.969    sm/D_states_q[2]_i_4_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.124   108.093 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.093    sm/D_states_d__0[2]
    SLICE_X45Y1          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    sm/clk
    SLICE_X45Y1          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.179   116.144    
                         clock uncertainty           -0.035   116.109    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)        0.029   116.138    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -108.093    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.184ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.752ns  (logic 59.614ns (58.018%)  route 43.138ns (41.982%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=22 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.065   106.852    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124   106.976 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.986   107.962    L_reg/D[0]
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.179   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X60Y8          FDRE (Setup_fdre_C_D)       -0.031   116.146    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        116.146    
                         arrival time                        -107.963    
  -------------------------------------------------------------------
                         slack                                  8.184    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.706ns  (logic 59.614ns (58.044%)  route 43.092ns (41.957%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=22 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.065   106.852    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124   106.976 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.940   107.916    L_reg/D[0]
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.179   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)       -0.067   116.110    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        116.110    
                         arrival time                        -107.917    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.701ns  (logic 59.614ns (58.046%)  route 43.087ns (41.954%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=22 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.627     5.211    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          2.603     8.270    sm/M_display_reading
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.452     8.846    sm/ram_reg_i_150_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.970 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.446     9.415    sm/ram_reg_i_122_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.682    11.222    L_reg/M_sm_ra1[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.933    12.278    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.402 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.635    13.038    sm/M_alum_a[31]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.162 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.162    alum/S[0]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.694 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.694    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.808 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.808    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.922    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.036    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.150    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.264    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.378 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.378    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.492 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.492    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.763 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.074    15.837    alum/temp_out0[31]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.373    16.210 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.210    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.743 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.860 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.977 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.977    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.094 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.211 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.211    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.562    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.719 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.067    18.785    alum/temp_out0[30]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.117 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.117    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.667 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.895    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.009 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.009    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.237 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.237    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.041    21.664    alum/temp_out0[29]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.993 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.526    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.643 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.760 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.760    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.877 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.877    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.994 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.994    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.111 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.111    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.228 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.228    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.385 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.077    24.462    alum/temp_out0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.332    24.794 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.794    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.327 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.327    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.444    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.561    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.678 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.678    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.795 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.795    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.912 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.029 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.029    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.146 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.146    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.999    27.302    alum/temp_out0[27]
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.090 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.090    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.204 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.204    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.318 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.318    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.432 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.432    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.546 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.546    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.660 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.774    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.888    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.045 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.932    29.977    alum/temp_out0[26]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.762 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.762    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.876 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.876    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.990 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.990    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.104 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.104    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.218 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.218    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.332 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.332    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.446 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.455    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.569 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.569    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.726 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.822    32.547    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.876 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    35.359    alum/temp_out0[24]
    SLICE_X28Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.144 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.144    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.258 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.258    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.372 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.372    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.486 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.495    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.609 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.609    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.723 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.723    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.837 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.837    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.951 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.951    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.108 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.951    38.058    alum/temp_out0[23]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.387 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.387    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.937 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.051 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.051    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.165 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.174    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.516 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.516    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.630 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.630    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.744 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.744    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.901 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    41.132    alum/temp_out0[22]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.461 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.461    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.011 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.011    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.239 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.239    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.353 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.362    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.027    44.002    alum/temp_out0[21]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.331 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.331    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.881 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.881    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.995    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.118    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.232 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.232    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.346 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.346    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.460 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.460    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.574 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.574    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.688 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.688    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.845 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.942    46.787    alum/temp_out0[20]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    47.116 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.116    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.649 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.649    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.766 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.766    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.883 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.009    47.892    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.009 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.009    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.126 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.126    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.243 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.243    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.360 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.360    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.477 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.477    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.634 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.023    49.657    alum/temp_out0[19]
    SLICE_X40Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.445 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.454    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.568 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.568    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.682 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.682    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.796 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.796    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.910 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.910    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.024 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.024    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.138 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.138    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.252 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.252    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.409 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    52.664    alum/temp_out0[18]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.449 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.449    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.563 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.572    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.939    55.352    alum/temp_out0[17]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    55.681 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.681    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.231 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.231    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.345 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.354    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.810    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.924 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.924    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.038    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.195 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.985    58.180    alum/temp_out0[16]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    58.509 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.509    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.059 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.173 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.182    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.296 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.296    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.410 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.410    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.524 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.524    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.638 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.638    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.752 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.752    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.866 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.866    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.023 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    61.139    alum/temp_out0[15]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.468 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.468    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.018 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    62.255    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.369 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.483 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.483    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.597 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.597    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.711 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.825 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.982 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.305    64.287    alum/temp_out0[14]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.616 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.616    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.149 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.149    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.266 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.383 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.009    65.392    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.509 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.509    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.626 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.626    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.743 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.743    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.860 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.860    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.977 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.977    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.134 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.224    67.358    alum/temp_out0[13]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.332    67.690 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.690    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.240 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.240    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.354 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.354    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.468 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.468    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.582 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.696 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.696    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.810 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.819    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.933 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.047 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.047    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.204 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.236    70.440    alum/temp_out0[12]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    70.769 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.769    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.319 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.319    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.433 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.547 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.547    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.661 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.661    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.775 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.775    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.889 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.898    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.012 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.012    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.169 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.099    73.268    alum/temp_out0[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.068 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.068    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.185 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.185    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.302 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.419 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.419    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.653 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.653    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.770 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.770    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.887 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.887    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.044 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.134    76.178    alum/temp_out0[10]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    76.510 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.510    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.043 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.160 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.160    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.277 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.277    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.394 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.394    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.511 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.511    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.628 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.745 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.745    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.862 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.019 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.980    78.999    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    79.331 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.881 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.881    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.995    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.109 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.109    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.223 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.337    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.451    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.679 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.679    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.836 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.041    81.877    alum/temp_out0[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.206 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.206    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.756 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.756    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.870    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.984    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.098    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.212 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.212    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.326 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.326    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.440 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.440    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.554 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.711 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.251    84.962    alum/temp_out0[7]
    SLICE_X46Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.762 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.879 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.879    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.996 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.113 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.113    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.230 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.230    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.347 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.347    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.464 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.464    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.581 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.738 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.211    87.949    alum/temp_out0[6]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.737 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.965 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.965    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.079 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.079    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.193 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.193    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.307 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.307    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.421 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.421    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.535 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.535    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.692 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.910    90.602    alum/temp_out0[5]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    90.931 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.931    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.481 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.481    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.595 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.595    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.709 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.709    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.823 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.823    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.937 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.937    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.051 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.051    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.165 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.165    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.279 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.279    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.436 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.036    93.472    alum/temp_out0[4]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.097    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.426 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.959 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.959    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.076 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.076    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.193 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.193    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.310 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.310    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.427 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.427    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.544 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.544    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.661 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.661    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.778 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.935 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.137    99.072    alum/temp_out0[2]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.860 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.860    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.974 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.974    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.088 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.088    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.202 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.202    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.316 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.316    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.430 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.430    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.544 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.544    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.658 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.658    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.815 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.234   102.049    alum/temp_out0[1]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.378 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.378    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.928 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.928    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.042 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.042    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.156 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.156    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.270 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.270    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.384 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.384    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.498 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.498    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.612 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.612    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.726 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.726    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.883 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.614   104.497    sm/temp_out0[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.826 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.826    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   105.035 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.490    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.297   105.787 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.065   106.852    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124   106.976 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.935   107.911    L_reg/D[0]
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.518   116.034    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][0]/C
                         clock pessimism              0.179   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X63Y8          FDRE (Setup_fdre_C_D)       -0.067   116.111    L_reg/D_registers_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                        116.111    
                         arrival time                        -107.912    
  -------------------------------------------------------------------
                         slack                                  8.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr1/clk
    SLICE_X39Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr1/clk
    SLICE_X39Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr1/clk
    SLICE_X39Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr1/clk
    SLICE_X39Y7          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y7          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 D_pixeldata_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            display/D_rgb_data_0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.647%)  route 0.244ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  D_pixeldata_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_pixeldata_q_reg[1]/Q
                         net (fo=3, routed)           0.244     1.922    display/D_rgb_data_0_q_reg[0]_1[1]
    SLICE_X58Y47         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.865     2.055    display/clk
    SLICE_X58Y47         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.070     1.879    display/D_rgb_data_0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr3/clk
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.916    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr3/clk
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.916    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr3/clk
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.916    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    sr3/clk
    SLICE_X37Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.916    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.504%)  route 0.278ns (68.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X44Y7          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.913    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y50   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y50   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y18   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y17   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y17   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y7    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.081ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.704ns (19.550%)  route 2.897ns (80.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.185     6.792    sm/D_states_q[4]
    SLICE_X48Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.916 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.135     8.051    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     8.751    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.453   115.969    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X50Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.832    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.832    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                107.081    

Slack (MET) :             107.081ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.704ns (19.550%)  route 2.897ns (80.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.185     6.792    sm/D_states_q[4]
    SLICE_X48Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.916 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.135     8.051    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     8.751    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.453   115.969    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X50Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.832    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.832    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                107.081    

Slack (MET) :             107.081ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.704ns (19.550%)  route 2.897ns (80.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.185     6.792    sm/D_states_q[4]
    SLICE_X48Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.916 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.135     8.051    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     8.751    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.453   115.969    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X50Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.832    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.832    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                107.081    

Slack (MET) :             107.081ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.704ns (19.550%)  route 2.897ns (80.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.185     6.792    sm/D_states_q[4]
    SLICE_X48Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.916 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.135     8.051    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     8.751    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.453   115.969    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X50Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.832    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.832    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                107.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.307ns (30.727%)  route 0.692ns (69.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sm/clk
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         0.404     2.053    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y2          LUT2 (Prop_lut2_I1_O)        0.048     2.101 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.109     2.210    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.118     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.508    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X50Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.307ns (30.727%)  route 0.692ns (69.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sm/clk
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         0.404     2.053    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y2          LUT2 (Prop_lut2_I1_O)        0.048     2.101 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.109     2.210    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.118     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.508    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X50Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.307ns (30.727%)  route 0.692ns (69.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sm/clk
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         0.404     2.053    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y2          LUT2 (Prop_lut2_I1_O)        0.048     2.101 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.109     2.210    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.118     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.508    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X50Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.307ns (30.727%)  route 0.692ns (69.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sm/clk
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         0.404     2.053    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X50Y2          LUT2 (Prop_lut2_I1_O)        0.048     2.101 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.109     2.210    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.118     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.508    fifo_reset_cond/AS[0]
    SLICE_X50Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    fifo_reset_cond/clk
    SLICE_X50Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X50Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.477    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.031    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.794ns  (logic 12.436ns (33.798%)  route 24.359ns (66.202%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.208    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124    33.332 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.266    34.598    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.150    34.748 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.504    38.251    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.014 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.014    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.790ns  (logic 12.448ns (33.835%)  route 24.342ns (66.165%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.208    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124    33.332 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.256    34.588    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.152    34.740 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.497    38.236    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.009 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.009    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.733ns  (logic 12.203ns (33.219%)  route 24.531ns (66.781%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    33.115    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124    33.239 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.334    34.573    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124    34.697 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.700    38.397    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.952 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.952    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.438ns  (logic 12.191ns (33.457%)  route 24.247ns (66.543%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.208    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124    33.332 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.256    34.588    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124    34.712 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.402    38.113    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.657 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.657    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.351ns  (logic 12.430ns (34.196%)  route 23.921ns (65.804%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    33.115    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124    33.239 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.334    34.573    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.153    34.726 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.090    37.816    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.571 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.571    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.317ns  (logic 12.200ns (33.594%)  route 24.117ns (66.406%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.208    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124    33.332 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.042    34.374    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    34.498 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.485    37.983    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.537 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.537    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.342ns  (logic 11.604ns (31.929%)  route 24.739ns (68.071%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.766     7.369    L_reg/M_sm_pac[10]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.493 r  L_reg/L_710e3721_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.272     8.765    L_reg/L_710e3721_remainder0_carry_i_21_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.889 r  L_reg/L_710e3721_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.025     9.914    L_reg/L_710e3721_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.152    10.066 f  L_reg/L_710e3721_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.352    L_reg/L_710e3721_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    10.700 r  L_reg/L_710e3721_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.807    11.507    L_reg/L_710e3721_remainder0_carry_i_8_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I2_O)        0.124    11.631 r  L_reg/L_710e3721_remainder0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.631    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.029 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.029    aseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.363 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.484    13.847    L_reg/L_710e3721_remainder0[5]
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.303    14.150 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.595    14.745    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.869 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.302    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.452 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.189    16.641    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    16.995 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.391    18.386    L_reg/i__carry_i_19_n_0
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.740 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.596    19.336    L_reg/i__carry_i_11_n_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.662 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    20.041    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.548 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.548    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.662 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.662    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.884 f  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.818    21.702    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.001 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    22.880    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.004 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.963    23.967    L_reg/i__carry_i_14_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.150    24.117 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.568    L_reg/i__carry_i_25_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.326    24.894 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.990    25.884    L_reg/i__carry_i_20_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.008 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.666    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.152    26.818 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.674    27.492    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.824 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.824    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.357 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.357    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.474    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.591    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.810 f  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.126    29.936    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.231 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.868    31.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.222 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.346    31.569    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.693 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.205    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.329 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.069    33.397    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I2_O)        0.152    33.549 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.163    37.712    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.490 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.490    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.009ns  (logic 12.198ns (33.874%)  route 23.811ns (66.126%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.711     7.387    L_reg/M_sm_timer[5]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.537 r  L_reg/L_710e3721_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.659     8.196    L_reg/L_710e3721_remainder0_carry_i_27__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.524 f  L_reg/L_710e3721_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.351     9.875    L_reg/L_710e3721_remainder0_carry_i_13__1_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.025 f  L_reg/L_710e3721_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.693    L_reg/L_710e3721_remainder0_carry_i_19__1_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.360    11.053 r  L_reg/L_710e3721_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.883    L_reg/L_710e3721_remainder0_carry_i_10__1_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.326    12.209 r  L_reg/L_710e3721_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.209    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.759 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.981 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.214    14.195    L_reg/L_710e3721_remainder0_3[4]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.321    14.516 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.901    15.417    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.328    15.745 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.701    16.446    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.596 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.062    17.658    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.354    18.012 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.976    18.988    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.340 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.961    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.607    21.236    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.743 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.743    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.857    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.170 f  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.800    22.970    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    23.276 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.742    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    23.866 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.878    24.744    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150    24.894 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.864    25.758    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.355    26.113 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.788    26.901    L_reg/i__carry_i_24__3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    27.025 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    27.684    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.152    27.836 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.830    28.666    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.332    28.998 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.548 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.548    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.662    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.776 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    29.785    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.007 r  timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.878    30.886    timerseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.299    31.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    31.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.796    32.407    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124    32.531 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    33.208    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124    33.332 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.266    34.598    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.124    34.722 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.956    37.677    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.228 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.228    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.790ns  (logic 11.366ns (31.758%)  route 24.424ns (68.242%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.766     7.369    L_reg/M_sm_pac[10]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.493 r  L_reg/L_710e3721_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.272     8.765    L_reg/L_710e3721_remainder0_carry_i_21_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.889 r  L_reg/L_710e3721_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.025     9.914    L_reg/L_710e3721_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.152    10.066 f  L_reg/L_710e3721_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.352    L_reg/L_710e3721_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    10.700 r  L_reg/L_710e3721_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.807    11.507    L_reg/L_710e3721_remainder0_carry_i_8_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I2_O)        0.124    11.631 r  L_reg/L_710e3721_remainder0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.631    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.029 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.029    aseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.363 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.484    13.847    L_reg/L_710e3721_remainder0[5]
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.303    14.150 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.595    14.745    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.869 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.302    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.452 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.189    16.641    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    16.995 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.391    18.386    L_reg/i__carry_i_19_n_0
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.740 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.596    19.336    L_reg/i__carry_i_11_n_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.662 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    20.041    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.548 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.548    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.662 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.662    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.884 f  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.818    21.702    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.001 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    22.880    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.004 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.963    23.967    L_reg/i__carry_i_14_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.150    24.117 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.568    L_reg/i__carry_i_25_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.326    24.894 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.990    25.884    L_reg/i__carry_i_20_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.008 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.666    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.152    26.818 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.674    27.492    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.824 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.824    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.357 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.357    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.474    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.591    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.810 f  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.126    29.936    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.231 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.868    31.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.222 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.346    31.569    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.693 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.205    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.329 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.069    33.397    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.521 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.848    37.369    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.938 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.938    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.579ns  (logic 11.371ns (31.961%)  route 24.208ns (68.039%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.766     7.369    L_reg/M_sm_pac[10]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.493 r  L_reg/L_710e3721_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.272     8.765    L_reg/L_710e3721_remainder0_carry_i_21_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.889 r  L_reg/L_710e3721_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.025     9.914    L_reg/L_710e3721_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.152    10.066 f  L_reg/L_710e3721_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.352    L_reg/L_710e3721_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    10.700 r  L_reg/L_710e3721_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.807    11.507    L_reg/L_710e3721_remainder0_carry_i_8_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I2_O)        0.124    11.631 r  L_reg/L_710e3721_remainder0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.631    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.029 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.029    aseg_driver/decimal_renderer/L_710e3721_remainder0_carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.363 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.484    13.847    L_reg/L_710e3721_remainder0[5]
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.303    14.150 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.595    14.745    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.869 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.302    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.452 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.189    16.641    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    16.995 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.391    18.386    L_reg/i__carry_i_19_n_0
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.740 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.596    19.336    L_reg/i__carry_i_11_n_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.662 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    20.041    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.548 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.548    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.662 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.662    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.884 f  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.818    21.702    L_reg/L_710e3721_remainder0_inferred__1/i__carry__2[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.001 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    22.880    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.004 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.963    23.967    L_reg/i__carry_i_14_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.150    24.117 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.568    L_reg/i__carry_i_25_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.326    24.894 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.990    25.884    L_reg/i__carry_i_20_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.008 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.666    L_reg/i__carry_i_13_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.152    26.818 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.674    27.492    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.824 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.824    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.357 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.357    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.474    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.591    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.810 f  aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.126    29.936    aseg_driver/decimal_renderer/L_710e3721_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.231 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.868    31.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.222 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.346    31.569    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.693 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.647    32.340    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.464 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.822    33.286    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I2_O)        0.124    33.410 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.744    37.153    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.727 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.727    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.386ns (78.923%)  route 0.370ns (21.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.370     2.049    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.293 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.293    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.373ns (77.814%)  route 0.391ns (22.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.593     1.537    display/clk
    SLICE_X60Y50         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.391     2.092    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.301 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.301    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.360ns (76.113%)  route 0.427ns (23.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.427     2.106    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.325 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.325    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.424ns (76.211%)  route 0.445ns (23.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=8, routed)           0.445     2.110    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.296     3.406 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.406    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.369ns (72.544%)  route 0.518ns (27.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=9, routed)           0.518     2.197    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.424 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.424    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.383ns (72.423%)  route 0.527ns (27.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X63Y51         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.527     2.205    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.447 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.412ns (69.569%)  route 0.617ns (30.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=11, routed)          0.617     2.283    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.284     3.567 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.373ns (67.363%)  route 0.665ns (32.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.593     1.537    display/clk
    SLICE_X61Y51         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.665     2.343    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.575 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.575    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.431ns (66.478%)  route 0.722ns (33.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X62Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.329     1.998    bseg_driver/ctr/S[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.436    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.681 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.681    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.475ns (68.138%)  route 0.690ns (31.862%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X62Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.355     2.025    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.043     2.068 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.402    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.693 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.693    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.643ns (28.526%)  route 4.116ns (71.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.930     4.449    reset_cond/butt_reset_IBUF
    SLICE_X53Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.187     5.759    reset_cond/M_reset_cond_in
    SLICE_X54Y23         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.437     4.842    reset_cond/clk
    SLICE_X54Y23         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.643ns (29.011%)  route 4.020ns (70.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.930     4.449    reset_cond/butt_reset_IBUF
    SLICE_X53Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.090     5.663    reset_cond/M_reset_cond_in
    SLICE_X58Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.515     4.920    reset_cond/clk
    SLICE_X58Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.643ns (29.011%)  route 4.020ns (70.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.930     4.449    reset_cond/butt_reset_IBUF
    SLICE_X53Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.090     5.663    reset_cond/M_reset_cond_in
    SLICE_X58Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.515     4.920    reset_cond/clk
    SLICE_X58Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 1.643ns (31.058%)  route 3.647ns (68.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.930     4.449    reset_cond/butt_reset_IBUF
    SLICE_X53Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.717     5.290    reset_cond/M_reset_cond_in
    SLICE_X55Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447     4.852    reset_cond/clk
    SLICE_X55Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.641ns (38.217%)  route 2.654ns (61.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.654     4.171    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.295 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.295    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X38Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    cond_butt_next_play/sync/clk
    SLICE_X38Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.658ns (39.295%)  route 2.562ns (60.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.562     4.096    forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.220 r  forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.220    forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/clk
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.161ns  (logic 1.653ns (39.723%)  route 2.508ns (60.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.508     4.037    forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.161 r  forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.161    forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.474ns (35.778%)  route 2.645ns (64.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.645     4.119    butt_cond/sync/D[0]
    SLICE_X34Y68         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.424     4.828    butt_cond/sync/clk
    SLICE_X34Y68         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.640ns (41.397%)  route 2.322ns (58.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.322     3.838    forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.962 r  forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.962    forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y9          FDRE                                         r  forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443     4.848    forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y9          FDRE                                         r  forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 1.630ns (41.157%)  route 2.331ns (58.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.331     3.837    forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.961    forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.327ns (25.236%)  route 0.969ns (74.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.969     1.251    forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.296 r  forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.296    forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y2          FDRE                                         r  forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.833     2.023    forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y2          FDRE                                         r  forLoop_idx_0_188691460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.313ns (23.806%)  route 1.001ns (76.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.001     1.269    forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.314 r  forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.314    forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.329ns (24.441%)  route 1.016ns (75.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.016     1.299    forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.344 r  forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.344    forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y9          FDRE                                         r  forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y9          FDRE                                         r  forLoop_idx_0_188691460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.319ns (23.694%)  route 1.027ns (76.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.301    forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.346 r  forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.346    forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.242ns (16.863%)  route 1.191ns (83.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.191     1.433    butt_cond/sync/D[0]
    SLICE_X34Y68         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.819     2.009    butt_cond/sync/clk
    SLICE_X34Y68         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.341ns (23.679%)  route 1.100ns (76.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.100     1.397    forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.442 r  forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.442    forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_2052639227[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.347ns (23.430%)  route 1.133ns (76.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.133     1.435    forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.480 r  forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.480    forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/clk
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_2052639227[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.330ns (22.133%)  route 1.161ns (77.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.446    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.491 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.491    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X38Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X38Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.331ns (17.519%)  route 1.560ns (82.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.304     1.590    reset_cond/butt_reset_IBUF
    SLICE_X53Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.635 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.256     1.891    reset_cond/M_reset_cond_in
    SLICE_X55Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    reset_cond/clk
    SLICE_X55Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.331ns (15.795%)  route 1.766ns (84.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.304     1.590    reset_cond/butt_reset_IBUF
    SLICE_X53Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.635 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.463     2.098    reset_cond/M_reset_cond_in
    SLICE_X54Y23         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.822     2.012    reset_cond/clk
    SLICE_X54Y23         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





