// Seed: 559618211
module module_0;
  initial
    if (id_1) @(posedge 1) id_2[-1] <= #1 id_1;
    else if (id_1) #(1) id_1 <= 1;
  wire id_3;
  assign module_1.id_1 = 0;
  module_2 modCall_1 ();
  assign id_1 = id_1;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  bit id_28, id_29, id_30;
  nor primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_22,
      id_24,
      id_25,
      id_28,
      id_29,
      id_30,
      id_4,
      id_5,
      id_6
  );
  case (-1)
    -1'b0: assign id_28 = 1;
    default:
    assign id_28 = id_6 & -1 <-> id_5;
  endcase
  always begin : LABEL_0
    id_8 <= -1;
    begin : LABEL_0
      id_28 = new;
    end
  end
  assign id_2 = id_6;
  module_2 modCall_1 ();
  assign id_27 = id_30;
  assign id_2  = id_6;
endmodule
