/ {
cavium,bdk {
	/* THUNDERX TWSI port connected to the BMC for IPMI traffic.
	-1 = No connection exists. 0+ is TWSI bus number. */
	//BMC-TWSI = "1";

	/* This specifies a watchdog timer should run during boot and reset
	the chip if boot hangs for some reason. The timeout is specified
	in milliseconds. Zero disables the watchdog. */
	WATCHDOG-TIMEOUT = "10000";

	/* Allow a sequence of MDIO writes to be performed during boot. Each
	MDIO-WRITE-# line is executed in sequence starting with
	MDIO-WRITE-0 and incrementing the number. The MDIO write format is:
	    clause,node,bus_id,phy_id,device,location,val
	clause   = MDIO clause for the write (22 or 45)
	node     = ThunderX node the MDIO bus is connected, -1 for local
	bus_id   = ThunderX MDIO bus to use
	phy_id   = MDIO address
	device   = Clause 45 internal device address, zero for clause 22
	location = MDIO register
	val      = Value to write */

	// On the CRB-2S the PHYs for both nodes are connect to node 0
	// Setup the status lights for the PHYs
	// CPU0 SFP+
	MDIO-WRITE-0 = "45,0,1,1,0,0x010c,0xB610";
	MDIO-WRITE-1 = "45,0,1,1,0,0x010d,0x0012";
	MDIO-WRITE-2 = "45,0,1,1,0,0x0110,0x0000";
	MDIO-WRITE-3 = "45,0,1,1,0,0x0111,0x0000";
	// CPU0 QSFP+
	MDIO-WRITE-4 = "45,0,1,0,0,0x0106,0x6610";
	MDIO-WRITE-5 = "45,0,1,0,0,0x0107,0x0012";
	MDIO-WRITE-6 = "45,0,1,0,0,0x010a,0x0000";
	MDIO-WRITE-7 = "45,0,1,0,0,0x010b,0x0000";
	// CPU1 SFP+
	MDIO-WRITE-8 = "45,0,1,1,0,0x0106,0x6610";
	MDIO-WRITE-9 = "45,0,1,1,0,0x0107,0x0032";
	MDIO-WRITE-10 = "45,0,1,1,0,0x010a,0x0000";
	MDIO-WRITE-11 = "45,0,1,1,0,0x010b,0x0000";

	/* PHY address encoding:
	    Bits[31:24]: Node ID, 0xff for node the ethernet device is on
	    Bits[23:16]: Only used for TWSI
	    Bits[15:12]: PHY connection type (0=MDIO, 1=Fixed, 2=TWSI)
	For MDIO:
	    Bits[31:24]: Node ID, 0xff for node the ethernet device is on
	    Bits[23:16]: 0
	    Bits[15:12]: 0=MDIO
	    Bits[11:8]: MDIO bus number
	    Bits[7:0]: MDIO address
	For Fixed:
	    Bits[31:24]: 0
	    Bits[23:16]: Zero
	    Bits[15:12]: 1=Fixed
	    Bits[11:0]:  0 = 1Gb, 1 = 100Mb
	For TWSI:
	    Bits[31:24]: Node ID, 0xff for node the ethernet device is on
	    Bits[23:16]: TWSI internal address width in bytes (0-2)
	    Bits[15:12]: 2=TWSI
	    Bits[11:8]: TWSI bus number
	    Bits[7:0]: TWSI address */
	// BGX0 (QLM0) PHY addresses
	PHY-ADDRESS.N0.BGX0.P0 = "0xff012356";

	/* Independent enables for each BGX port of THUNDERX. Use this to
	disable ports that are not wired on a board. Default is that all
	ports are enabled. */
	BGX-ENABLE.N0.BGX0.P1 = "0";
	BGX-ENABLE.N0.BGX0.P2 = "0";
	BGX-ENABLE.N0.BGX0.P3 = "0";
	BGX-ENABLE.N1.BGX0.P1 = "0";
	BGX-ENABLE.N1.BGX0.P2 = "0";
	BGX-ENABLE.N1.BGX0.P3 = "0";

	/* Determine how multi-node is supported for this system:
	    0 = Multi-node is not supported
	    1 = Multi-node is supported and booting requires two nodes
	    2 = Multi-node is auto detected. Two nodes are used if
		if available, otherwise fall back to single node. */
	MULTI-NODE = "1";

	/* Set the mode of a QLM. The possible mode strings are:
	    DISABLED
	    PCIE_1X1
	    PCIE_2X1
	    PCIE_1X2
	    PCIE_1X4
	    PCIE_1X8
	    SATA_4X1
	    SATA_2X1
	    ILK
	    SGMII_4X1
	    SGMII_2X1
	    XAUI_1X4
	    RXAUI_2X2
	    RXAUI_1X2
	    OCI
	    XFI_4X1
	    XFI_2X1
	    XLAUI_1X4
	    10G_KR_4X1
	    10G_KR_2X1
	    40G_KR4_1X4 */
	QLM-MODE.N0.QLM0 = "XFI_4X1";
	QLM-MODE.N0.QLM1 = "XLAUI_1X4";
	QLM-MODE.N0.QLM2 = "PCIE_1X4";
	QLM-MODE.N0.QLM3 = "SATA_4X1";
	QLM-MODE.N0.QLM4 = "PCIE_1X8";
	QLM-MODE.N0.QLM6 = "PCIE_1X8";

	QLM-MODE.N1.QLM0 = "XFI_4X1";
	QLM-MODE.N1.QLM3 = "SATA_4X1";

	/* Set the speed of a QLM in Mhz. The possible speeds are:
	    1250
	    2500
	    3125
	    5000
	    6250
	    8000
	   10312 */
	QLM-FREQ.N0.QLM0 = "10312";
	QLM-FREQ.N0.QLM1 = "10312";
	QLM-FREQ.N0.QLM2 = "8000";
	QLM-FREQ.N0.QLM3 = "6000";
	QLM-FREQ.N0.QLM4 = "8000";
	QLM-FREQ.N0.QLM6 = "8000";

	QLM-FREQ.N1.QLM0 = "10312";
	QLM-FREQ.N1.QLM3 = "6000";

	/* Set the source of the QLM reference clock:
	    0 = Common clock 0
	    1 = Common clokc 1
	    2 = QLM external reference */
	QLM-CLK.N0 = "0";
	QLM-CLK.N0.QLM0 = "2";
	QLM-CLK.N0.QLM1 = "2";

	QLM-CLK.N1 = "2";

	/* Setting of GSERX_LANEX_TX_CFG_0[CFG_TX_SWING] for the QLM. This
	should only be used for QLMs used for BGX and CCPI not using KR
	training. */
	QLM-TUNING-TX-SWING.N0.QLM3 = "12";
	QLM-TUNING-TX-SWING.N0.QLM6 = "12";
	QLM-TUNING-TX-SWING.N0.QLM7 = "12";

	QLM-TUNING-TX-SWING.N1.QLM3 = "12";
	QLM-TUNING-TX-SWING.N1.QLM6 = "12";
	QLM-TUNING-TX-SWING.N1.QLM7 = "12";

	/* Setting of GSERX_LANEX_TX_PRE_EMPHASIS[CFG_TX_PREMPTAP] for the
	QLM. This should only be used for QLMs used for BGX and CCPI not
	using KR training. CFG_TX_PREMPTAP:
	    Bits[8:5] = Tx Post Tap; Bits[3:0] = Tx Pre Tap */
	QLM-TUNING-TX-PREMPTAP.N0.QLM3 = "192";
	QLM-TUNING-TX-PREMPTAP.N0.QLM6 = "192";
	QLM-TUNING-TX-PREMPTAP.N0.QLM7 = "192";

	QLM-TUNING-TX-PREMPTAP.N1.QLM3 = "192";
	QLM-TUNING-TX-PREMPTAP.N1.QLM6 = "192";
	QLM-TUNING-TX-PREMPTAP.N1.QLM7 = "192";

	/* DRAM configuration name to use for the board. This coresponds to
	a file in lib-dram/configs/config-*.c. FIXME */
	DDR-CONFIG.N0 = "cn88xx-crb-2s-V3";
	DDR-CONFIG.N1 = "cn88xx-crb-2s-V3";

	/* Specify the debug logging level during DRAM initialization. Zero
	disables debug logging. The possible debug levels are:
	    TBD */
	//DDR-VERBOSE = "0";

	/* Specify a THUNDERX GPIO used to control power for a USB port. When
	set, the USB host controller will toggle the GPIO automatically
	during USB reset events. The default value assumes THUNDERX has no
	control of the USB power and it is always on. */
	USB-PWR-GPIO = "38";
};
};

