Starting Command: build_model 

INFO (TDA-005): Command Line Invocation: 
            build_model -cell riscv_core -designtop riscv_core -allowmissingmodules no -workdir /users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn -blackboxoutputs z -designsource /users/Cours/ele8304/12/Labs/implement/lab2/implementation/syn_dft/netlist/riscv_core.syn.v -stdout summary -techlib /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/*.v  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 19.12-s004_1, built Dec 04 2019 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/logs/log_build_model_120721152935-578738000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Tuesday Dec 07 15:29:35 2021  EST
            Host machine is vlsi410.vlsi.polymtl.ca, x86_64 running Linux 3.10.0-1160.45.1.el7.x86_64.
            This job is process number 17008.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn

            -designtop riscv_core
            -TECHLIB /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/*.v
            -blackboxoutputs z
            -LOGFILE /users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/logs/log_build_model_120721152935-578738000
            -STDOUT summary
            -DESIGNSOURCE /users/Cours/ele8304/12/Labs/implement/lab2/implementation/syn_dft/netlist/riscv_core.syn.v
          + -allowmissingmodules no
[end TDA_009]
INFO (TFW-117): Modus checked out a Modus_Test license.  [end TFW_117] 
INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 


Search Order  1:  "/users/Cours/ele8304/12/Labs/implement/lab2/implementation/syn_dft/netlist/riscv_core.syn.v"
Search Order  2:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v"
Search Order  3:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_extvdd1v0.v"
Search Order  4:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_extvdd1v2.v"
Search Order  5:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_multibitsDFF.v"
Search Order  6:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_basicCells.v"
Search Order  7:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_extvdd1v0.v"
Search Order  8:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_extvdd1v2.v"
Search Order  9:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_multibitsDFF.v"
Search Order 10:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_basicCells.v"
Search Order 11:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_extvdd1v0.v"
Search Order 12:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_extvdd1v2.v"
Search Order 13:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_multibitsDFF.v"
Search Order 14:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_basicCells.v"
Search Order 15:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_extvdd1v0.v"
Search Order 16:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_extvdd1v2.v"
Search Order 17:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_multibitsDFF.v"



Reading Verilog data from /users/Cours/ele8304/12/Labs/implement/lab2/implementation/syn_dft/netlist/riscv_core.syn.v

Verilog Parser complete - 1 modules, 0 gates, 0 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v

Verilog Parser complete - 489 modules, 1844 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_extvdd1v0.v

Verilog Parser complete - 51 modules, 1149 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_extvdd1v2.v

Verilog Parser complete - 10 modules, 14 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_multibitsDFF.v

Verilog Parser complete - 33 modules, 202 gates, 1 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_basicCells.v

Verilog Parser complete - 489 modules, 1844 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_extvdd1v0.v

Verilog Parser complete - 10 modules, 14 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_extvdd1v2.v

Verilog Parser complete - 51 modules, 1149 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_multibitsDFF.v

Verilog Parser complete - 33 modules, 202 gates, 1 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_basicCells.v

Verilog Parser complete - 489 modules, 1844 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_extvdd1v0.v

Verilog Parser complete - 51 modules, 1149 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_extvdd1v2.v

Verilog Parser complete - 10 modules, 14 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_multibitsDFF.v

Verilog Parser complete - 33 modules, 202 gates, 1 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_basicCells.v

Verilog Parser complete - 489 modules, 1844 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_extvdd1v0.v

Verilog Parser complete - 10 modules, 14 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_extvdd1v2.v

Verilog Parser complete - 51 modules, 1149 gates, 14 user defined primitives.


Reading Verilog data from /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_multibitsDFF.v

Verilog Parser complete - 33 modules, 202 gates, 1 user defined primitives.



INFO (TEI-196): Build Model - Hierarchical Model Build starting: [end TEI_196] 

WARNING (TEI-110): Pin 'P01DATA' of 'cell LATCH_udp_2' has no external net connection for any usage in the design. Cell contents file: '/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v'.  [end TEI_110] 
WARNING (TEI-110): Pin 'v' of 'cell altos_dff_r' has no external net connection for any usage in the design. Cell contents file: '/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v'.  [end TEI_110] 
WARNING (TEI-110): Pin 'v' of 'cell altos_dff' has no external net connection for any usage in the design. Cell contents file: '/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v'.  [end TEI_110] 


Number of blocks in the hierarchical model is: 54,468.

Number of technology library cell instances in the hierarchical model is: 5,679.


INFO (TEI-197): Build Model - Hierarchical Model Build completed. [end TEI_197] 



INFO (TEI-198): Build Model - Flat Model Build starting: [end TEI_198] 

 defaultTIE = X
 defaultDFN = T


INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
         54,468  Blocks                      37,516  Blocks
        163,098  Pins                        37,516  Nodes
         96,667  Nets

Primary Inputs:                      Primary Outputs:
         69  Input Only                        54  Output Only
          0  Input/Output                       0  Input/Output
         69  Total Inputs                      54  Total Outputs

Tied Nets:                           Dotted Nets:
      1,345  Tied to 0                          0  Two-State
          0  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
      1,345  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
          0  Latches


        107  Rising  Edge Flop
      1,345  Rising  Edge Flop w/Reset Port
      1,452  Total Flops

      5,679  Technology Library Cell Instances

[end TLM_055] 
Optimization removed logic for 9 of 81 cells in this design.

Optimization removed a total of 0 tied Latch Ports.
Optimization removed a total of 0 non-controlling inputs.
Optimization removed a total of 11,509 dangling logic nodes.


INFO (TEI-199): Build Model - Flat Model Build completed.  [end TEI_199] 


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =          269,224,864  bytes

                      CPU Time =    0:00:04.53
                  Elapsed Time =    0:00:09.57                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 

INFO (TFW-119): Modus checked in a Modus_Test license.  [end TFW_119] 



-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TEI-195): Build Model - Controller starting:  
      1 INFO (TEI-196): Build Model - Hierarchical Model Build starting:  
      1 INFO (TEI-197): Build Model - Hierarchical Model Build completed.  
      1 INFO (TEI-198): Build Model - Flat Model Build starting:  
      1 INFO (TEI-199): Build Model - Flat Model Build completed.   
      1 INFO (TEI-200): Build Model - Controller completed.  
      1 INFO (TFW-117): Modus checked out a Modus_Test license.   
      1 INFO (TFW-119): Modus checked in a Modus_Test license.   
      1 INFO (TLM-055): Design Summary

  WARNING Messages...
      3 WARNING (TEI-110): Pin 'P01DATA' of 'cell LATCH_udp_2' has no external net connection for any usage in the design. Cell contents file: '/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v'.   

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
