<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>awa.tohoku.ac.jp</spirit:vendor>
  <spirit:library>mogura2</spirit:library>
  <spirit:name>data_trigger</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>DSP_S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DSP_S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DSP_S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>H_S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>H_S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>H_S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>L_S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>L_S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>L_S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">DSP_S_AXIS:H_S_AXIS:L_S_AXIS:M_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TRIGGER_CONTROL</spirit:name>
      <spirit:busType spirit:vendor="awa.tohoku.ac.jp" spirit:library="mogura2" spirit:name="trigger_control" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="awa.tohoku.ac.jp" spirit:library="mogura2" spirit:name="trigger_control_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FALLING_EDGE_THRESHOLD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FALLING_EDGE_THRESHOLD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>H_GAIN_BASELINE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>H_GAIN_BASELINE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>L_GAIN_BASELINE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>L_GAIN_BASELINE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRE_ACQUISITION_LENGTH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PRE_ACQUISITION_LENGTH</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>POST_ACQUISITION_LENGTH</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>POST_ACQUISITION_LENGTH</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACQUIRE_MODE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACQUIRE_MODE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SET_CONFIG</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SET_CONFIG</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>STOP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>STOP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>data_trigger</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d35db87a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>data_trigger</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d35db87a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b6a89ee8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ARESET</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SET_CONFIG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>STOP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACQUIRE_MODE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>H_S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>H_S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>L_S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>L_S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DSP_S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DSP_S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TIMESTAMP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RISING_EDGE_THRSHOLD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FALLING_EDGE_THRESHOLD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>H_GAIN_BASELINE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>L_GAIN_BASELINE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PRE_ACQUISITION_LENGTH</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:ceil(spirit:log(2,spirit:decode(id(&apos;MODELPARAM_VALUE.MAX_PRE_ACQUISITION_LENGTH&apos;))))">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>POST_ACQUISITION_LENGTH</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:ceil(spirit:log(2,spirit:decode(id(&apos;MODELPARAM_VALUE.MAX_POST_ACQUISITION_LENGTH&apos;))))">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MODE_SWITCH_UPPER_THRESOLD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MODE_SWITCH_LOWER_THRESOLD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">215</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>H_GAIN_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>H_GAIN_SATURATED_FLAG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>MAX_PRE_ACQUISITION_LENGTH</spirit:name>
        <spirit:displayName>Max Pre Acquisition Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_PRE_ACQUISITION_LENGTH">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_POST_ACQUISITION_LENGTH</spirit:name>
        <spirit:displayName>Max Post Acquisition Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_POST_ACQUISITION_LENGTH">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/trigger_config.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/trigger_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/variable_shiftreg_delay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_trigger.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_81dfaeda</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/trigger_config.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/trigger_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/variable_shiftreg_delay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_trigger.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/data_trigger_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b6a89ee8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>data_trigger_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>MAX_PRE_ACQUISITION_LENGTH</spirit:name>
      <spirit:displayName>Max Pre Acquisition Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_PRE_ACQUISITION_LENGTH">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_POST_ACQUISITION_LENGTH</spirit:name>
      <spirit:displayName>Max Post Acquisition Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_POST_ACQUISITION_LENGTH">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">data_trigger_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>data_trigger_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>RCNS</xilinx:vendorDisplayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:data_trigger:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-10-17T10:50:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195b4df1_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ad754f_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c0184d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abc144b_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f20d98b_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22095f00_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3660c17f_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d09c1d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbef1e0_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a5f_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c94ad5_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53187c62_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3283aa89_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4208b966_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1395e228_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67916ed_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7532d5c1_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5adc18_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68086668_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29701d9e_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575d7951_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8de25a_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d63ce6_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792190d3_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f556c3f_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e5a92c_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cf7938_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720704d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42022728_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3138f357_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206ddc89_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381a1c60_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1188c5c1_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66eba27d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571277d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ecf16d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ab4c0c_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2f5b46_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49102e24_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150ccd50_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373f9539_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7ecdee_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0f5147_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b34e3fa_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd87a4_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b293169_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793b6b09_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f909c9_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ce39d0_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17928d84_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262bdd31_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78369d36_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238e17d8_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b5b9be_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ec7b4d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106f1dac_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb8d46d_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cb8e82_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf05d5e_ARCHIVE_LOCATION">e:/KRD/ip_repos/proto_ip_outputs/data_trigger</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4305d524"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="847531ee"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4d586509"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a5e0f658"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d2333bb4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
