INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/RTL/Unifide_pipeline_controller_1/Unifide_pipeline_controller_1.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/RTL/Unifide_pipeline_controller_1/Unifide_pipeline_controller_1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipeline_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/RTL/Unifide_pipeline_controller_1/Unifide_pipeline_controller_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
