// Seed: 2242946357
module module_0 #(
    parameter id_2 = 32'd33
);
  wire [(  -1  ) : -1] id_1;
  wire [-1 : -1] _id_2;
  supply0 id_3;
  wire id_4;
  ;
  localparam id_5 = 1;
  assign id_3 = -1;
  logic id_6;
  wire id_7;
  logic [id_2 : (  id_2  )] id_8;
  ;
  rpmos (1, (id_7));
  wire  id_9;
  logic id_10;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout reg id_6;
  output tri1 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_5 = -1;
  always @(posedge -1 or posedge id_2) id_6 = id_4;
endmodule
