`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
 

`line 9 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
 
 
 

`line 13 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
 
 

`line 16 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
 
 

`line 19 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
module rv_plic import rv_plic_reg_pkg::*; #(
   
  localparam int SRCW    = $clog2(NumSrc)
) (
  input logic     clk_i,
  input logic     rst_ni,

`line 26 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
  input  tlul_pkg::tlul_h2d_t tl_i,
  output tlul_pkg::tlul_d2h_t tl_o,

`line 30 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
  input  logic [NumSrc-1:0] intr_src_i,

`line 33 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
  output logic [NumTarget-1:0] irq_o,

`line 36 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  output logic [NumTarget-1:0] msip_o
);

`line 39 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  rv_plic_reg2hw_t reg2hw;
  rv_plic_hw2reg_t hw2reg;

`line 42 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  localparam int MAX_PRIO    = 3;
  localparam int PRIOW = $clog2(MAX_PRIO+1);

`line 45 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  logic [SRCW-1:0]   irq_id_o [NumTarget];

`line 47 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  logic [NumSrc-1:0] le;  
  logic [NumSrc-1:0] ip;
  logic [NumSrc-1:0] ie [NumTarget];

`line 51 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  logic [NumTarget-1:0] claim_re;  
  logic [SRCW-1:0]      claim_id [NumTarget];
  logic [NumSrc-1:0]    claim;  

`line 55 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  logic [NumTarget-1:0] complete_we;  
  logic [SRCW-1:0]      complete_id [NumTarget];
  logic [NumSrc-1:0]    complete;  

`line 59 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  logic [SRCW-1 :0] cc_id [NumTarget];  
  logic [PRIOW-1:0] prio [NumSrc];
  logic [PRIOW-1:0] threshold [NumTarget];

`line 63 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
  assign cc_id = irq_id_o;

`line 66 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
  always_comb begin
    claim = '0;
    for (int i = 0 ; i < NumTarget ; i++) begin
      if (claim_re[i]) begin 
         claim[claim_id[i]] = 1'b1;
     end
  end
  end
  always_comb begin
    complete = '0;
    for (int i = 0 ; i < NumTarget ; i++) begin
      if (complete_we[i]) begin 
         complete[complete_id[i]] = 1'b1;
      end 
    end
  end

`line 83 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  assign prio[0] = reg2hw.prio0.q;
  assign prio[1] = reg2hw.prio1.q;
  assign prio[2] = reg2hw.prio2.q;
  assign prio[3] = reg2hw.prio3.q;
  assign prio[4] = reg2hw.prio4.q;
  assign prio[5] = reg2hw.prio5.q;
  assign prio[6] = reg2hw.prio6.q;
  assign prio[7] = reg2hw.prio7.q;
  assign prio[8] = reg2hw.prio8.q;
  assign prio[9] = reg2hw.prio9.q;
  assign prio[10] = reg2hw.prio10.q;
  assign prio[11] = reg2hw.prio11.q;
  assign prio[12] = reg2hw.prio12.q;
  assign prio[13] = reg2hw.prio13.q;
  assign prio[14] = reg2hw.prio14.q;
  assign prio[15] = reg2hw.prio15.q;
  assign prio[16] = reg2hw.prio16.q;
  assign prio[17] = reg2hw.prio17.q;
  assign prio[18] = reg2hw.prio18.q;
  assign prio[19] = reg2hw.prio19.q;
  assign prio[20] = reg2hw.prio20.q;
  assign prio[21] = reg2hw.prio21.q;
  assign prio[22] = reg2hw.prio22.q;
  assign prio[23] = reg2hw.prio23.q;
  assign prio[24] = reg2hw.prio24.q;
  assign prio[25] = reg2hw.prio25.q;
  assign prio[26] = reg2hw.prio26.q;
  assign prio[27] = reg2hw.prio27.q;
  assign prio[28] = reg2hw.prio28.q;
  assign prio[29] = reg2hw.prio29.q;
  assign prio[30] = reg2hw.prio30.q;
  assign prio[31] = reg2hw.prio31.q;
  assign prio[32] = reg2hw.prio32.q;
  assign prio[33] = reg2hw.prio33.q;
  assign prio[34] = reg2hw.prio34.q;
  assign prio[35] = reg2hw.prio35.q;
  assign prio[36] = reg2hw.prio36.q;
  assign prio[37] = reg2hw.prio37.q;
  assign prio[38] = reg2hw.prio38.q;
  assign prio[39] = reg2hw.prio39.q;
  assign prio[40] = reg2hw.prio40.q;
  assign prio[41] = reg2hw.prio41.q;
  assign prio[42] = reg2hw.prio42.q;
  assign prio[43] = reg2hw.prio43.q;
  assign prio[44] = reg2hw.prio44.q;
  assign prio[45] = reg2hw.prio45.q;
  assign prio[46] = reg2hw.prio46.q;
  assign prio[47] = reg2hw.prio47.q;
  assign prio[48] = reg2hw.prio48.q;

`line 136 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  for (genvar s = 0; s < NumSrc; s++) begin : gen_ie0
    assign ie[0][s] = reg2hw.ie0[s].q;
  end

`line 143 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  assign threshold[0] = reg2hw.threshold0.q;

`line 148 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  assign claim_re[0]    = reg2hw.cc0.re;
  assign claim_id[0]    = irq_id_o[0];
  assign complete_we[0] = reg2hw.cc0.qe;
  assign complete_id[0] = reg2hw.cc0.q;
  assign hw2reg.cc0.d   = cc_id[0];

`line 157 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  assign msip_o[0] = reg2hw.msip0.q;

`line 162 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  for (genvar s = 0; s < NumSrc; s++) begin : gen_ip
    assign hw2reg.ip[s].de = 1'b1;  
    assign hw2reg.ip[s].d  = ip[s];
  end

`line 170 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  for (genvar s = 0; s < NumSrc; s++) begin : gen_le
    assign le[s] = reg2hw.le[s].q;
  end

`line 177 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  rv_plic_gateway #(
    .N_SOURCE   (NumSrc)
  ) u_gateway (
    .clk_i,
    .rst_ni,

`line 186 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    .src_i      (intr_src_i),
    .le_i       (le),

`line 189 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    .claim_i    (claim),
    .complete_i (complete),

`line 192 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    .ip_o       (ip)
  );

`line 195 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
  for (genvar i = 0 ; i < NumTarget ; i++) begin : gen_target
    rv_plic_target #(
      .N_SOURCE    (NumSrc),
      .MAX_PRIO    (MAX_PRIO)
    ) u_target (
      .clk_i,
      .rst_ni,

`line 206 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
      .ip_i        (ip),
      .ie_i        (ie[i]),

`line 209 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
      .prio_i      (prio),
      .threshold_i (threshold[i]),

`line 212 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
      .irq_o       (irq_o[i]),
      .irq_id_o    (irq_id_o[i])

`line 215 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    );
  end

`line 218 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
   
   
   
   
   
  rv_plic_reg_top u_reg (
    .clk_i,
    .rst_ni,

`line 227 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    .tl_i,
    .tl_o,

`line 230 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    .reg2hw,
    .hw2reg,

`line 233 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
    .devmode_i  (1'b1)
  );

`line 236 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 0
endmodule

`line 238 "../src/merl_azadi-II_azadi_rv_plic_1.0/rtl/rv_plic.sv" 2
