;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/28/2017 2:56:25 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x17B10000  	6065
0x0008	0x17A90000  	6057
0x000C	0x17A90000  	6057
0x0010	0x17A90000  	6057
0x0014	0x17A90000  	6057
0x0018	0x17A90000  	6057
0x001C	0x17A90000  	6057
0x0020	0x17A90000  	6057
0x0024	0x17A90000  	6057
0x0028	0x17A90000  	6057
0x002C	0x17A90000  	6057
0x0030	0x17A90000  	6057
0x0034	0x17A90000  	6057
0x0038	0x17A90000  	6057
0x003C	0x17A90000  	6057
0x0040	0x17A90000  	6057
0x0044	0x17A90000  	6057
0x0048	0x17A90000  	6057
0x004C	0x17A90000  	6057
0x0050	0x17A90000  	6057
0x0054	0x17A90000  	6057
0x0058	0x17A90000  	6057
0x005C	0x17A90000  	6057
0x0060	0x17A90000  	6057
0x0064	0x17A90000  	6057
0x0068	0x17A90000  	6057
0x006C	0x17A90000  	6057
0x0070	0x17A90000  	6057
0x0074	0x17A90000  	6057
0x0078	0x17A90000  	6057
0x007C	0x17A90000  	6057
0x0080	0x17A90000  	6057
0x0084	0x17A90000  	6057
0x0088	0x17A90000  	6057
0x008C	0x17A90000  	6057
0x0090	0x17A90000  	6057
0x0094	0x17A90000  	6057
0x0098	0x17A90000  	6057
0x009C	0x17A90000  	6057
0x00A0	0x17A90000  	6057
0x00A4	0x17A90000  	6057
0x00A8	0x17A90000  	6057
0x00AC	0x17A90000  	6057
0x00B0	0x17A90000  	6057
0x00B4	0x17A90000  	6057
0x00B8	0x17A90000  	6057
0x00BC	0x17A90000  	6057
0x00C0	0x17A90000  	6057
0x00C4	0x17A90000  	6057
0x00C8	0x17A90000  	6057
0x00CC	0x17A90000  	6057
0x00D0	0x17A90000  	6057
0x00D4	0x17A90000  	6057
0x00D8	0x17A90000  	6057
0x00DC	0x17A90000  	6057
0x00E0	0x17A90000  	6057
0x00E4	0x17A90000  	6057
0x00E8	0x17A90000  	6057
0x00EC	0x17A90000  	6057
0x00F0	0x17A90000  	6057
0x00F4	0x17A90000  	6057
0x00F8	0x17A90000  	6057
0x00FC	0x17A90000  	6057
0x0100	0x17A90000  	6057
0x0104	0x17A90000  	6057
0x0108	0x17A90000  	6057
0x010C	0x17A90000  	6057
0x0110	0x17A90000  	6057
0x0114	0x17A90000  	6057
0x0118	0x17A90000  	6057
0x011C	0x17A90000  	6057
0x0120	0x17A90000  	6057
0x0124	0x17A90000  	6057
0x0128	0x17A90000  	6057
0x012C	0x17A90000  	6057
0x0130	0x17A90000  	6057
0x0134	0x17A90000  	6057
0x0138	0x17A90000  	6057
0x013C	0x17A90000  	6057
0x0140	0x17A90000  	6057
0x0144	0x17A90000  	6057
0x0148	0x17A90000  	6057
0x014C	0x17A90000  	6057
; end of ____SysVT
_main:
;Click_ATA6570_STM.c, 94 :: 		void main()
0x17B0	0xF000F80E  BL	6096
0x17B4	0xF000FA24  BL	7168
0x17B8	0xF7FFFFEC  BL	6036
0x17BC	0xF000F9E0  BL	7040
;Click_ATA6570_STM.c, 96 :: 		systemInit();
0x17C0	0xF7FFFFB6  BL	_systemInit+0
;Click_ATA6570_STM.c, 97 :: 		applicationInit();
0x17C4	0xF7FFFF74  BL	_applicationInit+0
;Click_ATA6570_STM.c, 99 :: 		while (1)
L_main11:
;Click_ATA6570_STM.c, 101 :: 		applicationTask();
0x17C8	0xF7FFFF46  BL	_applicationTask+0
;Click_ATA6570_STM.c, 102 :: 		}
0x17CC	0xE7FC    B	L_main11
;Click_ATA6570_STM.c, 103 :: 		}
L_end_main:
L__main_end_loop:
0x17CE	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x1598	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x159A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x159E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x15A2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x15A6	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x15A8	0xB001    ADD	SP, SP, #4
0x15AA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x1618	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x161A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x161E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x1622	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x1626	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x1628	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x162C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x162E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x1630	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x1632	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x1636	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x163A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x163C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x1640	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x1642	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x1644	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x1648	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x164C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x164E	0xB001    ADD	SP, SP, #4
0x1650	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_ATA6570_STM.c, 36 :: 		void systemInit()
0x1730	0xB081    SUB	SP, SP, #4
0x1732	0xF8CDE000  STR	LR, [SP, #0]
;Click_ATA6570_STM.c, 38 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_ALL );
0x1736	0xF64F71FF  MOVW	R1, #65535
0x173A	0x4813    LDR	R0, [PC, #76]
0x173C	0xF7FFFE3E  BL	_GPIO_Digital_Output+0
;Click_ATA6570_STM.c, 40 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1740	0x2200    MOVS	R2, #0
0x1742	0x2102    MOVS	R1, #2
0x1744	0x2000    MOVS	R0, #0
0x1746	0xF7FFFE17  BL	_mikrobus_gpioInit+0
;Click_ATA6570_STM.c, 42 :: 		mikrobus_spiInit( _MIKROBUS1, &_ATA6570_SPI_CFG[0] );
0x174A	0x4810    LDR	R0, [PC, #64]
0x174C	0x4601    MOV	R1, R0
0x174E	0x2000    MOVS	R0, #0
0x1750	0xF7FFFE42  BL	_mikrobus_spiInit+0
;Click_ATA6570_STM.c, 43 :: 		mikrobus_uartInit( _MIKROBUS1, &_ATA6570_UART_CFG[0] );
0x1754	0x480E    LDR	R0, [PC, #56]
0x1756	0x4601    MOV	R1, R0
0x1758	0x2000    MOVS	R0, #0
0x175A	0xF7FFFEFB  BL	_mikrobus_uartInit+0
;Click_ATA6570_STM.c, 44 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x175E	0xF2425180  MOVW	R1, #9600
0x1762	0x2020    MOVS	R0, #32
0x1764	0xF7FFFED2  BL	_mikrobus_logInit+0
;Click_ATA6570_STM.c, 46 :: 		Delay_ms( 100 );
0x1768	0xF644777F  MOVW	R7, #20351
0x176C	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x1770	0x1E7F    SUBS	R7, R7, #1
0x1772	0xD1FD    BNE	L_systemInit0
0x1774	0xBF00    NOP
0x1776	0xBF00    NOP
0x1778	0xBF00    NOP
0x177A	0xBF00    NOP
0x177C	0xBF00    NOP
;Click_ATA6570_STM.c, 47 :: 		}
L_end_systemInit:
0x177E	0xF8DDE000  LDR	LR, [SP, #0]
0x1782	0xB001    ADD	SP, SP, #4
0x1784	0x4770    BX	LR
0x1786	0xBF00    NOP
0x1788	0x0C004001  	GPIOB_BASE+0
0x178C	0x1B780000  	__ATA6570_SPI_CFG+0
0x1790	0x1B540000  	__ATA6570_UART_CFG+0
; end of _systemInit
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x13BC	0xB081    SUB	SP, SP, #4
0x13BE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x13C2	0x4A04    LDR	R2, [PC, #16]
0x13C4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x13C6	0xF7FFFBE7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x13CA	0xF8DDE000  LDR	LR, [SP, #0]
0x13CE	0xB001    ADD	SP, SP, #4
0x13D0	0x4770    BX	LR
0x13D2	0xBF00    NOP
0x13D4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0B98	0xB081    SUB	SP, SP, #4
0x0B9A	0xF8CDE000  STR	LR, [SP, #0]
0x0B9E	0xB28C    UXTH	R4, R1
0x0BA0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0BA2	0x4B77    LDR	R3, [PC, #476]
0x0BA4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0BA8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0BAA	0x4618    MOV	R0, R3
0x0BAC	0xF7FFFEDA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0BB0	0xF1B40FFF  CMP	R4, #255
0x0BB4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0BB6	0x4B73    LDR	R3, [PC, #460]
0x0BB8	0x429D    CMP	R5, R3
0x0BBA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0BBC	0xF04F3333  MOV	R3, #858993459
0x0BC0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0BC2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0BC4	0x2D42    CMP	R5, #66
0x0BC6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0BC8	0xF04F3344  MOV	R3, #1145324612
0x0BCC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0BCE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0BD0	0xF64F73FF  MOVW	R3, #65535
0x0BD4	0x429C    CMP	R4, R3
0x0BD6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0BD8	0x4B6A    LDR	R3, [PC, #424]
0x0BDA	0x429D    CMP	R5, R3
0x0BDC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0BDE	0xF04F3333  MOV	R3, #858993459
0x0BE2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0BE4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0BE6	0xF04F3333  MOV	R3, #858993459
0x0BEA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0BEC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0BEE	0x2D42    CMP	R5, #66
0x0BF0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0BF2	0xF04F3344  MOV	R3, #1145324612
0x0BF6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0BF8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0BFA	0xF04F3344  MOV	R3, #1145324612
0x0BFE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0C00	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0C02	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0C04	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0C06	0xF0050301  AND	R3, R5, #1
0x0C0A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0C0C	0x2100    MOVS	R1, #0
0x0C0E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0C10	0xF0050302  AND	R3, R5, #2
0x0C14	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0C16	0xF40573C0  AND	R3, R5, #384
0x0C1A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0C1C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0C1E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0C20	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0C22	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0C24	0xF0050304  AND	R3, R5, #4
0x0C28	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0C2A	0xF0050320  AND	R3, R5, #32
0x0C2E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0C30	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0C32	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0C34	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0C36	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0C38	0xF0050308  AND	R3, R5, #8
0x0C3C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0C3E	0xF0050320  AND	R3, R5, #32
0x0C42	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0C44	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0C46	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0C48	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0C4A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0C4C	0x4B4E    LDR	R3, [PC, #312]
0x0C4E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0C52	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0C54	0x2003    MOVS	R0, #3
0x0C56	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0C58	0xF4057300  AND	R3, R5, #512
0x0C5C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0C5E	0x2002    MOVS	R0, #2
0x0C60	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0C62	0xF4056380  AND	R3, R5, #1024
0x0C66	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0C68	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0C6A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0C6C	0xF005030C  AND	R3, R5, #12
0x0C70	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0C72	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0C74	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0C76	0xF00403FF  AND	R3, R4, #255
0x0C7A	0xB29B    UXTH	R3, R3
0x0C7C	0x2B00    CMP	R3, #0
0x0C7E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0C80	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0C82	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0C84	0xFA1FF884  UXTH	R8, R4
0x0C88	0x4632    MOV	R2, R6
0x0C8A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0C8C	0x2808    CMP	R0, #8
0x0C8E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0C90	0xF04F0301  MOV	R3, #1
0x0C94	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0C98	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0C9C	0x42A3    CMP	R3, R4
0x0C9E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0CA0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0CA2	0xF04F030F  MOV	R3, #15
0x0CA6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0CA8	0x43DB    MVN	R3, R3
0x0CAA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0CAE	0xFA01F305  LSL	R3, R1, R5
0x0CB2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0CB6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0CB8	0xF4067381  AND	R3, R6, #258
0x0CBC	0xF5B37F81  CMP	R3, #258
0x0CC0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0CC2	0xF2020414  ADDW	R4, R2, #20
0x0CC6	0xF04F0301  MOV	R3, #1
0x0CCA	0x4083    LSLS	R3, R0
0x0CCC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0CCE	0xF0060382  AND	R3, R6, #130
0x0CD2	0x2B82    CMP	R3, #130
0x0CD4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0CD6	0xF2020410  ADDW	R4, R2, #16
0x0CDA	0xF04F0301  MOV	R3, #1
0x0CDE	0x4083    LSLS	R3, R0
0x0CE0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0CE2	0x462F    MOV	R7, R5
0x0CE4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0CE6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0CE8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0CEA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0CEC	0xFA1FF088  UXTH	R0, R8
0x0CF0	0x460F    MOV	R7, R1
0x0CF2	0x4631    MOV	R1, R6
0x0CF4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0CF6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0CF8	0x460F    MOV	R7, R1
0x0CFA	0x4629    MOV	R1, R5
0x0CFC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0CFE	0xF1B00FFF  CMP	R0, #255
0x0D02	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0D04	0x1D33    ADDS	R3, R6, #4
0x0D06	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0D0A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0D0C	0x2A08    CMP	R2, #8
0x0D0E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0D10	0xF2020408  ADDW	R4, R2, #8
0x0D14	0xF04F0301  MOV	R3, #1
0x0D18	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0D1C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0D20	0x42A3    CMP	R3, R4
0x0D22	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0D24	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0D26	0xF04F030F  MOV	R3, #15
0x0D2A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0D2C	0x43DB    MVN	R3, R3
0x0D2E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0D32	0xFA07F305  LSL	R3, R7, R5
0x0D36	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0D3A	0xF4017381  AND	R3, R1, #258
0x0D3E	0xF5B37F81  CMP	R3, #258
0x0D42	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0D44	0xF2060514  ADDW	R5, R6, #20
0x0D48	0xF2020408  ADDW	R4, R2, #8
0x0D4C	0xF04F0301  MOV	R3, #1
0x0D50	0x40A3    LSLS	R3, R4
0x0D52	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0D54	0xF0010382  AND	R3, R1, #130
0x0D58	0x2B82    CMP	R3, #130
0x0D5A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0D5C	0xF2060510  ADDW	R5, R6, #16
0x0D60	0xF2020408  ADDW	R4, R2, #8
0x0D64	0xF04F0301  MOV	R3, #1
0x0D68	0x40A3    LSLS	R3, R4
0x0D6A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0D6C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0D6E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0D70	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0D72	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0D74	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0D78	0xF8DDE000  LDR	LR, [SP, #0]
0x0D7C	0xB001    ADD	SP, SP, #4
0x0D7E	0x4770    BX	LR
0x0D80	0xFC00FFFF  	#-1024
0x0D84	0x00140008  	#524308
0x0D88	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0964	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0966	0x4919    LDR	R1, [PC, #100]
0x0968	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x096C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x096E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0970	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0972	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0974	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0976	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0978	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x097A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x097C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x097E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0980	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0982	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0984	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0986	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0988	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x098A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x098E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0990	0x490F    LDR	R1, [PC, #60]
0x0992	0x4288    CMP	R0, R1
0x0994	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0996	0x490F    LDR	R1, [PC, #60]
0x0998	0x4288    CMP	R0, R1
0x099A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x099C	0x490E    LDR	R1, [PC, #56]
0x099E	0x4288    CMP	R0, R1
0x09A0	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x09A2	0x490E    LDR	R1, [PC, #56]
0x09A4	0x4288    CMP	R0, R1
0x09A6	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x09A8	0x490D    LDR	R1, [PC, #52]
0x09AA	0x4288    CMP	R0, R1
0x09AC	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x09AE	0x490D    LDR	R1, [PC, #52]
0x09B0	0x4288    CMP	R0, R1
0x09B2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x09B4	0x490C    LDR	R1, [PC, #48]
0x09B6	0x4288    CMP	R0, R1
0x09B8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x09BA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x09BC	0x490B    LDR	R1, [PC, #44]
0x09BE	0x6809    LDR	R1, [R1, #0]
0x09C0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x09C4	0x4909    LDR	R1, [PC, #36]
0x09C6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x09C8	0xB001    ADD	SP, SP, #4
0x09CA	0x4770    BX	LR
0x09CC	0xFC00FFFF  	#-1024
0x09D0	0x08004001  	#1073809408
0x09D4	0x0C004001  	#1073810432
0x09D8	0x10004001  	#1073811456
0x09DC	0x14004001  	#1073812480
0x09E0	0x18004001  	#1073813504
0x09E4	0x1C004001  	#1073814528
0x09E8	0x20004001  	#1073815552
0x09EC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1378	0xB081    SUB	SP, SP, #4
0x137A	0xF8CDE000  STR	LR, [SP, #0]
0x137E	0xFA5FF981  UXTB	R9, R1
0x1382	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x1386	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x1388	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x138C	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x1390	0xF7FFFDDE  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x1394	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x1396	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x139A	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x139E	0xF7FFFCFB  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x13A2	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x13A4	0x2001    MOVS	R0, #1
0x13A6	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x13A8	0x2800    CMP	R0, #0
0x13AA	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x13AC	0x2801    CMP	R0, #1
0x13AE	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x13B0	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x13B2	0xF8DDE000  LDR	LR, [SP, #0]
0x13B6	0xB001    ADD	SP, SP, #4
0x13B8	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0F50	0xB081    SUB	SP, SP, #4
0x0F52	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x0F56	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x0F58	0x2901    CMP	R1, #1
0x0F5A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x0F5C	0xF2400110  MOVW	R1, #16
0x0F60	0x4865    LDR	R0, [PC, #404]
0x0F62	0xF7FFFC81  BL	_GPIO_Digital_Input+0
0x0F66	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x0F68	0xF2400110  MOVW	R1, #16
0x0F6C	0x4862    LDR	R0, [PC, #392]
0x0F6E	0xF000FA25  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x0F72	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x0F74	0x2901    CMP	R1, #1
0x0F76	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x0F78	0xF2400104  MOVW	R1, #4
0x0F7C	0x485F    LDR	R0, [PC, #380]
0x0F7E	0xF7FFFC73  BL	_GPIO_Digital_Input+0
0x0F82	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x0F84	0xF2400104  MOVW	R1, #4
0x0F88	0x485C    LDR	R0, [PC, #368]
0x0F8A	0xF000FA17  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x0F8E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x0F90	0x2901    CMP	R1, #1
0x0F92	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x0F94	0xF2420100  MOVW	R1, #8192
0x0F98	0x4859    LDR	R0, [PC, #356]
0x0F9A	0xF7FFFC65  BL	_GPIO_Digital_Input+0
0x0F9E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x0FA0	0xF2420100  MOVW	R1, #8192
0x0FA4	0x4856    LDR	R0, [PC, #344]
0x0FA6	0xF000FA09  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x0FAA	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x0FAC	0x2901    CMP	R1, #1
0x0FAE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x0FB0	0xF2404100  MOVW	R1, #1024
0x0FB4	0x4851    LDR	R0, [PC, #324]
0x0FB6	0xF7FFFC57  BL	_GPIO_Digital_Input+0
0x0FBA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x0FBC	0xF2404100  MOVW	R1, #1024
0x0FC0	0x484E    LDR	R0, [PC, #312]
0x0FC2	0xF000F9FB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x0FC6	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x0FC8	0x2901    CMP	R1, #1
0x0FCA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x0FCC	0xF6400100  MOVW	R1, #2048
0x0FD0	0x484A    LDR	R0, [PC, #296]
0x0FD2	0xF7FFFC49  BL	_GPIO_Digital_Input+0
0x0FD6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x0FD8	0xF6400100  MOVW	R1, #2048
0x0FDC	0x4847    LDR	R0, [PC, #284]
0x0FDE	0xF000F9ED  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x0FE2	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x0FE4	0x2901    CMP	R1, #1
0x0FE6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x0FE8	0xF2410100  MOVW	R1, #4096
0x0FEC	0x4843    LDR	R0, [PC, #268]
0x0FEE	0xF7FFFC3B  BL	_GPIO_Digital_Input+0
0x0FF2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x0FF4	0xF2410100  MOVW	R1, #4096
0x0FF8	0x4840    LDR	R0, [PC, #256]
0x0FFA	0xF000F9DF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x0FFE	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x1000	0x2901    CMP	R1, #1
0x1002	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x1004	0xF2400101  MOVW	R1, #1
0x1008	0x483B    LDR	R0, [PC, #236]
0x100A	0xF7FFFC2D  BL	_GPIO_Digital_Input+0
0x100E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x1010	0xF2400101  MOVW	R1, #1
0x1014	0x4838    LDR	R0, [PC, #224]
0x1016	0xF000F9D1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x101A	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x101C	0x2901    CMP	R1, #1
0x101E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x1020	0xF2404100  MOVW	R1, #1024
0x1024	0x4836    LDR	R0, [PC, #216]
0x1026	0xF7FFFC1F  BL	_GPIO_Digital_Input+0
0x102A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x102C	0xF2404100  MOVW	R1, #1024
0x1030	0x4833    LDR	R0, [PC, #204]
0x1032	0xF000F9C3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x1036	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x1038	0x2901    CMP	R1, #1
0x103A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x103C	0xF2402100  MOVW	R1, #512
0x1040	0x482F    LDR	R0, [PC, #188]
0x1042	0xF7FFFC11  BL	_GPIO_Digital_Input+0
0x1046	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x1048	0xF2402100  MOVW	R1, #512
0x104C	0x482C    LDR	R0, [PC, #176]
0x104E	0xF000F9B5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x1052	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x1054	0x2901    CMP	R1, #1
0x1056	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x1058	0xF2401100  MOVW	R1, #256
0x105C	0x4828    LDR	R0, [PC, #160]
0x105E	0xF7FFFC03  BL	_GPIO_Digital_Input+0
0x1062	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x1064	0xF2401100  MOVW	R1, #256
0x1068	0x4825    LDR	R0, [PC, #148]
0x106A	0xF000F9A7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x106E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x1070	0x2901    CMP	R1, #1
0x1072	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x1074	0xF2400140  MOVW	R1, #64
0x1078	0x4822    LDR	R0, [PC, #136]
0x107A	0xF7FFFBF5  BL	_GPIO_Digital_Input+0
0x107E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x1080	0xF2400140  MOVW	R1, #64
0x1084	0x481F    LDR	R0, [PC, #124]
0x1086	0xF000F999  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x108A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x108C	0x2901    CMP	R1, #1
0x108E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x1090	0xF2400180  MOVW	R1, #128
0x1094	0x481B    LDR	R0, [PC, #108]
0x1096	0xF7FFFBE7  BL	_GPIO_Digital_Input+0
0x109A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x109C	0xF2400180  MOVW	R1, #128
0x10A0	0x4818    LDR	R0, [PC, #96]
0x10A2	0xF000F98B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x10A6	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x10A8	0x2001    MOVS	R0, #1
0x10AA	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x10AC	0x2800    CMP	R0, #0
0x10AE	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x10B2	0x2801    CMP	R0, #1
0x10B4	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x10B8	0x2802    CMP	R0, #2
0x10BA	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x10BE	0x2803    CMP	R0, #3
0x10C0	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x10C4	0x2804    CMP	R0, #4
0x10C6	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x10CA	0x2805    CMP	R0, #5
0x10CC	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x10D0	0x2806    CMP	R0, #6
0x10D2	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x10D6	0x2807    CMP	R0, #7
0x10D8	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x10DA	0x2808    CMP	R0, #8
0x10DC	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x10DE	0x2809    CMP	R0, #9
0x10E0	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x10E2	0x280A    CMP	R0, #10
0x10E4	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x10E6	0x280B    CMP	R0, #11
0x10E8	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x10EA	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x10EC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x10EE	0xF8DDE000  LDR	LR, [SP, #0]
0x10F2	0xB001    ADD	SP, SP, #4
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x08004001  	GPIOA_BASE+0
0x10FC	0x10004001  	GPIOC_BASE+0
0x1100	0x14004001  	GPIOD_BASE+0
0x1104	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0868	0xB081    SUB	SP, SP, #4
0x086A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x086E	0xF04F0242  MOV	R2, #66
0x0872	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0874	0xF000F990  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x0878	0xF8DDE000  LDR	LR, [SP, #0]
0x087C	0xB001    ADD	SP, SP, #4
0x087E	0x4770    BX	LR
; end of _GPIO_Digital_Input
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0D98	0xB081    SUB	SP, SP, #4
0x0D9A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x0D9E	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x0DA0	0x2901    CMP	R1, #1
0x0DA2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x0DA4	0xF2400120  MOVW	R1, #32
0x0DA8	0x4865    LDR	R0, [PC, #404]
0x0DAA	0xF7FFFD5D  BL	_GPIO_Digital_Input+0
0x0DAE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x0DB0	0xF2400120  MOVW	R1, #32
0x0DB4	0x4862    LDR	R0, [PC, #392]
0x0DB6	0xF000FB01  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x0DBA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x0DBC	0x2901    CMP	R1, #1
0x0DBE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x0DC0	0xF2400108  MOVW	R1, #8
0x0DC4	0x485F    LDR	R0, [PC, #380]
0x0DC6	0xF7FFFD4F  BL	_GPIO_Digital_Input+0
0x0DCA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x0DCC	0xF2400108  MOVW	R1, #8
0x0DD0	0x485C    LDR	R0, [PC, #368]
0x0DD2	0xF000FAF3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x0DD6	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x0DD8	0x2901    CMP	R1, #1
0x0DDA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x0DDC	0xF2440100  MOVW	R1, #16384
0x0DE0	0x4859    LDR	R0, [PC, #356]
0x0DE2	0xF7FFFD41  BL	_GPIO_Digital_Input+0
0x0DE6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x0DE8	0xF2440100  MOVW	R1, #16384
0x0DEC	0x4856    LDR	R0, [PC, #344]
0x0DEE	0xF000FAE5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x0DF2	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x0DF4	0x2901    CMP	R1, #1
0x0DF6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x0DF8	0xF2404100  MOVW	R1, #1024
0x0DFC	0x4851    LDR	R0, [PC, #324]
0x0DFE	0xF7FFFD33  BL	_GPIO_Digital_Input+0
0x0E02	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x0E04	0xF2404100  MOVW	R1, #1024
0x0E08	0x484E    LDR	R0, [PC, #312]
0x0E0A	0xF000FAD7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x0E0E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x0E10	0x2901    CMP	R1, #1
0x0E12	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x0E14	0xF6400100  MOVW	R1, #2048
0x0E18	0x484A    LDR	R0, [PC, #296]
0x0E1A	0xF7FFFD25  BL	_GPIO_Digital_Input+0
0x0E1E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x0E20	0xF6400100  MOVW	R1, #2048
0x0E24	0x4847    LDR	R0, [PC, #284]
0x0E26	0xF000FAC9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x0E2A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x0E2C	0x2901    CMP	R1, #1
0x0E2E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x0E30	0xF2410100  MOVW	R1, #4096
0x0E34	0x4843    LDR	R0, [PC, #268]
0x0E36	0xF7FFFD17  BL	_GPIO_Digital_Input+0
0x0E3A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x0E3C	0xF2410100  MOVW	R1, #4096
0x0E40	0x4840    LDR	R0, [PC, #256]
0x0E42	0xF000FABB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x0E46	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x0E48	0x2901    CMP	R1, #1
0x0E4A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x0E4C	0xF2410100  MOVW	R1, #4096
0x0E50	0x483D    LDR	R0, [PC, #244]
0x0E52	0xF7FFFD09  BL	_GPIO_Digital_Input+0
0x0E56	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x0E58	0xF2410100  MOVW	R1, #4096
0x0E5C	0x483A    LDR	R0, [PC, #232]
0x0E5E	0xF000FAAD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x0E62	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x0E64	0x2901    CMP	R1, #1
0x0E66	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x0E68	0xF6400100  MOVW	R1, #2048
0x0E6C	0x4836    LDR	R0, [PC, #216]
0x0E6E	0xF7FFFCFB  BL	_GPIO_Digital_Input+0
0x0E72	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x0E74	0xF6400100  MOVW	R1, #2048
0x0E78	0x4833    LDR	R0, [PC, #204]
0x0E7A	0xF000FA9F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x0E7E	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x0E80	0x2901    CMP	R1, #1
0x0E82	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x0E84	0xF2400140  MOVW	R1, #64
0x0E88	0x482F    LDR	R0, [PC, #188]
0x0E8A	0xF7FFFCED  BL	_GPIO_Digital_Input+0
0x0E8E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x0E90	0xF2400140  MOVW	R1, #64
0x0E94	0x482C    LDR	R0, [PC, #176]
0x0E96	0xF000FA91  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x0E9A	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x0E9C	0x2901    CMP	R1, #1
0x0E9E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x0EA0	0xF2400120  MOVW	R1, #32
0x0EA4	0x4828    LDR	R0, [PC, #160]
0x0EA6	0xF7FFFCDF  BL	_GPIO_Digital_Input+0
0x0EAA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x0EAC	0xF2400120  MOVW	R1, #32
0x0EB0	0x4825    LDR	R0, [PC, #148]
0x0EB2	0xF000FA83  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x0EB6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x0EB8	0x2901    CMP	R1, #1
0x0EBA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x0EBC	0xF2400140  MOVW	R1, #64
0x0EC0	0x4822    LDR	R0, [PC, #136]
0x0EC2	0xF7FFFCD1  BL	_GPIO_Digital_Input+0
0x0EC6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x0EC8	0xF2400140  MOVW	R1, #64
0x0ECC	0x481F    LDR	R0, [PC, #124]
0x0ECE	0xF000FA75  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x0ED2	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x0ED4	0x2901    CMP	R1, #1
0x0ED6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x0ED8	0xF2400180  MOVW	R1, #128
0x0EDC	0x481B    LDR	R0, [PC, #108]
0x0EDE	0xF7FFFCC3  BL	_GPIO_Digital_Input+0
0x0EE2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x0EE4	0xF2400180  MOVW	R1, #128
0x0EE8	0x4818    LDR	R0, [PC, #96]
0x0EEA	0xF000FA67  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x0EEE	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x0EF0	0x2001    MOVS	R0, #1
0x0EF2	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0EF4	0x2800    CMP	R0, #0
0x0EF6	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x0EFA	0x2801    CMP	R0, #1
0x0EFC	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x0F00	0x2802    CMP	R0, #2
0x0F02	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x0F06	0x2803    CMP	R0, #3
0x0F08	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x0F0C	0x2804    CMP	R0, #4
0x0F0E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x0F12	0x2805    CMP	R0, #5
0x0F14	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x0F18	0x2806    CMP	R0, #6
0x0F1A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x0F1E	0x2807    CMP	R0, #7
0x0F20	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x0F22	0x2808    CMP	R0, #8
0x0F24	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x0F26	0x2809    CMP	R0, #9
0x0F28	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x0F2A	0x280A    CMP	R0, #10
0x0F2C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x0F2E	0x280B    CMP	R0, #11
0x0F30	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x0F32	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x0F34	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x0F36	0xF8DDE000  LDR	LR, [SP, #0]
0x0F3A	0xB001    ADD	SP, SP, #4
0x0F3C	0x4770    BX	LR
0x0F3E	0xBF00    NOP
0x0F40	0x08004001  	GPIOA_BASE+0
0x0F44	0x10004001  	GPIOC_BASE+0
0x0F48	0x14004001  	GPIOD_BASE+0
0x0F4C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_STM32F107VC.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x13D8	0xB081    SUB	SP, SP, #4
0x13DA	0xF8CDE000  STR	LR, [SP, #0]
0x13DE	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 194 :: 		switch( bus )
0x13E0	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x13E2	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x13E4	0xF7FFFEC4  BL	easymx_v7_STM32F107VC__spiInit_1+0
0x13E8	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 44 (R11)
0x13EA	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x13EC	0xF7FFFED2  BL	easymx_v7_STM32F107VC__spiInit_2+0
0x13F0	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x13F2	0x2001    MOVS	R0, #1
0x13F4	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x13F6	0x2800    CMP	R0, #0
0x13F8	0xD0F3    BEQ	L_mikrobus_spiInit85
0x13FA	0x2801    CMP	R0, #1
0x13FC	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x13FE	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_STM32F107VC.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x1400	0xF8DDE000  LDR	LR, [SP, #0]
0x1404	0xB001    ADD	SP, SP, #4
0x1406	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_STM32F107VC__spiInit_1:
;__em_f107vc_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1170	0xB081    SUB	SP, SP, #4
0x1172	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 29 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x1176	0x1D01    ADDS	R1, R0, #4
0x1178	0x680A    LDR	R2, [R1, #0]
0x117A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x117C	0xB2C8    UXTB	R0, R1
0x117E	0x4611    MOV	R1, R2
0x1180	0x4A03    LDR	R2, [PC, #12]
0x1182	0xF7FFFBB9  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 30 :: 		return _MIKROBUS_OK;
0x1186	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 31 :: 		}
L_end__spiInit_1:
0x1188	0xF8DDE000  LDR	LR, [SP, #0]
0x118C	0xB001    ADD	SP, SP, #4
0x118E	0x4770    BX	LR
0x1190	0x19140000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_1
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x08F8	0xB083    SUB	SP, SP, #12
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
0x08FE	0xF88D0004  STRB	R0, [SP, #4]
0x0902	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x0904	0x4C0B    LDR	R4, [PC, #44]
0x0906	0x4B0C    LDR	R3, [PC, #48]
0x0908	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x090A	0x4C0C    LDR	R4, [PC, #48]
0x090C	0x4B0C    LDR	R3, [PC, #48]
0x090E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x0910	0x2401    MOVS	R4, #1
0x0912	0xB264    SXTB	R4, R4
0x0914	0x4B0B    LDR	R3, [PC, #44]
0x0916	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x0918	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x091A	0xF7FFFCE7  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x091E	0x9A02    LDR	R2, [SP, #8]
0x0920	0xF89D1004  LDRB	R1, [SP, #4]
0x0924	0x4808    LDR	R0, [PC, #32]
0x0926	0xF7FFFCB9  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x092A	0xF8DDE000  LDR	LR, [SP, #0]
0x092E	0xB003    ADD	SP, SP, #12
0x0930	0x4770    BX	LR
0x0932	0xBF00    NOP
0x0934	0xFFFFFFFF  	_SPI3_Read+0
0x0938	0x00402000  	_SPI_Rd_Ptr+0
0x093C	0x07690000  	_SPI3_Write+0
0x0940	0x00442000  	_SPI_Wr_Ptr+0
0x0944	0x03BC4242  	RCC_APB1ENR+0
0x0948	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x02EC	0xB081    SUB	SP, SP, #4
0x02EE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x02F2	0x2201    MOVS	R2, #1
0x02F4	0xB252    SXTB	R2, R2
0x02F6	0x493E    LDR	R1, [PC, #248]
0x02F8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x02FA	0xF2000168  ADDW	R1, R0, #104
0x02FE	0x680B    LDR	R3, [R1, #0]
0x0300	0xF06F6100  MVN	R1, #134217728
0x0304	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0308	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x030A	0xF0036100  AND	R1, R3, #134217728
0x030E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0310	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0312	0xF0024100  AND	R1, R2, #-2147483648
0x0316	0xF1B14F00  CMP	R1, #-2147483648
0x031A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x031C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x031E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0320	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0322	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0324	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0326	0xF4042170  AND	R1, R4, #983040
0x032A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x032C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x032E	0xF64F71FF  MOVW	R1, #65535
0x0332	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0336	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0338	0xF4041140  AND	R1, R4, #3145728
0x033C	0xF5B11F40  CMP	R1, #3145728
0x0340	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0342	0xF06F6170  MVN	R1, #251658240
0x0346	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x034A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x034C	0x492A    LDR	R1, [PC, #168]
0x034E	0x680A    LDR	R2, [R1, #0]
0x0350	0xF06F6170  MVN	R1, #251658240
0x0354	0x400A    ANDS	R2, R1
0x0356	0x4928    LDR	R1, [PC, #160]
0x0358	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x035A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x035C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x035E	0xF4041180  AND	R1, R4, #1048576
0x0362	0xF5B11F80  CMP	R1, #1048576
0x0366	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0368	0xF04F0103  MOV	R1, #3
0x036C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x036E	0x43C9    MVN	R1, R1
0x0370	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0374	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0378	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x037A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x037C	0x0D61    LSRS	R1, R4, #21
0x037E	0x0109    LSLS	R1, R1, #4
0x0380	0xFA05F101  LSL	R1, R5, R1
0x0384	0x43C9    MVN	R1, R1
0x0386	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0388	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x038C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x038E	0x0D61    LSRS	R1, R4, #21
0x0390	0x0109    LSLS	R1, R1, #4
0x0392	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0396	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0398	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x039A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x039E	0xF1B14F00  CMP	R1, #-2147483648
0x03A2	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x03A4	0x4913    LDR	R1, [PC, #76]
0x03A6	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x03A8	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x03AA	0x4913    LDR	R1, [PC, #76]
0x03AC	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x03AE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x03B2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x03B4	0xEA4F018A  LSL	R1, R10, #2
0x03B8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x03BC	0x6809    LDR	R1, [R1, #0]
0x03BE	0xF1B13FFF  CMP	R1, #-1
0x03C2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x03C4	0xF1090134  ADD	R1, R9, #52
0x03C8	0xEA4F038A  LSL	R3, R10, #2
0x03CC	0x18C9    ADDS	R1, R1, R3
0x03CE	0x6809    LDR	R1, [R1, #0]
0x03D0	0x460A    MOV	R2, R1
0x03D2	0xEB090103  ADD	R1, R9, R3, LSL #0
0x03D6	0x6809    LDR	R1, [R1, #0]
0x03D8	0x4608    MOV	R0, R1
0x03DA	0x4611    MOV	R1, R2
0x03DC	0xF7FFFF12  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x03E0	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x03E4	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03E6	0xF8DDE000  LDR	LR, [SP, #0]
0x03EA	0xB001    ADD	SP, SP, #4
0x03EC	0x4770    BX	LR
0x03EE	0xBF00    NOP
0x03F0	0x03004242  	RCC_APB2ENRbits+0
0x03F4	0x001C4001  	AFIO_MAPR2+0
0x03F8	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0204	0xB083    SUB	SP, SP, #12
0x0206	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x020A	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x020E	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0210	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0212	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0216	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0218	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x021A	0x4A19    LDR	R2, [PC, #100]
0x021C	0x9202    STR	R2, [SP, #8]
0x021E	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0220	0x4A18    LDR	R2, [PC, #96]
0x0222	0x9202    STR	R2, [SP, #8]
0x0224	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0226	0x4A18    LDR	R2, [PC, #96]
0x0228	0x9202    STR	R2, [SP, #8]
0x022A	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x022C	0x4A17    LDR	R2, [PC, #92]
0x022E	0x9202    STR	R2, [SP, #8]
0x0230	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0232	0x4A17    LDR	R2, [PC, #92]
0x0234	0x9202    STR	R2, [SP, #8]
0x0236	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0238	0x4A16    LDR	R2, [PC, #88]
0x023A	0x9202    STR	R2, [SP, #8]
0x023C	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x023E	0x4A16    LDR	R2, [PC, #88]
0x0240	0x9202    STR	R2, [SP, #8]
0x0242	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0244	0x2800    CMP	R0, #0
0x0246	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0248	0x2801    CMP	R0, #1
0x024A	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x024C	0x2802    CMP	R0, #2
0x024E	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0250	0x2803    CMP	R0, #3
0x0252	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0254	0x2804    CMP	R0, #4
0x0256	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0258	0x2805    CMP	R0, #5
0x025A	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x025C	0x2806    CMP	R0, #6
0x025E	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0260	0x2201    MOVS	R2, #1
0x0262	0xB212    SXTH	R2, R2
0x0264	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0266	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x026A	0x9802    LDR	R0, [SP, #8]
0x026C	0x460A    MOV	R2, R1
0x026E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0272	0xF000FC91  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0276	0xF8DDE000  LDR	LR, [SP, #0]
0x027A	0xB003    ADD	SP, SP, #12
0x027C	0x4770    BX	LR
0x027E	0xBF00    NOP
0x0280	0x08004001  	#1073809408
0x0284	0x0C004001  	#1073810432
0x0288	0x10004001  	#1073811456
0x028C	0x14004001  	#1073812480
0x0290	0x18004001  	#1073813504
0x0294	0x1C004001  	#1073814528
0x0298	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x029C	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x029E	0x2300    MOVS	R3, #0
0x02A0	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x02A2	0x00CB    LSLS	R3, R1, #3
0x02A4	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x02A6	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x02AA	0x6804    LDR	R4, [R0, #0]
0x02AC	0xB29B    UXTH	R3, R3
0x02AE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x02B2	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x02B4	0x1D05    ADDS	R5, R0, #4
0x02B6	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x02B8	0x461C    MOV	R4, R3
0x02BA	0x682B    LDR	R3, [R5, #0]
0x02BC	0xF3640382  BFI	R3, R4, #2, #1
0x02C0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x02C2	0xF200051C  ADDW	R5, R0, #28
0x02C6	0x2400    MOVS	R4, #0
0x02C8	0x682B    LDR	R3, [R5, #0]
0x02CA	0xF36423CB  BFI	R3, R4, #11, #1
0x02CE	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x02D0	0x2401    MOVS	R4, #1
0x02D2	0x6803    LDR	R3, [R0, #0]
0x02D4	0xF3641386  BFI	R3, R4, #6, #1
0x02D8	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x02DA	0xB001    ADD	SP, SP, #4
0x02DC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
easymx_v7_STM32F107VC__spiInit_2:
;__em_f107vc_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1194	0xB081    SUB	SP, SP, #4
0x1196	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 35 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x119A	0x1D01    ADDS	R1, R0, #4
0x119C	0x680A    LDR	R2, [R1, #0]
0x119E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x11A0	0xB2C8    UXTB	R0, R1
0x11A2	0x4611    MOV	R1, R2
0x11A4	0x4A03    LDR	R2, [PC, #12]
0x11A6	0xF7FFFBA7  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 36 :: 		return _MIKROBUS_OK;
0x11AA	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 37 :: 		}
L_end__spiInit_2:
0x11AC	0xF8DDE000  LDR	LR, [SP, #0]
0x11B0	0xB001    ADD	SP, SP, #4
0x11B2	0x4770    BX	LR
0x11B4	0x19140000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_2
_mikrobus_uartInit:
;easymx_v7_STM32F107VC.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1554	0xB081    SUB	SP, SP, #4
0x1556	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 255 :: 		switch( bus )
0x155A	0xE009    B	L_mikrobus_uartInit88
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit90:
0x155C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x155E	0xF7FFFE2B  BL	easymx_v7_STM32F107VC__uartInit_1+0
0x1562	0xE00A    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit91:
; cfg start address is: 4 (R1)
0x1564	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1566	0xF7FFFDE7  BL	easymx_v7_STM32F107VC__uartInit_2+0
0x156A	0xE006    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit92:
0x156C	0x2001    MOVS	R0, #1
0x156E	0xE004    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 276 :: 		}
L_mikrobus_uartInit88:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1570	0x2800    CMP	R0, #0
0x1572	0xD0F3    BEQ	L_mikrobus_uartInit90
0x1574	0x2801    CMP	R0, #1
0x1576	0xD0F5    BEQ	L_mikrobus_uartInit91
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x1578	0xE7F8    B	L_mikrobus_uartInit92
;easymx_v7_STM32F107VC.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x157A	0xF8DDE000  LDR	LR, [SP, #0]
0x157E	0xB001    ADD	SP, SP, #4
0x1580	0x4770    BX	LR
; end of _mikrobus_uartInit
easymx_v7_STM32F107VC__uartInit_1:
;__em_f107vc_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x11B8	0xB081    SUB	SP, SP, #4
0x11BA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 31 :: 		UART3_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART3_PD89);
0x11BE	0x4D0B    LDR	R5, [PC, #44]
0x11C0	0xF200010C  ADDW	R1, R0, #12
0x11C4	0x680C    LDR	R4, [R1, #0]
0x11C6	0xF2000108  ADDW	R1, R0, #8
0x11CA	0x680B    LDR	R3, [R1, #0]
0x11CC	0x1D01    ADDS	R1, R0, #4
0x11CE	0x680A    LDR	R2, [R1, #0]
0x11D0	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x11D2	0x4608    MOV	R0, R1
0x11D4	0xB291    UXTH	R1, R2
0x11D6	0xB29A    UXTH	R2, R3
0x11D8	0xB2A3    UXTH	R3, R4
0x11DA	0xB420    PUSH	(R5)
0x11DC	0xF7FFFC2C  BL	_UART3_Init_Advanced+0
0x11E0	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 32 :: 		return _MIKROBUS_OK;
0x11E2	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 33 :: 		}
L_end__uartInit_1:
0x11E4	0xF8DDE000  LDR	LR, [SP, #0]
0x11E8	0xB001    ADD	SP, SP, #4
0x11EA	0x4770    BX	LR
0x11EC	0x1A580000  	__GPIO_MODULE_USART3_PD89+0
; end of easymx_v7_STM32F107VC__uartInit_1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0A38	0xB081    SUB	SP, SP, #4
0x0A3A	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0A3E	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x0A40	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0A42	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0A44	0xB408    PUSH	(R3)
0x0A46	0xB293    UXTH	R3, R2
0x0A48	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0A4A	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0A4C	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0A4E	0xF7FFFCF9  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0A52	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x0A54	0xF8DDE000  LDR	LR, [SP, #0]
0x0A58	0xB001    ADD	SP, SP, #4
0x0A5A	0x4770    BX	LR
0x0A5C	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0444	0xB089    SUB	SP, SP, #36
0x0446	0xF8CDE000  STR	LR, [SP, #0]
0x044A	0x4683    MOV	R11, R0
0x044C	0xB298    UXTH	R0, R3
0x044E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0450	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0454	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0456	0xAC04    ADD	R4, SP, #16
0x0458	0xF8AD1004  STRH	R1, [SP, #4]
0x045C	0xF8AD0008  STRH	R0, [SP, #8]
0x0460	0x4620    MOV	R0, R4
0x0462	0xF7FFFE7B  BL	_RCC_GetClocksFrequency+0
0x0466	0xF8BD0008  LDRH	R0, [SP, #8]
0x046A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x046E	0x4C64    LDR	R4, [PC, #400]
0x0470	0x45A3    CMP	R11, R4
0x0472	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0474	0x2501    MOVS	R5, #1
0x0476	0xB26D    SXTB	R5, R5
0x0478	0x4C62    LDR	R4, [PC, #392]
0x047A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x047C	0x4D62    LDR	R5, [PC, #392]
0x047E	0x4C63    LDR	R4, [PC, #396]
0x0480	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0482	0x4D63    LDR	R5, [PC, #396]
0x0484	0x4C63    LDR	R4, [PC, #396]
0x0486	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0488	0x4D63    LDR	R5, [PC, #396]
0x048A	0x4C64    LDR	R4, [PC, #400]
0x048C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x048E	0x4D64    LDR	R5, [PC, #400]
0x0490	0x4C64    LDR	R4, [PC, #400]
0x0492	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0494	0x9C07    LDR	R4, [SP, #28]
0x0496	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0498	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x049A	0x4C63    LDR	R4, [PC, #396]
0x049C	0x45A3    CMP	R11, R4
0x049E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x04A0	0x2501    MOVS	R5, #1
0x04A2	0xB26D    SXTB	R5, R5
0x04A4	0x4C61    LDR	R4, [PC, #388]
0x04A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x04A8	0x4D61    LDR	R5, [PC, #388]
0x04AA	0x4C58    LDR	R4, [PC, #352]
0x04AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x04AE	0x4D61    LDR	R5, [PC, #388]
0x04B0	0x4C58    LDR	R4, [PC, #352]
0x04B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x04B4	0x4D60    LDR	R5, [PC, #384]
0x04B6	0x4C59    LDR	R4, [PC, #356]
0x04B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x04BA	0x4D60    LDR	R5, [PC, #384]
0x04BC	0x4C59    LDR	R4, [PC, #356]
0x04BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x04C0	0x9C06    LDR	R4, [SP, #24]
0x04C2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x04C4	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x04C6	0x4C5E    LDR	R4, [PC, #376]
0x04C8	0x45A3    CMP	R11, R4
0x04CA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x04CC	0x2501    MOVS	R5, #1
0x04CE	0xB26D    SXTB	R5, R5
0x04D0	0x4C5C    LDR	R4, [PC, #368]
0x04D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x04D4	0x4D5C    LDR	R5, [PC, #368]
0x04D6	0x4C4D    LDR	R4, [PC, #308]
0x04D8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x04DA	0x4D5C    LDR	R5, [PC, #368]
0x04DC	0x4C4D    LDR	R4, [PC, #308]
0x04DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x04E0	0x4D5B    LDR	R5, [PC, #364]
0x04E2	0x4C4E    LDR	R4, [PC, #312]
0x04E4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x04E6	0x4D5B    LDR	R5, [PC, #364]
0x04E8	0x4C4E    LDR	R4, [PC, #312]
0x04EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x04EC	0x9C06    LDR	R4, [SP, #24]
0x04EE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x04F0	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x04F2	0x4C59    LDR	R4, [PC, #356]
0x04F4	0x45A3    CMP	R11, R4
0x04F6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x04F8	0x2501    MOVS	R5, #1
0x04FA	0xB26D    SXTB	R5, R5
0x04FC	0x4C57    LDR	R4, [PC, #348]
0x04FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0500	0x4D57    LDR	R5, [PC, #348]
0x0502	0x4C42    LDR	R4, [PC, #264]
0x0504	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0506	0x4D57    LDR	R5, [PC, #348]
0x0508	0x4C42    LDR	R4, [PC, #264]
0x050A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x050C	0x4D56    LDR	R5, [PC, #344]
0x050E	0x4C43    LDR	R4, [PC, #268]
0x0510	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x0512	0x4D56    LDR	R5, [PC, #344]
0x0514	0x4C43    LDR	R4, [PC, #268]
0x0516	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0518	0x9C06    LDR	R4, [SP, #24]
0x051A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x051C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x051E	0x4C54    LDR	R4, [PC, #336]
0x0520	0x45A3    CMP	R11, R4
0x0522	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0524	0x2501    MOVS	R5, #1
0x0526	0xB26D    SXTB	R5, R5
0x0528	0x4C52    LDR	R4, [PC, #328]
0x052A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x052C	0x4D52    LDR	R5, [PC, #328]
0x052E	0x4C37    LDR	R4, [PC, #220]
0x0530	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0532	0x4D52    LDR	R5, [PC, #328]
0x0534	0x4C37    LDR	R4, [PC, #220]
0x0536	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0538	0x4D51    LDR	R5, [PC, #324]
0x053A	0x4C38    LDR	R4, [PC, #224]
0x053C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x053E	0x4D51    LDR	R5, [PC, #324]
0x0540	0x4C38    LDR	R4, [PC, #224]
0x0542	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0544	0x9C06    LDR	R4, [SP, #24]
0x0546	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0548	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x054C	0xF8AD0008  STRH	R0, [SP, #8]
0x0550	0x4630    MOV	R0, R6
0x0552	0xF7FFFECB  BL	_GPIO_Alternate_Function_Enable+0
0x0556	0xF8BD0008  LDRH	R0, [SP, #8]
0x055A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x055E	0xF10B0510  ADD	R5, R11, #16
0x0562	0x2400    MOVS	R4, #0
0x0564	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0566	0xF10B0510  ADD	R5, R11, #16
0x056A	0x682C    LDR	R4, [R5, #0]
0x056C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x056E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0570	0xF10B050C  ADD	R5, R11, #12
0x0574	0x2400    MOVS	R4, #0
0x0576	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0578	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x057A	0xF4406080  ORR	R0, R0, #1024
0x057E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0580	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0582	0xF10B050C  ADD	R5, R11, #12
0x0586	0x682C    LDR	R4, [R5, #0]
0x0588	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x058A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x058C	0xF10B060C  ADD	R6, R11, #12
0x0590	0x2501    MOVS	R5, #1
0x0592	0x6834    LDR	R4, [R6, #0]
0x0594	0xF365344D  BFI	R4, R5, #13, #1
0x0598	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x059A	0xF10B060C  ADD	R6, R11, #12
0x059E	0x2501    MOVS	R5, #1
0x05A0	0x6834    LDR	R4, [R6, #0]
0x05A2	0xF36504C3  BFI	R4, R5, #3, #1
0x05A6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x05A8	0xF10B060C  ADD	R6, R11, #12
0x05AC	0x2501    MOVS	R5, #1
0x05AE	0x6834    LDR	R4, [R6, #0]
0x05B0	0xF3650482  BFI	R4, R5, #2, #1
0x05B4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x05B6	0xF10B0514  ADD	R5, R11, #20
0x05BA	0x2400    MOVS	R4, #0
0x05BC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x05BE	0x9D03    LDR	R5, [SP, #12]
0x05C0	0x2419    MOVS	R4, #25
0x05C2	0x4365    MULS	R5, R4, R5
0x05C4	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x05C8	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x05CC	0x2464    MOVS	R4, #100
0x05CE	0xFBB7F4F4  UDIV	R4, R7, R4
0x05D2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x05D4	0x0935    LSRS	R5, R6, #4
0x05D6	0x2464    MOVS	R4, #100
0x05D8	0x436C    MULS	R4, R5, R4
0x05DA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x05DC	0x0124    LSLS	R4, R4, #4
0x05DE	0xF2040532  ADDW	R5, R4, #50
0x05E2	0x2464    MOVS	R4, #100
0x05E4	0xFBB5F4F4  UDIV	R4, R5, R4
0x05E8	0xF004040F  AND	R4, R4, #15
0x05EC	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x05F0	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x05F4	0xB2A4    UXTH	R4, R4
0x05F6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x05F8	0xF8DDE000  LDR	LR, [SP, #0]
0x05FC	0xB009    ADD	SP, SP, #36
0x05FE	0x4770    BX	LR
0x0600	0x38004001  	USART1_SR+0
0x0604	0x03384242  	RCC_APB2ENR+0
0x0608	0x07BD0000  	_UART1_Write+0
0x060C	0x00482000  	_UART_Wr_Ptr+0
0x0610	0x07090000  	_UART1_Read+0
0x0614	0x004C2000  	_UART_Rd_Ptr+0
0x0618	0x07390000  	_UART1_Data_Ready+0
0x061C	0x00502000  	_UART_Rdy_Ptr+0
0x0620	0x09F10000  	_UART1_Tx_Idle+0
0x0624	0x00542000  	_UART_Tx_Idle_Ptr+0
0x0628	0x44004000  	USART2_SR+0
0x062C	0x03C44242  	RCC_APB1ENR+0
0x0630	0x07F50000  	_UART2_Write+0
0x0634	0x08810000  	_UART2_Read+0
0x0638	0x08990000  	_UART2_Data_Ready+0
0x063C	0x08B10000  	_UART2_Tx_Idle+0
0x0640	0x48004000  	USART3_SR+0
0x0644	0x03C84242  	RCC_APB1ENR+0
0x0648	0x07D90000  	_UART3_Write+0
0x064C	0x08C90000  	_UART3_Read+0
0x0650	0x08E10000  	_UART3_Data_Ready+0
0x0654	0x08510000  	_UART3_Tx_Idle+0
0x0658	0x4C004000  	UART4_SR+0
0x065C	0x03CC4242  	RCC_APB1ENR+0
0x0660	0x06ED0000  	_UART4_Write+0
0x0664	0x0A210000  	_UART4_Read+0
0x0668	0x094D0000  	_UART4_Data_Ready+0
0x066C	0x0A090000  	_UART4_Tx_Idle+0
0x0670	0x50004000  	UART5_SR+0
0x0674	0x03D04242  	RCC_APB1ENR+0
0x0678	0x06D10000  	_UART5_Write+0
0x067C	0x07210000  	_UART5_Read+0
0x0680	0x07510000  	_UART5_Data_Ready+0
0x0684	0x08110000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x015C	0xB082    SUB	SP, SP, #8
0x015E	0xF8CDE000  STR	LR, [SP, #0]
0x0162	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x0164	0x4619    MOV	R1, R3
0x0166	0x9101    STR	R1, [SP, #4]
0x0168	0xF7FFFFF2  BL	_Get_Fosc_kHz+0
0x016C	0xF24031E8  MOVW	R1, #1000
0x0170	0xFB00F201  MUL	R2, R0, R1
0x0174	0x9901    LDR	R1, [SP, #4]
0x0176	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0178	0x491F    LDR	R1, [PC, #124]
0x017A	0x7809    LDRB	R1, [R1, #0]
0x017C	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0180	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x0182	0x491E    LDR	R1, [PC, #120]
0x0184	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0186	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0188	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x018A	0x1D1A    ADDS	R2, R3, #4
0x018C	0x6819    LDR	R1, [R3, #0]
0x018E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0190	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x0192	0x4919    LDR	R1, [PC, #100]
0x0194	0x8809    LDRH	R1, [R1, #0]
0x0196	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x019A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x019C	0x4917    LDR	R1, [PC, #92]
0x019E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x01A0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x01A2	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x01A4	0xF2030208  ADDW	R2, R3, #8
0x01A8	0x1D19    ADDS	R1, R3, #4
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x01AE	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x01B0	0x4911    LDR	R1, [PC, #68]
0x01B2	0x8809    LDRH	R1, [R1, #0]
0x01B4	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x01B8	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x01BA	0x4910    LDR	R1, [PC, #64]
0x01BC	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x01BE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x01C0	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x01C2	0xF203020C  ADDW	R2, R3, #12
0x01C6	0x1D19    ADDS	R1, R3, #4
0x01C8	0x6809    LDR	R1, [R1, #0]
0x01CA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x01CC	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x01CE	0x490A    LDR	R1, [PC, #40]
0x01D0	0x8809    LDRH	R1, [R1, #0]
0x01D2	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x01D6	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x01D8	0x4909    LDR	R1, [PC, #36]
0x01DA	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x01DC	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x01DE	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x01E0	0xF2030210  ADDW	R2, R3, #16
0x01E4	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x01E8	0x6809    LDR	R1, [R1, #0]
0x01EA	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x01EE	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x01F0	0xF8DDE000  LDR	LR, [SP, #0]
0x01F4	0xB002    ADD	SP, SP, #8
0x01F6	0x4770    BX	LR
0x01F8	0x10044002  	RCC_CFGRbits+0
0x01FC	0x1B440000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0200	0x16520000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0150	0x4801    LDR	R0, [PC, #4]
0x0152	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0154	0x4770    BX	LR
0x0156	0xBF00    NOP
0x0158	0x003C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_STM32F107VC__uartInit_2:
;__em_f107vc_uart.c, 35 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1138	0xB081    SUB	SP, SP, #4
0x113A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 37 :: 		UART2_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART2_PD56);
0x113E	0x4D0B    LDR	R5, [PC, #44]
0x1140	0xF200010C  ADDW	R1, R0, #12
0x1144	0x680C    LDR	R4, [R1, #0]
0x1146	0xF2000108  ADDW	R1, R0, #8
0x114A	0x680B    LDR	R3, [R1, #0]
0x114C	0x1D01    ADDS	R1, R0, #4
0x114E	0x680A    LDR	R2, [R1, #0]
0x1150	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1152	0x4608    MOV	R0, R1
0x1154	0xB291    UXTH	R1, R2
0x1156	0xB29A    UXTH	R2, R3
0x1158	0xB2A3    UXTH	R3, R4
0x115A	0xB420    PUSH	(R5)
0x115C	0xF7FFFB64  BL	_UART2_Init_Advanced+0
0x1160	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 38 :: 		return _MIKROBUS_OK;
0x1162	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 39 :: 		}
L_end__uartInit_2:
0x1164	0xF8DDE000  LDR	LR, [SP, #0]
0x1168	0xB001    ADD	SP, SP, #4
0x116A	0x4770    BX	LR
0x116C	0x19800000  	__GPIO_MODULE_USART2_PD56+0
; end of easymx_v7_STM32F107VC__uartInit_2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0828	0xB081    SUB	SP, SP, #4
0x082A	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x082E	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x0830	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0832	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0834	0xB408    PUSH	(R3)
0x0836	0xB293    UXTH	R3, R2
0x0838	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x083A	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x083C	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x083E	0xF7FFFE01  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0842	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x0844	0xF8DDE000  LDR	LR, [SP, #0]
0x0848	0xB001    ADD	SP, SP, #4
0x084A	0x4770    BX	LR
0x084C	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x150C	0xB081    SUB	SP, SP, #4
0x150E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x1512	0xE011    B	L_mikrobus_logInit93
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
0x1514	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1516	0xF7FFFEA3  BL	easymx_v7_STM32F107VC__log_init1+0
0x151A	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 4 (R1)
0x151C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x151E	0xF7FFFEBB  BL	easymx_v7_STM32F107VC__log_init2+0
0x1522	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit97:
; baud start address is: 4 (R1)
0x1524	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1526	0xF7FFFE63  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x152A	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit98:
; baud start address is: 4 (R1)
0x152C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x152E	0xF7FFFE7B  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x1532	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit99:
0x1534	0x2001    MOVS	R0, #1
0x1536	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1538	0x2800    CMP	R0, #0
0x153A	0xD0EB    BEQ	L_mikrobus_logInit95
0x153C	0x2801    CMP	R0, #1
0x153E	0xD0ED    BEQ	L_mikrobus_logInit96
0x1540	0x2820    CMP	R0, #32
0x1542	0xD0EF    BEQ	L_mikrobus_logInit97
0x1544	0x2830    CMP	R0, #48
0x1546	0xD0F1    BEQ	L_mikrobus_logInit98
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1548	0xE7F4    B	L_mikrobus_logInit99
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x154A	0xF8DDE000  LDR	LR, [SP, #0]
0x154E	0xB001    ADD	SP, SP, #4
0x1550	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1260	0xB081    SUB	SP, SP, #4
0x1262	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1266	0x4909    LDR	R1, [PC, #36]
0x1268	0xB402    PUSH	(R1)
0x126A	0xF2400300  MOVW	R3, #0
0x126E	0xF2400200  MOVW	R2, #0
0x1272	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1276	0xF7FFFBDF  BL	_UART3_Init_Advanced+0
0x127A	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x127C	0x4A04    LDR	R2, [PC, #16]
0x127E	0x4905    LDR	R1, [PC, #20]
0x1280	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x1282	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x1284	0xF8DDE000  LDR	LR, [SP, #0]
0x1288	0xB001    ADD	SP, SP, #4
0x128A	0x4770    BX	LR
0x128C	0x1A580000  	__GPIO_MODULE_USART3_PD89+0
0x1290	0x07D90000  	_UART3_Write+0
0x1294	0x00202000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1298	0xB081    SUB	SP, SP, #4
0x129A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x129E	0x4909    LDR	R1, [PC, #36]
0x12A0	0xB402    PUSH	(R1)
0x12A2	0xF2400300  MOVW	R3, #0
0x12A6	0xF2400200  MOVW	R2, #0
0x12AA	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x12AE	0xF7FFFABB  BL	_UART2_Init_Advanced+0
0x12B2	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x12B4	0x4A04    LDR	R2, [PC, #16]
0x12B6	0x4905    LDR	R1, [PC, #20]
0x12B8	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x12BA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x12BC	0xF8DDE000  LDR	LR, [SP, #0]
0x12C0	0xB001    ADD	SP, SP, #4
0x12C2	0x4770    BX	LR
0x12C4	0x19800000  	__GPIO_MODULE_USART2_PD56+0
0x12C8	0x07F50000  	_UART2_Write+0
0x12CC	0x00202000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x11F0	0xB081    SUB	SP, SP, #4
0x11F2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x11F6	0x4909    LDR	R1, [PC, #36]
0x11F8	0xB402    PUSH	(R1)
0x11FA	0xF2400300  MOVW	R3, #0
0x11FE	0xF2400200  MOVW	R2, #0
0x1202	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1206	0xF7FFFA4F  BL	_UART1_Init_Advanced+0
0x120A	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x120C	0x4A04    LDR	R2, [PC, #16]
0x120E	0x4905    LDR	R1, [PC, #20]
0x1210	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x1212	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x1214	0xF8DDE000  LDR	LR, [SP, #0]
0x1218	0xB001    ADD	SP, SP, #4
0x121A	0x4770    BX	LR
0x121C	0x19EC0000  	__GPIO_MODULE_USART1_PA9_10+0
0x1220	0x07BD0000  	_UART1_Write+0
0x1224	0x00202000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x06A8	0xB081    SUB	SP, SP, #4
0x06AA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x06AE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x06B0	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x06B2	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x06B4	0xB408    PUSH	(R3)
0x06B6	0xB293    UXTH	R3, R2
0x06B8	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x06BA	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x06BC	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x06BE	0xF7FFFEC1  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x06C2	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x06C4	0xF8DDE000  LDR	LR, [SP, #0]
0x06C8	0xB001    ADD	SP, SP, #4
0x06CA	0x4770    BX	LR
0x06CC	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1228	0xB081    SUB	SP, SP, #4
0x122A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x122E	0x4909    LDR	R1, [PC, #36]
0x1230	0xB402    PUSH	(R1)
0x1232	0xF2400300  MOVW	R3, #0
0x1236	0xF2400200  MOVW	R2, #0
0x123A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x123E	0xF7FFFAF3  BL	_UART2_Init_Advanced+0
0x1242	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x1244	0x4A04    LDR	R2, [PC, #16]
0x1246	0x4905    LDR	R1, [PC, #20]
0x1248	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x124A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x124C	0xF8DDE000  LDR	LR, [SP, #0]
0x1250	0xB001    ADD	SP, SP, #4
0x1252	0x4770    BX	LR
0x1254	0x19800000  	__GPIO_MODULE_USART2_PD56+0
0x1258	0x07F50000  	_UART2_Write+0
0x125C	0x00202000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_applicationInit:
;Click_ATA6570_STM.c, 49 :: 		void applicationInit()
0x16B0	0xB081    SUB	SP, SP, #4
0x16B2	0xF8CDE000  STR	LR, [SP, #0]
;Click_ATA6570_STM.c, 51 :: 		ata6570_spiDriverInit( (T_ATA6570_P)&_MIKROBUS1_GPIO, (T_ATA6570_P)&_MIKROBUS1_SPI );
0x16B6	0x4918    LDR	R1, [PC, #96]
0x16B8	0x4818    LDR	R0, [PC, #96]
0x16BA	0xF7FFFF11  BL	_ata6570_spiDriverInit+0
;Click_ATA6570_STM.c, 52 :: 		ata6570_uartDriverInit( (T_ATA6570_P)&_MIKROBUS1_GPIO, (T_ATA6570_P)&_MIKROBUS1_UART );
0x16BE	0x4918    LDR	R1, [PC, #96]
0x16C0	0x4816    LDR	R0, [PC, #88]
0x16C2	0xF7FFFEC7  BL	_ata6570_uartDriverInit+0
;Click_ATA6570_STM.c, 53 :: 		mikrobus_logWrite( "Initialized", _LOG_LINE );
0x16C6	0x4817    LDR	R0, [PC, #92]
0x16C8	0x2102    MOVS	R1, #2
0x16CA	0xF7FFFED1  BL	_mikrobus_logWrite+0
;Click_ATA6570_STM.c, 54 :: 		Delay_ms( 100 );
0x16CE	0xF644777F  MOVW	R7, #20351
0x16D2	0xF2C00712  MOVT	R7, #18
0x16D6	0xBF00    NOP
0x16D8	0xBF00    NOP
L_applicationInit2:
0x16DA	0x1E7F    SUBS	R7, R7, #1
0x16DC	0xD1FD    BNE	L_applicationInit2
0x16DE	0xBF00    NOP
0x16E0	0xBF00    NOP
0x16E2	0xBF00    NOP
;Click_ATA6570_STM.c, 56 :: 		ata6570_writeReg( _ATA6570_DMCR, _ATA6570_OPMODE_NORMAL );
0x16E4	0x2107    MOVS	R1, __ATA6570_OPMODE_NORMAL
0x16E6	0x2001    MOVS	R0, __ATA6570_DMCR
0x16E8	0xF7FFFE98  BL	_ata6570_writeReg+0
;Click_ATA6570_STM.c, 57 :: 		mikrobus_logWrite( "ATA6570 Normal mode", _LOG_LINE );
0x16EC	0x480E    LDR	R0, [PC, #56]
0x16EE	0x2102    MOVS	R1, #2
0x16F0	0xF7FFFEBE  BL	_mikrobus_logWrite+0
;Click_ATA6570_STM.c, 59 :: 		GPIOB_ODR = 0xFF;
0x16F4	0x21FF    MOVS	R1, #255
0x16F6	0x480D    LDR	R0, [PC, #52]
0x16F8	0x6001    STR	R1, [R0, #0]
;Click_ATA6570_STM.c, 60 :: 		Delay_ms( 1000 );
0x16FA	0xF64127FF  MOVW	R7, #6911
0x16FE	0xF2C007B7  MOVT	R7, #183
L_applicationInit4:
0x1702	0x1E7F    SUBS	R7, R7, #1
0x1704	0xD1FD    BNE	L_applicationInit4
0x1706	0xBF00    NOP
0x1708	0xBF00    NOP
0x170A	0xBF00    NOP
0x170C	0xBF00    NOP
0x170E	0xBF00    NOP
;Click_ATA6570_STM.c, 61 :: 		}
L_end_applicationInit:
0x1710	0xF8DDE000  LDR	LR, [SP, #0]
0x1714	0xB001    ADD	SP, SP, #4
0x1716	0x4770    BX	LR
0x1718	0x1B700000  	__MIKROBUS1_SPI+0
0x171C	0x1AC40000  	__MIKROBUS1_GPIO+0
0x1720	0x1B640000  	__MIKROBUS1_UART+0
0x1724	0x00002000  	?lstr1_Click_ATA6570_STM+0
0x1728	0x000C2000  	?lstr2_Click_ATA6570_STM+0
0x172C	0x0C0C4001  	GPIOB_ODR+0
; end of _applicationInit
_ata6570_spiDriverInit:
;__ata6570_driver.c, 100 :: 		void ata6570_spiDriverInit(T_ATA6570_P gpioObj, T_ATA6570_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x14E0	0xB081    SUB	SP, SP, #4
0x14E2	0xF8CDE000  STR	LR, [SP, #0]
0x14E6	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__ata6570_driver.c, 102 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x14E8	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x14EA	0xF7FFFABF  BL	__ata6570_driver_hal_spiMap+0
;__ata6570_driver.c, 103 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x14EE	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x14F0	0xF7FFFAE0  BL	__ata6570_driver_hal_gpioMap+0
;__ata6570_driver.c, 105 :: 		hal_gpio_csSet( 1 );
0x14F4	0x2001    MOVS	R0, #1
0x14F6	0x4C04    LDR	R4, [PC, #16]
0x14F8	0x6824    LDR	R4, [R4, #0]
0x14FA	0x47A0    BLX	R4
;__ata6570_driver.c, 106 :: 		Delay_100ms();
0x14FC	0xF7FFFB1C  BL	_Delay_100ms+0
;__ata6570_driver.c, 107 :: 		}
L_end_ata6570_spiDriverInit:
0x1500	0xF8DDE000  LDR	LR, [SP, #0]
0x1504	0xB001    ADD	SP, SP, #4
0x1506	0x4770    BX	LR
0x1508	0x002C2000  	__ata6570_driver_hal_gpio_csSet+0
; end of _ata6570_spiDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D8C	0x4901    LDR	R1, [PC, #4]
0x0D8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0D90	0x4770    BX	LR
0x0D92	0xBF00    NOP
0x0D94	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1120	0x4901    LDR	R1, [PC, #4]
0x1122	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1124	0x4770    BX	LR
0x1126	0xBF00    NOP
0x1128	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x112C	0x4901    LDR	R1, [PC, #4]
0x112E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1130	0x4770    BX	LR
0x1132	0xBF00    NOP
0x1134	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1108	0x4901    LDR	R1, [PC, #4]
0x110A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x110C	0x4770    BX	LR
0x110E	0xBF00    NOP
0x1110	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1114	0x4901    LDR	R1, [PC, #4]
0x1116	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1118	0x4770    BX	LR
0x111A	0xBF00    NOP
0x111C	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x133C	0x4901    LDR	R1, [PC, #4]
0x133E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1340	0x4770    BX	LR
0x1342	0xBF00    NOP
0x1344	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1330	0x4901    LDR	R1, [PC, #4]
0x1332	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1334	0x4770    BX	LR
0x1336	0xBF00    NOP
0x1338	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1324	0x4901    LDR	R1, [PC, #4]
0x1326	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1328	0x4770    BX	LR
0x132A	0xBF00    NOP
0x132C	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1348	0x4901    LDR	R1, [PC, #4]
0x134A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x134C	0x4770    BX	LR
0x134E	0xBF00    NOP
0x1350	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x136C	0x4901    LDR	R1, [PC, #4]
0x136E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1370	0x4770    BX	LR
0x1372	0xBF00    NOP
0x1374	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12E8	0x4901    LDR	R1, [PC, #4]
0x12EA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x12EC	0x4770    BX	LR
0x12EE	0xBF00    NOP
0x12F0	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12F4	0x4901    LDR	R1, [PC, #4]
0x12F6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x12F8	0x4770    BX	LR
0x12FA	0xBF00    NOP
0x12FC	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1318	0x4901    LDR	R1, [PC, #4]
0x131A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x131C	0x4770    BX	LR
0x131E	0xBF00    NOP
0x1320	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x130C	0x4901    LDR	R1, [PC, #4]
0x130E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1310	0x4770    BX	LR
0x1312	0xBF00    NOP
0x1314	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1300	0x4901    LDR	R1, [PC, #4]
0x1302	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1304	0x4770    BX	LR
0x1306	0xBF00    NOP
0x1308	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12D0	0x4901    LDR	R1, [PC, #4]
0x12D2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x12D4	0x4770    BX	LR
0x12D6	0xBF00    NOP
0x12D8	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12DC	0x4901    LDR	R1, [PC, #4]
0x12DE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x12E0	0x4770    BX	LR
0x12E2	0xBF00    NOP
0x12E4	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1354	0x4901    LDR	R1, [PC, #4]
0x1356	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1358	0x4770    BX	LR
0x135A	0xBF00    NOP
0x135C	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1360	0x4901    LDR	R1, [PC, #4]
0x1362	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1364	0x4770    BX	LR
0x1366	0xBF00    NOP
0x1368	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0A90	0x4901    LDR	R1, [PC, #4]
0x0A92	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0A94	0x4770    BX	LR
0x0A96	0xBF00    NOP
0x0A98	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0A9C	0x4901    LDR	R1, [PC, #4]
0x0A9E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0AA0	0x4770    BX	LR
0x0AA2	0xBF00    NOP
0x0AA4	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0AA8	0x4901    LDR	R1, [PC, #4]
0x0AAA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0AAC	0x4770    BX	LR
0x0AAE	0xBF00    NOP
0x0AB0	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0A60	0x4901    LDR	R1, [PC, #4]
0x0A62	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0A64	0x4770    BX	LR
0x0A66	0xBF00    NOP
0x0A68	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0A84	0x4901    LDR	R1, [PC, #4]
0x0A86	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0A88	0x4770    BX	LR
0x0A8A	0xBF00    NOP
0x0A8C	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__ata6570_driver_hal_spiMap:
;__hal_stm32.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_stm32.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x0A6C	0x6802    LDR	R2, [R0, #0]
0x0A6E	0x4903    LDR	R1, [PC, #12]
0x0A70	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x0A72	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x0A74	0x680A    LDR	R2, [R1, #0]
0x0A76	0x4902    LDR	R1, [PC, #8]
0x0A78	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 39 :: 		}
L_end_hal_spiMap:
0x0A7A	0x4770    BX	LR
0x0A7C	0x00242000  	__ata6570_driver_fp_spiWrite+0
0x0A80	0x00282000  	__ata6570_driver_fp_spiRead+0
; end of __ata6570_driver_hal_spiMap
__ata6570_driver_hal_gpioMap:
;__ata6570_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__ata6570_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x0AB4	0xF2000108  ADDW	R1, R0, #8
; gpioObj end address is: 0 (R0)
0x0AB8	0x680A    LDR	R2, [R1, #0]
0x0ABA	0x4901    LDR	R1, [PC, #4]
0x0ABC	0x600A    STR	R2, [R1, #0]
;__ata6570_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0ABE	0x4770    BX	LR
0x0AC0	0x002C2000  	__ata6570_driver_hal_gpio_csSet+0
; end of __ata6570_driver_hal_gpioMap
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0B38	0xF644777F  MOVW	R7, #20351
0x0B3C	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x0B40	0x1E7F    SUBS	R7, R7, #1
0x0B42	0xD1FD    BNE	L_Delay_100ms20
0x0B44	0xBF00    NOP
0x0B46	0xBF00    NOP
0x0B48	0xBF00    NOP
0x0B4A	0xBF00    NOP
0x0B4C	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0B4E	0x4770    BX	LR
; end of _Delay_100ms
_ata6570_uartDriverInit:
;__ata6570_driver.c, 125 :: 		void ata6570_uartDriverInit(T_ATA6570_P gpioObj, T_ATA6570_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1454	0xB081    SUB	SP, SP, #4
0x1456	0xF8CDE000  STR	LR, [SP, #0]
0x145A	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;__ata6570_driver.c, 127 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x145C	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x145E	0xF7FFFB77  BL	__ata6570_driver_hal_uartMap+0
;__ata6570_driver.c, 128 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x1462	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x1464	0xF7FFFB26  BL	__ata6570_driver_hal_gpioMap+0
;__ata6570_driver.c, 129 :: 		}
L_end_ata6570_uartDriverInit:
0x1468	0xF8DDE000  LDR	LR, [SP, #0]
0x146C	0xB001    ADD	SP, SP, #4
0x146E	0x4770    BX	LR
; end of _ata6570_uartDriverInit
__ata6570_driver_hal_uartMap:
;__hal_stm32.c, 133 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_stm32.c, 137 :: 		fp_uartWrite = tmp->uartWrite;
0x0B50	0x6802    LDR	R2, [R0, #0]
0x0B52	0x4906    LDR	R1, [PC, #24]
0x0B54	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 138 :: 		fp_uartRead  = tmp->uartRead;
0x0B56	0x1D01    ADDS	R1, R0, #4
0x0B58	0x680A    LDR	R2, [R1, #0]
0x0B5A	0x4905    LDR	R1, [PC, #20]
0x0B5C	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 139 :: 		fp_uartReady = tmp->uartReady;
0x0B5E	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0x0B62	0x680A    LDR	R2, [R1, #0]
0x0B64	0x4903    LDR	R1, [PC, #12]
0x0B66	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 140 :: 		}
L_end_hal_uartMap:
0x0B68	0x4770    BX	LR
0x0B6A	0xBF00    NOP
0x0B6C	0x00382000  	__ata6570_driver_fp_uartWrite+0
0x0B70	0x00302000  	__ata6570_driver_fp_uartRead+0
0x0B74	0x00342000  	__ata6570_driver_fp_uartReady+0
; end of __ata6570_driver_hal_uartMap
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1470	0xB083    SUB	SP, SP, #12
0x1472	0xF8CDE000  STR	LR, [SP, #0]
0x1476	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1478	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x147A	0x220D    MOVS	R2, #13
0x147C	0xF88D2008  STRB	R2, [SP, #8]
0x1480	0x220A    MOVS	R2, #10
0x1482	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x1486	0xE01F    B	L_mikrobus_logWrite100
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite102:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1488	0xF7FFFB76  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x148C	0xE023    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite104:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x148E	0x7802    LDRB	R2, [R0, #0]
0x1490	0xB12A    CBZ	R2, L_mikrobus_logWrite105
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x1492	0x9001    STR	R0, [SP, #4]
0x1494	0xF7FFFB70  BL	easymx_v7_STM32F107VC__log_write+0
0x1498	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x149A	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x149C	0xE7F7    B	L_mikrobus_logWrite104
L_mikrobus_logWrite105:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x149E	0xE01A    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite106:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite107:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x14A0	0x7802    LDRB	R2, [R0, #0]
0x14A2	0xB12A    CBZ	R2, L_mikrobus_logWrite108
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x14A4	0x9001    STR	R0, [SP, #4]
0x14A6	0xF7FFFB67  BL	easymx_v7_STM32F107VC__log_write+0
0x14AA	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x14AC	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x14AE	0xE7F7    B	L_mikrobus_logWrite107
L_mikrobus_logWrite108:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x14B0	0xAA02    ADD	R2, SP, #8
0x14B2	0x4610    MOV	R0, R2
0x14B4	0xF7FFFB60  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x14B8	0xF10D0209  ADD	R2, SP, #9
0x14BC	0x4610    MOV	R0, R2
0x14BE	0xF7FFFB5B  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x14C2	0xE008    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite109:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x14C4	0x2006    MOVS	R0, #6
0x14C6	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite100:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x14C8	0x2900    CMP	R1, #0
0x14CA	0xD0DD    BEQ	L_mikrobus_logWrite102
0x14CC	0x2901    CMP	R1, #1
0x14CE	0xD0DE    BEQ	L_mikrobus_logWrite103
0x14D0	0x2902    CMP	R1, #2
0x14D2	0xD0E5    BEQ	L_mikrobus_logWrite106
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x14D4	0xE7F6    B	L_mikrobus_logWrite109
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x14D6	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x14D8	0xF8DDE000  LDR	LR, [SP, #0]
0x14DC	0xB003    ADD	SP, SP, #12
0x14DE	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x0B78	0xB081    SUB	SP, SP, #4
0x0B7A	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x0B7E	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x0B80	0xB2CC    UXTB	R4, R1
0x0B82	0xB2A0    UXTH	R0, R4
0x0B84	0x4C03    LDR	R4, [PC, #12]
0x0B86	0x6824    LDR	R4, [R4, #0]
0x0B88	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x0B8A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x0B8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B90	0xB001    ADD	SP, SP, #4
0x0B92	0x4770    BX	LR
0x0B94	0x00202000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x07A0	0xB081    SUB	SP, SP, #4
0x07A2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x07A6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x07A8	0x4803    LDR	R0, [PC, #12]
0x07AA	0xF7FFFE27  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x07AE	0xF8DDE000  LDR	LR, [SP, #0]
0x07B2	0xB001    ADD	SP, SP, #4
0x07B4	0x4770    BX	LR
0x07B6	0xBF00    NOP
0x07B8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x03FC	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x03FE	0xF200020C  ADDW	R2, R0, #12
0x0402	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0404	0xF2000208  ADDW	R2, R0, #8
0x0408	0x6813    LDR	R3, [R2, #0]
0x040A	0xF3C30200  UBFX	R2, R3, #0, #1
0x040E	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0410	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0412	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0416	0x6812    LDR	R2, [R2, #0]
0x0418	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x041A	0xB001    ADD	SP, SP, #4
0x041C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x0784	0xB081    SUB	SP, SP, #4
0x0786	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x078A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x078C	0x4803    LDR	R0, [PC, #12]
0x078E	0xF7FFFE35  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x0792	0xF8DDE000  LDR	LR, [SP, #0]
0x0796	0xB001    ADD	SP, SP, #4
0x0798	0x4770    BX	LR
0x079A	0xBF00    NOP
0x079C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x0768	0xB081    SUB	SP, SP, #4
0x076A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x076E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0770	0x4803    LDR	R0, [PC, #12]
0x0772	0xF7FFFE43  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x0776	0xF8DDE000  LDR	LR, [SP, #0]
0x077A	0xB001    ADD	SP, SP, #4
0x077C	0x4770    BX	LR
0x077E	0xBF00    NOP
0x0780	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x07BC	0xB081    SUB	SP, SP, #4
0x07BE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x07C2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x07C4	0x4803    LDR	R0, [PC, #12]
0x07C6	0xF7FFFF5F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x07CA	0xF8DDE000  LDR	LR, [SP, #0]
0x07CE	0xB001    ADD	SP, SP, #4
0x07D0	0x4770    BX	LR
0x07D2	0xBF00    NOP
0x07D4	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0688	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x068A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x068E	0x4601    MOV	R1, R0
0x0690	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0694	0x680B    LDR	R3, [R1, #0]
0x0696	0xF3C312C0  UBFX	R2, R3, #7, #1
0x069A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x069C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x069E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x06A0	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x06A2	0xB001    ADD	SP, SP, #4
0x06A4	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x07F4	0xB081    SUB	SP, SP, #4
0x07F6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x07FA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x07FC	0x4803    LDR	R0, [PC, #12]
0x07FE	0xF7FFFF43  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x0802	0xF8DDE000  LDR	LR, [SP, #0]
0x0806	0xB001    ADD	SP, SP, #4
0x0808	0x4770    BX	LR
0x080A	0xBF00    NOP
0x080C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x07D8	0xB081    SUB	SP, SP, #4
0x07DA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x07DE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x07E0	0x4803    LDR	R0, [PC, #12]
0x07E2	0xF7FFFF51  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x07E6	0xF8DDE000  LDR	LR, [SP, #0]
0x07EA	0xB001    ADD	SP, SP, #4
0x07EC	0x4770    BX	LR
0x07EE	0xBF00    NOP
0x07F0	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x06EC	0xB081    SUB	SP, SP, #4
0x06EE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x06F2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x06F4	0x4803    LDR	R0, [PC, #12]
0x06F6	0xF7FFFFC7  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x06FA	0xF8DDE000  LDR	LR, [SP, #0]
0x06FE	0xB001    ADD	SP, SP, #4
0x0700	0x4770    BX	LR
0x0702	0xBF00    NOP
0x0704	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x06D0	0xB081    SUB	SP, SP, #4
0x06D2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x06D6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x06D8	0x4803    LDR	R0, [PC, #12]
0x06DA	0xF7FFFFD5  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x06DE	0xF8DDE000  LDR	LR, [SP, #0]
0x06E2	0xB001    ADD	SP, SP, #4
0x06E4	0x4770    BX	LR
0x06E6	0xBF00    NOP
0x06E8	0x50004000  	UART5_SR+0
; end of _UART5_Write
_ata6570_writeReg:
;__ata6570_driver.c, 135 :: 		void ata6570_writeReg( const uint8_t address, uint8_t input )
; input start address is: 4 (R1)
; address start address is: 0 (R0)
0x141C	0xB082    SUB	SP, SP, #8
0x141E	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; input start address is: 4 (R1)
;__ata6570_driver.c, 139 :: 		tmp[0] = (address << 1);
0x1422	0xAB01    ADD	R3, SP, #4
0x1424	0x0042    LSLS	R2, R0, #1
; address end address is: 0 (R0)
0x1426	0x701A    STRB	R2, [R3, #0]
;__ata6570_driver.c, 140 :: 		tmp[1] = input;
0x1428	0x1C5A    ADDS	R2, R3, #1
0x142A	0x7011    STRB	R1, [R2, #0]
; input end address is: 4 (R1)
;__ata6570_driver.c, 142 :: 		hal_gpio_csSet( 0 );
0x142C	0x2000    MOVS	R0, #0
0x142E	0x4C08    LDR	R4, [PC, #32]
0x1430	0x6824    LDR	R4, [R4, #0]
0x1432	0x47A0    BLX	R4
;__ata6570_driver.c, 143 :: 		hal_spiWrite( tmp, 2 );
0x1434	0xAA01    ADD	R2, SP, #4
0x1436	0x2102    MOVS	R1, #2
0x1438	0x4610    MOV	R0, R2
0x143A	0xF7FFFB51  BL	__ata6570_driver_hal_spiWrite+0
;__ata6570_driver.c, 144 :: 		hal_gpio_csSet( 1 );
0x143E	0x2001    MOVS	R0, #1
0x1440	0x4C03    LDR	R4, [PC, #12]
0x1442	0x6824    LDR	R4, [R4, #0]
0x1444	0x47A0    BLX	R4
;__ata6570_driver.c, 146 :: 		}
L_end_ata6570_writeReg:
0x1446	0xF8DDE000  LDR	LR, [SP, #0]
0x144A	0xB002    ADD	SP, SP, #8
0x144C	0x4770    BX	LR
0x144E	0xBF00    NOP
0x1450	0x002C2000  	__ata6570_driver_hal_gpio_csSet+0
; end of _ata6570_writeReg
__ata6570_driver_hal_spiWrite:
;__hal_stm32.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x0AE0	0xB083    SUB	SP, SP, #12
0x0AE2	0xF8CDE000  STR	LR, [SP, #0]
0x0AE6	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_stm32.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x0AE8	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x0AEA	0xB290    UXTH	R0, R2
;__hal_stm32.c, 44 :: 		while( nBytes-- )
L___ata6570_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x0AEC	0xB283    UXTH	R3, R0
0x0AEE	0x1E42    SUBS	R2, R0, #1
0x0AF0	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x0AF2	0xB16B    CBZ	R3, L___ata6570_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_stm32.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x0AF4	0x780A    LDRB	R2, [R1, #0]
0x0AF6	0xB2D4    UXTB	R4, R2
0x0AF8	0xF8AD0004  STRH	R0, [SP, #4]
0x0AFC	0x9102    STR	R1, [SP, #8]
0x0AFE	0xB2A0    UXTH	R0, R4
0x0B00	0x4C05    LDR	R4, [PC, #20]
0x0B02	0x6824    LDR	R4, [R4, #0]
0x0B04	0x47A0    BLX	R4
0x0B06	0x9902    LDR	R1, [SP, #8]
0x0B08	0xF8BD0004  LDRH	R0, [SP, #4]
0x0B0C	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x0B0E	0xE7ED    B	L___ata6570_driver_hal_spiWrite0
L___ata6570_driver_hal_spiWrite1:
;__hal_stm32.c, 46 :: 		}
L_end_hal_spiWrite:
0x0B10	0xF8DDE000  LDR	LR, [SP, #0]
0x0B14	0xB003    ADD	SP, SP, #12
0x0B16	0x4770    BX	LR
0x0B18	0x00242000  	__ata6570_driver_fp_spiWrite+0
; end of __ata6570_driver_hal_spiWrite
_applicationTask:
;Click_ATA6570_STM.c, 63 :: 		void applicationTask()
0x1658	0xB081    SUB	SP, SP, #4
0x165A	0xF8CDE000  STR	LR, [SP, #0]
;Click_ATA6570_STM.c, 70 :: 		rdyFlag = ata6570_byteReady();
0x165E	0xF7FFFF91  BL	_ata6570_byteReady+0
;Click_ATA6570_STM.c, 72 :: 		if (1 == rdyFlag)
0x1662	0x2801    CMP	R0, #1
0x1664	0xD11E    BNE	L_applicationTask6
;Click_ATA6570_STM.c, 74 :: 		tmp = ata6570_readByte();
0x1666	0xF7FFFECF  BL	_ata6570_readByte+0
; tmp start address is: 8 (R2)
0x166A	0xB2C2    UXTB	R2, R0
;Click_ATA6570_STM.c, 75 :: 		GPIOB_ODR = tmp;
0x166C	0x490F    LDR	R1, [PC, #60]
0x166E	0x6008    STR	R0, [R1, #0]
;Click_ATA6570_STM.c, 76 :: 		Delay_ms( 1000 );
0x1670	0xF64127FF  MOVW	R7, #6911
0x1674	0xF2C007B7  MOVT	R7, #183
L_applicationTask7:
0x1678	0x1E7F    SUBS	R7, R7, #1
0x167A	0xD1FD    BNE	L_applicationTask7
0x167C	0xBF00    NOP
0x167E	0xBF00    NOP
0x1680	0xBF00    NOP
0x1682	0xBF00    NOP
0x1684	0xBF00    NOP
;Click_ATA6570_STM.c, 77 :: 		GPIOB_ODR = ~tmp;
0x1686	0x43D1    MVN	R1, R2
0x1688	0xB2C9    UXTB	R1, R1
; tmp end address is: 8 (R2)
0x168A	0x4808    LDR	R0, [PC, #32]
0x168C	0x6001    STR	R1, [R0, #0]
;Click_ATA6570_STM.c, 78 :: 		Delay_ms( 1000 );
0x168E	0xF64127FF  MOVW	R7, #6911
0x1692	0xF2C007B7  MOVT	R7, #183
0x1696	0xBF00    NOP
0x1698	0xBF00    NOP
L_applicationTask9:
0x169A	0x1E7F    SUBS	R7, R7, #1
0x169C	0xD1FD    BNE	L_applicationTask9
0x169E	0xBF00    NOP
0x16A0	0xBF00    NOP
0x16A2	0xBF00    NOP
;Click_ATA6570_STM.c, 80 :: 		}
L_applicationTask6:
;Click_ATA6570_STM.c, 92 :: 		}
L_end_applicationTask:
0x16A4	0xF8DDE000  LDR	LR, [SP, #0]
0x16A8	0xB001    ADD	SP, SP, #4
0x16AA	0x4770    BX	LR
0x16AC	0x0C0C4001  	GPIOB_ODR+0
; end of _applicationTask
_ata6570_byteReady:
;__ata6570_driver.c, 172 :: 		uint8_t ata6570_byteReady()
0x1584	0xB081    SUB	SP, SP, #4
0x1586	0xF8CDE000  STR	LR, [SP, #0]
;__ata6570_driver.c, 174 :: 		return hal_uartReady();
0x158A	0xF7FFFAC7  BL	__ata6570_driver_hal_uartReady+0
;__ata6570_driver.c, 175 :: 		}
L_end_ata6570_byteReady:
0x158E	0xF8DDE000  LDR	LR, [SP, #0]
0x1592	0xB001    ADD	SP, SP, #4
0x1594	0x4770    BX	LR
; end of _ata6570_byteReady
__ata6570_driver_hal_uartReady:
;__hal_stm32.c, 152 :: 		static uint8_t hal_uartReady()
0x0B1C	0xB081    SUB	SP, SP, #4
0x0B1E	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 154 :: 		return ( uint8_t )fp_uartReady();
0x0B22	0x4C04    LDR	R4, [PC, #16]
0x0B24	0x6824    LDR	R4, [R4, #0]
0x0B26	0x47A0    BLX	R4
0x0B28	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 155 :: 		}
L_end_hal_uartReady:
0x0B2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B2E	0xB001    ADD	SP, SP, #4
0x0B30	0x4770    BX	LR
0x0B32	0xBF00    NOP
0x0B34	0x00342000  	__ata6570_driver_fp_uartReady+0
; end of __ata6570_driver_hal_uartReady
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x0708	0xB081    SUB	SP, SP, #4
0x070A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x070E	0x4803    LDR	R0, [PC, #12]
0x0710	0xF7FFFE86  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0714	0xF8DDE000  LDR	LR, [SP, #0]
0x0718	0xB001    ADD	SP, SP, #4
0x071A	0x4770    BX	LR
0x071C	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0420	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0422	0x6802    LDR	R2, [R0, #0]
0x0424	0xF3C21140  UBFX	R1, R2, #5, #1
0x0428	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x042A	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x042C	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x042E	0x6809    LDR	R1, [R1, #0]
0x0430	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0432	0xB001    ADD	SP, SP, #4
0x0434	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x0738	0xB081    SUB	SP, SP, #4
0x073A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x073E	0x4803    LDR	R0, [PC, #12]
0x0740	0xF7FFFE7A  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x0744	0xF8DDE000  LDR	LR, [SP, #0]
0x0748	0xB001    ADD	SP, SP, #4
0x074A	0x4770    BX	LR
0x074C	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x0438	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x043A	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x043C	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x0440	0xB001    ADD	SP, SP, #4
0x0442	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x09F0	0xB081    SUB	SP, SP, #4
0x09F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x09F6	0x4803    LDR	R0, [PC, #12]
0x09F8	0xF7FFFC72  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x09FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0A00	0xB001    ADD	SP, SP, #4
0x0A02	0x4770    BX	LR
0x0A04	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x02E0	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x02E2	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x02E4	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x02E8	0xB001    ADD	SP, SP, #4
0x02EA	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x0880	0xB081    SUB	SP, SP, #4
0x0882	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x0886	0x4803    LDR	R0, [PC, #12]
0x0888	0xF7FFFDCA  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x088C	0xF8DDE000  LDR	LR, [SP, #0]
0x0890	0xB001    ADD	SP, SP, #4
0x0892	0x4770    BX	LR
0x0894	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0898	0xB081    SUB	SP, SP, #4
0x089A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x089E	0x4803    LDR	R0, [PC, #12]
0x08A0	0xF7FFFDCA  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x08A4	0xF8DDE000  LDR	LR, [SP, #0]
0x08A8	0xB001    ADD	SP, SP, #4
0x08AA	0x4770    BX	LR
0x08AC	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x08B0	0xB081    SUB	SP, SP, #4
0x08B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x08B6	0x4803    LDR	R0, [PC, #12]
0x08B8	0xF7FFFD12  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x08BC	0xF8DDE000  LDR	LR, [SP, #0]
0x08C0	0xB001    ADD	SP, SP, #4
0x08C2	0x4770    BX	LR
0x08C4	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x08C8	0xB081    SUB	SP, SP, #4
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x08CE	0x4803    LDR	R0, [PC, #12]
0x08D0	0xF7FFFDA6  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x08D4	0xF8DDE000  LDR	LR, [SP, #0]
0x08D8	0xB001    ADD	SP, SP, #4
0x08DA	0x4770    BX	LR
0x08DC	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x08E0	0xB081    SUB	SP, SP, #4
0x08E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x08E6	0x4803    LDR	R0, [PC, #12]
0x08E8	0xF7FFFDA6  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x08EC	0xF8DDE000  LDR	LR, [SP, #0]
0x08F0	0xB001    ADD	SP, SP, #4
0x08F2	0x4770    BX	LR
0x08F4	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x0850	0xB081    SUB	SP, SP, #4
0x0852	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x0856	0x4803    LDR	R0, [PC, #12]
0x0858	0xF7FFFD42  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x085C	0xF8DDE000  LDR	LR, [SP, #0]
0x0860	0xB001    ADD	SP, SP, #4
0x0862	0x4770    BX	LR
0x0864	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x0A20	0xB081    SUB	SP, SP, #4
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x0A26	0x4803    LDR	R0, [PC, #12]
0x0A28	0xF7FFFCFA  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x0A2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A30	0xB001    ADD	SP, SP, #4
0x0A32	0x4770    BX	LR
0x0A34	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x094C	0xB081    SUB	SP, SP, #4
0x094E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x0952	0x4803    LDR	R0, [PC, #12]
0x0954	0xF7FFFD70  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x0958	0xF8DDE000  LDR	LR, [SP, #0]
0x095C	0xB001    ADD	SP, SP, #4
0x095E	0x4770    BX	LR
0x0960	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x0A08	0xB081    SUB	SP, SP, #4
0x0A0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x0A0E	0x4803    LDR	R0, [PC, #12]
0x0A10	0xF7FFFC66  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x0A14	0xF8DDE000  LDR	LR, [SP, #0]
0x0A18	0xB001    ADD	SP, SP, #4
0x0A1A	0x4770    BX	LR
0x0A1C	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0720	0xB081    SUB	SP, SP, #4
0x0722	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x0726	0x4803    LDR	R0, [PC, #12]
0x0728	0xF7FFFE7A  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x072C	0xF8DDE000  LDR	LR, [SP, #0]
0x0730	0xB001    ADD	SP, SP, #4
0x0732	0x4770    BX	LR
0x0734	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x0750	0xB081    SUB	SP, SP, #4
0x0752	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0756	0x4803    LDR	R0, [PC, #12]
0x0758	0xF7FFFE6E  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x075C	0xF8DDE000  LDR	LR, [SP, #0]
0x0760	0xB001    ADD	SP, SP, #4
0x0762	0x4770    BX	LR
0x0764	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0810	0xB081    SUB	SP, SP, #4
0x0812	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x0816	0x4803    LDR	R0, [PC, #12]
0x0818	0xF7FFFD62  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x081C	0xF8DDE000  LDR	LR, [SP, #0]
0x0820	0xB001    ADD	SP, SP, #4
0x0822	0x4770    BX	LR
0x0824	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_ata6570_readByte:
;__ata6570_driver.c, 167 :: 		uint8_t ata6570_readByte()
0x1408	0xB081    SUB	SP, SP, #4
0x140A	0xF8CDE000  STR	LR, [SP, #0]
;__ata6570_driver.c, 169 :: 		return hal_uartRead();
0x140E	0xF7FFFB59  BL	__ata6570_driver_hal_uartRead+0
;__ata6570_driver.c, 170 :: 		}
L_end_ata6570_readByte:
0x1412	0xF8DDE000  LDR	LR, [SP, #0]
0x1416	0xB001    ADD	SP, SP, #4
0x1418	0x4770    BX	LR
; end of _ata6570_readByte
__ata6570_driver_hal_uartRead:
;__hal_stm32.c, 147 :: 		static uint8_t hal_uartRead()
0x0AC4	0xB081    SUB	SP, SP, #4
0x0AC6	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 149 :: 		return ( uint8_t )fp_uartRead();
0x0ACA	0x4C04    LDR	R4, [PC, #16]
0x0ACC	0x6824    LDR	R4, [R4, #0]
0x0ACE	0x47A0    BLX	R4
0x0AD0	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 150 :: 		}
L_end_hal_uartRead:
0x0AD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD6	0xB001    ADD	SP, SP, #4
0x0AD8	0x4770    BX	LR
0x0ADA	0xBF00    NOP
0x0ADC	0x00302000  	__ata6570_driver_fp_uartRead+0
; end of __ata6570_driver_hal_uartRead
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x17D0	0xB081    SUB	SP, SP, #4
0x17D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x17D6	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x17D8	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x17DA	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x17DC	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x17DE	0xF64B3080  MOVW	R0, #48000
0x17E2	0x4281    CMP	R1, R0
0x17E4	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x17E6	0x4846    LDR	R0, [PC, #280]
0x17E8	0x6800    LDR	R0, [R0, #0]
0x17EA	0xF0400102  ORR	R1, R0, #2
0x17EE	0x4844    LDR	R0, [PC, #272]
0x17F0	0x6001    STR	R1, [R0, #0]
0x17F2	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x17F4	0xF64550C0  MOVW	R0, #24000
0x17F8	0x4281    CMP	R1, R0
0x17FA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x17FC	0x4840    LDR	R0, [PC, #256]
0x17FE	0x6800    LDR	R0, [R0, #0]
0x1800	0xF0400101  ORR	R1, R0, #1
0x1804	0x483E    LDR	R0, [PC, #248]
0x1806	0x6001    STR	R1, [R0, #0]
0x1808	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x180A	0x483D    LDR	R0, [PC, #244]
0x180C	0x6801    LDR	R1, [R0, #0]
0x180E	0xF06F0007  MVN	R0, #7
0x1812	0x4001    ANDS	R1, R0
0x1814	0x483A    LDR	R0, [PC, #232]
0x1816	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x1818	0xF7FFFEC8  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x181C	0x4839    LDR	R0, [PC, #228]
0x181E	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x1820	0x4839    LDR	R0, [PC, #228]
0x1822	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x1824	0x4839    LDR	R0, [PC, #228]
0x1826	0xEA020100  AND	R1, R2, R0, LSL #0
0x182A	0x4839    LDR	R0, [PC, #228]
0x182C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x182E	0xF0020001  AND	R0, R2, #1
0x1832	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1834	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1836	0x4836    LDR	R0, [PC, #216]
0x1838	0x6800    LDR	R0, [R0, #0]
0x183A	0xF0000002  AND	R0, R0, #2
0x183E	0x2800    CMP	R0, #0
0x1840	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x1842	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1844	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x1846	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1848	0xF4023080  AND	R0, R2, #65536
0x184C	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x184E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1850	0x482F    LDR	R0, [PC, #188]
0x1852	0x6800    LDR	R0, [R0, #0]
0x1854	0xF4003000  AND	R0, R0, #131072
0x1858	0x2800    CMP	R0, #0
0x185A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x185C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x185E	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x1860	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1862	0xF0025080  AND	R0, R2, #268435456
0x1866	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x1868	0x4829    LDR	R0, [PC, #164]
0x186A	0x6800    LDR	R0, [R0, #0]
0x186C	0xF0405180  ORR	R1, R0, #268435456
0x1870	0x4827    LDR	R0, [PC, #156]
0x1872	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1874	0x4826    LDR	R0, [PC, #152]
0x1876	0x6800    LDR	R0, [R0, #0]
0x1878	0xF0005000  AND	R0, R0, #536870912
0x187C	0x2800    CMP	R0, #0
0x187E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x1880	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1882	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1884	0xF0026080  AND	R0, R2, #67108864
0x1888	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x188A	0x4821    LDR	R0, [PC, #132]
0x188C	0x6800    LDR	R0, [R0, #0]
0x188E	0xF0406180  ORR	R1, R0, #67108864
0x1892	0x481F    LDR	R0, [PC, #124]
0x1894	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1896	0x4611    MOV	R1, R2
0x1898	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x189A	0x481D    LDR	R0, [PC, #116]
0x189C	0x6800    LDR	R0, [R0, #0]
0x189E	0xF0006000  AND	R0, R0, #134217728
0x18A2	0x2800    CMP	R0, #0
0x18A4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x18A6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x18A8	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x18AA	0x4611    MOV	R1, R2
0x18AC	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x18AE	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x18B2	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x18B4	0x4816    LDR	R0, [PC, #88]
0x18B6	0x6800    LDR	R0, [R0, #0]
0x18B8	0xF0407180  ORR	R1, R0, #16777216
0x18BC	0x4814    LDR	R0, [PC, #80]
0x18BE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x18C0	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x18C2	0x4813    LDR	R0, [PC, #76]
0x18C4	0x6800    LDR	R0, [R0, #0]
0x18C6	0xF0007000  AND	R0, R0, #33554432
0x18CA	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x18CC	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x18CE	0x460A    MOV	R2, R1
0x18D0	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x18D2	0x480C    LDR	R0, [PC, #48]
0x18D4	0x6800    LDR	R0, [R0, #0]
0x18D6	0xF000010C  AND	R1, R0, #12
0x18DA	0x0090    LSLS	R0, R2, #2
0x18DC	0xF000000C  AND	R0, R0, #12
0x18E0	0x4281    CMP	R1, R0
0x18E2	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x18E4	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x18E6	0xF8DDE000  LDR	LR, [SP, #0]
0x18EA	0xB001    ADD	SP, SP, #4
0x18EC	0x4770    BX	LR
0x18EE	0xBF00    NOP
0x18F0	0x00810501  	#83951745
0x18F4	0x8402001D  	#1934338
0x18F8	0x06440001  	#67140
0x18FC	0x19400001  	#72000
0x1900	0x20004002  	FLASH_ACR+0
0x1904	0x10044002  	RCC_CFGR+0
0x1908	0x102C4002  	RCC_CFGR2+0
0x190C	0xFFFF000F  	#1048575
0x1910	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x15AC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x15AE	0x4815    LDR	R0, [PC, #84]
0x15B0	0x6800    LDR	R0, [R0, #0]
0x15B2	0xF0400101  ORR	R1, R0, #1
0x15B6	0x4813    LDR	R0, [PC, #76]
0x15B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x15BA	0x4913    LDR	R1, [PC, #76]
0x15BC	0x4813    LDR	R0, [PC, #76]
0x15BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x15C0	0x4810    LDR	R0, [PC, #64]
0x15C2	0x6801    LDR	R1, [R0, #0]
0x15C4	0x4812    LDR	R0, [PC, #72]
0x15C6	0x4001    ANDS	R1, R0
0x15C8	0x480E    LDR	R0, [PC, #56]
0x15CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x15CC	0x480D    LDR	R0, [PC, #52]
0x15CE	0x6801    LDR	R1, [R0, #0]
0x15D0	0xF46F2080  MVN	R0, #262144
0x15D4	0x4001    ANDS	R1, R0
0x15D6	0x480B    LDR	R0, [PC, #44]
0x15D8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x15DA	0x480C    LDR	R0, [PC, #48]
0x15DC	0x6801    LDR	R1, [R0, #0]
0x15DE	0xF46F00FE  MVN	R0, #8323072
0x15E2	0x4001    ANDS	R1, R0
0x15E4	0x4809    LDR	R0, [PC, #36]
0x15E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x15E8	0x4806    LDR	R0, [PC, #24]
0x15EA	0x6801    LDR	R1, [R0, #0]
0x15EC	0xF06F50A0  MVN	R0, #335544320
0x15F0	0x4001    ANDS	R1, R0
0x15F2	0x4804    LDR	R0, [PC, #16]
0x15F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x15F6	0xF04F0100  MOV	R1, #0
0x15FA	0x4806    LDR	R0, [PC, #24]
0x15FC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x15FE	0xB001    ADD	SP, SP, #4
0x1600	0x4770    BX	LR
0x1602	0xBF00    NOP
0x1604	0x10004002  	RCC_CR+0
0x1608	0x0000F0FF  	#-251723776
0x160C	0x10044002  	RCC_CFGR+0
0x1610	0xFFFFFEF6  	#-17367041
0x1614	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x1794	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x1796	0x4902    LDR	R1, [PC, #8]
0x1798	0x4802    LDR	R0, [PC, #8]
0x179A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x179C	0xB001    ADD	SP, SP, #4
0x179E	0x4770    BX	LR
0x17A0	0x19400001  	#72000
0x17A4	0x003C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x17A8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x17AA	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x17AC	0xB001    ADD	SP, SP, #4
0x17AE	0x4770    BX	LR
; end of ___GenExcept
0x1B80	0xB500    PUSH	(R14)
0x1B82	0xF8DFB014  LDR	R11, [PC, #20]
0x1B86	0xF8DFA014  LDR	R10, [PC, #20]
0x1B8A	0xF8DFC014  LDR	R12, [PC, #20]
0x1B8E	0xF7FFFD03  BL	5528
0x1B92	0xBD00    POP	(R15)
0x1B94	0x4770    BX	LR
0x1B96	0xBF00    NOP
0x1B98	0x00002000  	#536870912
0x1B9C	0x00202000  	#536870944
0x1BA0	0x1B240000  	#6948
0x1C00	0xB500    PUSH	(R14)
0x1C02	0xF8DFB010  LDR	R11, [PC, #16]
0x1C06	0xF8DFA010  LDR	R10, [PC, #16]
0x1C0A	0xF7FFFD05  BL	5656
0x1C0E	0xBD00    POP	(R15)
0x1C10	0x4770    BX	LR
0x1C12	0xBF00    NOP
0x1C14	0x00002000  	#536870912
0x1C18	0x00582000  	#536871000
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x1652	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x1914	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x1918	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x191C	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x1920	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x1924	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x1928	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x192C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x1930	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x1934	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x1938	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x193C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x1940	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x1944	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x1948	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x194C	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x1950	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x1954	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x1958	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x195C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x1960	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x1964	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x1968	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x196C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x1970	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x1974	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x1978	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x197C	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x1980	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x1984	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x1988	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x198C	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x1990	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x1994	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x1998	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x199C	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x19A0	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x19A4	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x19A8	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x19AC	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x19B0	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x19B4	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x19B8	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x19BC	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x19C0	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x19C4	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x19C8	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x19CC	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x19D0	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x19D4	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x19D8	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x19DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x19E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x19E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x19E8	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x19EC	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x19F0	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x19F4	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x19F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x19FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1A00	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1A04	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1A08	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1A0C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1A10	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1A14	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1A18	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1A1C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1A20	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1A24	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1A28	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1A2C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1A30	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1A34	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1A38	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1A3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1A40	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1A44	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1A48	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1A4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1A50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1A54	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x1A58	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x1A5C	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x1A60	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x1A64	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x1A68	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x1A6C	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x1A70	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x1A74	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x1A78	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x1A7C	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x1A80	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x1A84	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x1A88	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x1A8C	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x1A90	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x1A94	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x1A98	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x1A9C	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x1AA0	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x1AA4	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x1AA8	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x1AAC	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x1AB0	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x1AB4	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x1AB8	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x1ABC	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x1AC0	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x1AC4	0x00000D8D ;__MIKROBUS1_GPIO+0
0x1AC8	0x00001121 ;__MIKROBUS1_GPIO+4
0x1ACC	0x0000112D ;__MIKROBUS1_GPIO+8
0x1AD0	0x00001109 ;__MIKROBUS1_GPIO+12
0x1AD4	0x00001115 ;__MIKROBUS1_GPIO+16
0x1AD8	0x0000133D ;__MIKROBUS1_GPIO+20
0x1ADC	0x00001331 ;__MIKROBUS1_GPIO+24
0x1AE0	0x00001325 ;__MIKROBUS1_GPIO+28
0x1AE4	0x00001349 ;__MIKROBUS1_GPIO+32
0x1AE8	0x0000136D ;__MIKROBUS1_GPIO+36
0x1AEC	0x000012E9 ;__MIKROBUS1_GPIO+40
0x1AF0	0x000012F5 ;__MIKROBUS1_GPIO+44
0x1AF4	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1AF8	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1AFC	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1B00	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1B04	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1B08	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1B0C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1B10	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1B14	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1B18	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1B1C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1B20	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_ATA6570_STM.c,0 :: ?ICS?lstr1_Click_ATA6570_STM [12]
0x1B24	0x74696E49 ;?ICS?lstr1_Click_ATA6570_STM+0
0x1B28	0x696C6169 ;?ICS?lstr1_Click_ATA6570_STM+4
0x1B2C	0x0064657A ;?ICS?lstr1_Click_ATA6570_STM+8
; end of ?ICS?lstr1_Click_ATA6570_STM
;Click_ATA6570_STM.c,0 :: ?ICS?lstr2_Click_ATA6570_STM [20]
0x1B30	0x36415441 ;?ICS?lstr2_Click_ATA6570_STM+0
0x1B34	0x20303735 ;?ICS?lstr2_Click_ATA6570_STM+4
0x1B38	0x6D726F4E ;?ICS?lstr2_Click_ATA6570_STM+8
0x1B3C	0x6D206C61 ;?ICS?lstr2_Click_ATA6570_STM+12
0x1B40	0x0065646F ;?ICS?lstr2_Click_ATA6570_STM+16
; end of ?ICS?lstr2_Click_ATA6570_STM
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x1B44	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x1B48	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x1B4C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x1B50	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;Click_ATA6570_STM.c,3 :: __ATA6570_UART_CFG [16]
0x1B54	0x00002580 ;__ATA6570_UART_CFG+0
0x1B58	0x00000000 ;__ATA6570_UART_CFG+4
0x1B5C	0x00000000 ;__ATA6570_UART_CFG+8
0x1B60	0x00000000 ;__ATA6570_UART_CFG+12
; end of __ATA6570_UART_CFG
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_UART [12]
0x1B64	0x000007D9 ;__MIKROBUS1_UART+0
0x1B68	0x000008C9 ;__MIKROBUS1_UART+4
0x1B6C	0x000008E1 ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_SPI [8]
0x1B70	0x00000769 ;__MIKROBUS1_SPI+0
0x1B74	0xFFFFFFFF ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
;Click_ATA6570_STM.c,11 :: __ATA6570_SPI_CFG [8]
0x1B78	0x00000007 ;__ATA6570_SPI_CFG+0
0x1B7C	0x00000305 ;__ATA6570_SPI_CFG+4
; end of __ATA6570_SPI_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [12]    _Get_Fosc_kHz
0x015C     [168]    _RCC_GetClocksFrequency
0x0204     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x029C      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x02E0      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x02EC     [272]    _GPIO_Alternate_Function_Enable
0x03FC      [34]    __Lib_SPI_123_SPIx_Read
0x0420      [22]    __Lib_UART_123_45_UARTx_Read
0x0438      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x0444     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0688      [30]    __Lib_UART_123_45_UARTx_Write
0x06A8      [40]    _UART1_Init_Advanced
0x06D0      [28]    _UART5_Write
0x06EC      [28]    _UART4_Write
0x0708      [24]    _UART1_Read
0x0720      [24]    _UART5_Read
0x0738      [24]    _UART1_Data_Ready
0x0750      [24]    _UART5_Data_Ready
0x0768      [28]    _SPI3_Write
0x0784      [28]    _SPI2_Write
0x07A0      [28]    _SPI1_Write
0x07BC      [28]    _UART1_Write
0x07D8      [28]    _UART3_Write
0x07F4      [28]    _UART2_Write
0x0810      [24]    _UART5_Tx_Idle
0x0828      [40]    _UART2_Init_Advanced
0x0850      [24]    _UART3_Tx_Idle
0x0868      [24]    _GPIO_Digital_Input
0x0880      [24]    _UART2_Read
0x0898      [24]    _UART2_Data_Ready
0x08B0      [24]    _UART2_Tx_Idle
0x08C8      [24]    _UART3_Read
0x08E0      [24]    _UART3_Data_Ready
0x08F8      [84]    _SPI3_Init_Advanced
0x094C      [24]    _UART4_Data_Ready
0x0964     [140]    _GPIO_Clk_Enable
0x09F0      [24]    _UART1_Tx_Idle
0x0A08      [24]    _UART4_Tx_Idle
0x0A20      [24]    _UART4_Read
0x0A38      [40]    _UART3_Init_Advanced
0x0A60      [12]    easymx_v7_STM32F107VC__setSCL_2
0x0A6C      [24]    __ata6570_driver_hal_spiMap
0x0A84      [12]    easymx_v7_STM32F107VC__setSDA_2
0x0A90      [12]    easymx_v7_STM32F107VC__setINT_2
0x0A9C      [12]    easymx_v7_STM32F107VC__setRX_2
0x0AA8      [12]    easymx_v7_STM32F107VC__setTX_2
0x0AB4      [16]    __ata6570_driver_hal_gpioMap
0x0AC4      [28]    __ata6570_driver_hal_uartRead
0x0AE0      [60]    __ata6570_driver_hal_spiWrite
0x0B1C      [28]    __ata6570_driver_hal_uartReady
0x0B38      [24]    _Delay_100ms
0x0B50      [40]    __ata6570_driver_hal_uartMap
0x0B78      [32]    easymx_v7_STM32F107VC__log_write
0x0B98     [500]    _GPIO_Config
0x0D8C      [12]    easymx_v7_STM32F107VC__setAN_1
0x0D98     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x0F50     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x1108      [12]    easymx_v7_STM32F107VC__setSCK_1
0x1114      [12]    easymx_v7_STM32F107VC__setMISO_1
0x1120      [12]    easymx_v7_STM32F107VC__setRST_1
0x112C      [12]    easymx_v7_STM32F107VC__setCS_1
0x1138      [56]    easymx_v7_STM32F107VC__uartInit_2
0x1170      [36]    easymx_v7_STM32F107VC__spiInit_1
0x1194      [36]    easymx_v7_STM32F107VC__spiInit_2
0x11B8      [56]    easymx_v7_STM32F107VC__uartInit_1
0x11F0      [56]    easymx_v7_STM32F107VC__log_initUartA
0x1228      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1260      [56]    easymx_v7_STM32F107VC__log_init1
0x1298      [56]    easymx_v7_STM32F107VC__log_init2
0x12D0      [12]    easymx_v7_STM32F107VC__setSCK_2
0x12DC      [12]    easymx_v7_STM32F107VC__setMISO_2
0x12E8      [12]    easymx_v7_STM32F107VC__setSCL_1
0x12F4      [12]    easymx_v7_STM32F107VC__setSDA_1
0x1300      [12]    easymx_v7_STM32F107VC__setCS_2
0x130C      [12]    easymx_v7_STM32F107VC__setRST_2
0x1318      [12]    easymx_v7_STM32F107VC__setAN_2
0x1324      [12]    easymx_v7_STM32F107VC__setINT_1
0x1330      [12]    easymx_v7_STM32F107VC__setPWM_1
0x133C      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x1348      [12]    easymx_v7_STM32F107VC__setRX_1
0x1354      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x1360      [12]    easymx_v7_STM32F107VC__setPWM_2
0x136C      [12]    easymx_v7_STM32F107VC__setTX_1
0x1378      [66]    _mikrobus_gpioInit
0x13BC      [28]    _GPIO_Digital_Output
0x13D8      [48]    _mikrobus_spiInit
0x1408      [18]    _ata6570_readByte
0x141C      [56]    _ata6570_writeReg
0x1454      [28]    _ata6570_uartDriverInit
0x1470     [112]    _mikrobus_logWrite
0x14E0      [44]    _ata6570_spiDriverInit
0x150C      [70]    _mikrobus_logInit
0x1554      [46]    _mikrobus_uartInit
0x1584      [18]    _ata6570_byteReady
0x1598      [20]    ___CC2DW
0x15AC     [108]    __Lib_System_105_107_SystemClockSetDefault
0x1618      [58]    ___FillZeros
0x1658      [88]    _applicationTask
0x16B0     [128]    _applicationInit
0x1730     [100]    _systemInit
0x1794      [20]    __Lib_System_105_107_InitialSetUpFosc
0x17A8       [8]    ___GenExcept
0x17B0      [32]    _main
0x17D0     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [12]    ?lstr1_Click_ATA6570_STM
0x2000000C      [20]    ?lstr2_Click_ATA6570_STM
0x20000020       [4]    _logger
0x20000024       [4]    __ata6570_driver_fp_spiWrite
0x20000028       [4]    __ata6570_driver_fp_spiRead
0x2000002C       [4]    __ata6570_driver_hal_gpio_csSet
0x20000030       [4]    __ata6570_driver_fp_uartRead
0x20000034       [4]    __ata6570_driver_fp_uartReady
0x20000038       [4]    __ata6570_driver_fp_uartWrite
0x2000003C       [4]    ___System_CLOCK_IN_KHZ
0x20000040       [4]    _SPI_Rd_Ptr
0x20000044       [4]    _SPI_Wr_Ptr
0x20000048       [4]    _UART_Wr_Ptr
0x2000004C       [4]    _UART_Rd_Ptr
0x20000050       [4]    _UART_Rdy_Ptr
0x20000054       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1652       [4]    __Lib_System_105_107_ADCPrescTable
0x1914     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x1980     [108]    __GPIO_MODULE_USART2_PD56
0x19EC     [108]    __GPIO_MODULE_USART1_PA9_10
0x1A58     [108]    __GPIO_MODULE_USART3_PD89
0x1AC4      [96]    __MIKROBUS1_GPIO
0x1B24      [12]    ?ICS?lstr1_Click_ATA6570_STM
0x1B30      [20]    ?ICS?lstr2_Click_ATA6570_STM
0x1B44      [16]    __Lib_System_105_107_APBAHBPrescTable
0x1B54      [16]    __ATA6570_UART_CFG
0x1B64      [12]    __MIKROBUS1_UART
0x1B70       [8]    __MIKROBUS1_SPI
0x1B78       [8]    __ATA6570_SPI_CFG
