INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/data1/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'millerca' on host 'gpetruc-firmware.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Thu Jun 02 15:19:59 CEST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/user/m/millerca/vivado_hls/send_packets/write_header'
Sourcing Tcl script '/afs/cern.ch/user/m/millerca/vivado_hls/send_packets/write_header/proj/solution/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/cern.ch/user/m/millerca/vivado_hls/send_packets/write_header/proj'.
INFO: [HLS 200-10] Adding design file 'src/header.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'testbench.cc' to the project
INFO: [HLS 200-10] Opening solution '/afs/cern.ch/user/m/millerca/vivado_hls/send_packets/write_header/proj/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/header.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 593 ; free virtual = 5215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 593 ; free virtual = 5215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 590 ; free virtual = 5213
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 588 ; free virtual = 5211
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/header.cc:13:1) in function 'writeheader'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 569 ; free virtual = 5193
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 568 ; free virtual = 5192
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'writeheader' ...
WARNING: [SYN 201-107] Renaming port name 'writeheader/write' to 'writeheader/write_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeheader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeheader'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.22 seconds; current allocated memory: 102.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 102.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeheader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'writeheader/bx_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writeheader/orbit_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writeheader/run_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writeheader/write_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'writeheader' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeheader'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 102.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 2433.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 566 ; free virtual = 5191
INFO: [VHDL 208-304] Generating VHDL RTL for writeheader.
INFO: [VLOG 209-307] Generating Verilog RTL for writeheader.
INFO: [HLS 200-112] Total elapsed time: 22.96 seconds; peak allocated memory: 102.670 MB.
