// Seed: 3244442595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1
    , id_18,
    output supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wire id_7,
    input tri id_8,
    input supply0 id_9,
    output wor id_10,
    output wand id_11,
    input supply1 id_12,
    output tri0 id_13,
    input uwire id_14,
    output wand id_15,
    output supply0 id_16
);
  supply1 id_19;
  assign id_11 = 1;
  module_0(
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_18,
      id_18
  );
  assign id_2 = id_19 == id_8;
endmodule
