Running: C:\Program Files\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o E:/ise_project/try_parallel_port/main_tb_isim_beh.exe -prj E:/ise_project/try_parallel_port/main_tb_beh.prj work.main_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ise_project/try_parallel_port/i2c_master.v" into library work
Analyzing Verilog file "E:/ise_project/try_parallel_port/main.v" into library work
Analyzing Verilog file "E:/ise_project/try_parallel_port/main_tb.v" into library work
Analyzing Verilog file "C:/Program Files/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/ise_project/try_parallel_port/main.v" Line 155: Port SDA is not connected to this instance
Completed static elaboration
Compiling module IOBUFE
Compiling module OBUF
Compiling module PULLUP
Compiling module i2c_master
Compiling module main
Compiling module main_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable E:/ise_project/try_parallel_port/main_tb_isim_beh.exe
Fuse Memory Usage: 30888 KB
Fuse CPU Usage: 327 ms
