{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491356149991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491356149992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 18:35:49 2017 " "Processing started: Tue Apr 04 18:35:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491356149992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491356149992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_sta dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491356149993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491356150161 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491356151535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491356151591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491356151591 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1491356153359 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc130_common_sync " "Entity alt_vipitc130_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8dk1 " "Entity dcfifo_8dk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491356153999 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1491356153999 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1491356154857 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1491356154962 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1491356154987 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Quartus II" 0 0 1491356155075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 64 U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc130_cvo.sdc(64): U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155140 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155140 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 68 *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(68): *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155150 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 69 *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(69): *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155160 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 70 *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(70): *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155169 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 71 *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(71): *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155178 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 72 *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(72): *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155187 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 73 *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(73): *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155197 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 74 *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(74): *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155209 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 75 *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(75): *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155220 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 76 *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(76): *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155230 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 77 *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(77): *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155239 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 78 *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(78): *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155248 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 79 *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(79): *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155258 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 80 *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(80): *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155267 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 81 *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(81): *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155276 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 82 *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(82): *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155285 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 83 *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(83): *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155295 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 84 *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(84): *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155305 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 85 *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(85): *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155315 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 86 *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(86): *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155325 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 87 *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(87): *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155334 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 88 *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(88): *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155344 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 89 *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(89): *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155353 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 90 *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(90): *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155362 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 91 *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(91): *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155372 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 92 *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(92): *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155381 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 93 *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(93): *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155391 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 94 *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(94): *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155400 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 95 *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(95): *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155414 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 98 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(98): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155440 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 99 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(99): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155454 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 101 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(101): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155472 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 102 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(102): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155481 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 103 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(103): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155491 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 104 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(104): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155498 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 105 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(105): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155508 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 106 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(106): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155517 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 107 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(107): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155527 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 108 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(108): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155537 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155537 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1491356155544 ""}
{ "Info" "ISTA_SDC_FOUND" "dds_and_nios_lab.sdc " "Reading SDC File: 'dds_and_nios_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1491356155609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 11 CLOCK_27 port " "Ignored filter at dds_and_nios_lab.sdc(11): CLOCK_27 could not be matched with a port" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 37 \[get_ports CLOCK_27\] " "create_clock -period 37 \[get_ports CLOCK_27\]" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155612 ""}  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155612 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1491356155613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 19 *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(19): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* could not be matched with a register" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\]  " "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\] " {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155620 ""}  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 20 *frecGen:frecGen_plots\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(20): *frecGen:frecGen_plots\|out_tmp* could not be matched with a register" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\] " "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\]" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155629 ""}  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155635 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Positional argument collection_obj_2 freqgen_audio_dac ( clk ) " "Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )" {  } {  } 0 332089 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "Quartus II" 0 -1 1491356155636 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Quartus II" 0 -1 1491356155636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock or keeper or register or port or pin or cell or partition " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1491356155638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155639 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155639 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155640 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155641 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155642 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155643 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155644 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155644 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155645 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155645 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155646 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155646 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1491356155646 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1491356155646 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Quartus II" 0 0 1491356155647 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1491356155647 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1491356155647 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Quartus II" 0 0 1491356155647 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1491356155647 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[0\]\} \{PLL1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[0\]\} \{PLL1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155654 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -56.25 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[1\]\} \{PLL1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -56.25 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[1\]\} \{PLL1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155654 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[2\]\} \{PLL1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[2\]\} \{PLL1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155654 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155654 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Quartus II" 0 -1 1491356155655 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Quartus II" 0 0 1491356155660 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Quartus II" 0 0 1491356155660 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Quartus II" 0 0 1491356155661 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name CLK_25MHZ CLK_25MHZ " "create_clock -period 39.000 -name CLK_25MHZ CLK_25MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name signal_generator:Generate_1Hz_Clock\|outclk signal_generator:Generate_1Hz_Clock\|outclk " "create_clock -period 39.000 -name signal_generator:Generate_1Hz_Clock\|outclk signal_generator:Generate_1Hz_Clock\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name SW\[1\] SW\[1\] " "create_clock -period 39.000 -name SW\[1\] SW\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155680 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491356155680 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491356156338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491356156942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.058 " "Worst-case setup slack is -7.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.058      -204.468 PLL1\|altpll_component\|pll\|clk\[2\]  " "   -7.058      -204.468 PLL1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.887       -49.761 freqgen_plots  " "   -3.887       -49.761 freqgen_plots " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272        -0.543 CLOCK_50  " "   -0.272        -0.543 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 SW\[1\]  " "    0.163         0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658         0.000 PLL1\|altpll_component\|pll\|clk\[0\]  " "    0.658         0.000 PLL1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.474         0.000 CLK_25MHZ  " "   27.474         0.000 CLK_25MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.641         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   33.641         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.708         0.000 signal_generator:Generate_1Hz_Clock\|outclk  " "   37.708         0.000 signal_generator:Generate_1Hz_Clock\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491356156950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.104 " "Worst-case hold slack is -1.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104       -11.892 SW\[1\]  " "   -1.104       -11.892 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 CLOCK_50  " "    0.089         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK_25MHZ  " "    0.391         0.000 CLK_25MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 PLL1\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 PLL1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 PLL1\|altpll_component\|pll\|clk\[2\]  " "    0.391         0.000 PLL1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774         0.000 signal_generator:Generate_1Hz_Clock\|outclk  " "    0.774         0.000 signal_generator:Generate_1Hz_Clock\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780         0.000 freqgen_plots  " "    0.780         0.000 freqgen_plots " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.472         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    1.472         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491356157093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.507 " "Worst-case recovery slack is -2.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507      -197.255 PLL1\|altpll_component\|pll\|clk\[2\]  " "   -2.507      -197.255 PLL1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.782         0.000 PLL1\|altpll_component\|pll\|clk\[0\]  " "    3.782         0.000 PLL1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.893         0.000 CLOCK_50  " "    4.893         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.614         0.000 CLK_25MHZ  " "   36.614         0.000 CLK_25MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491356157144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 PLL1\|altpll_component\|pll\|clk\[2\]  " "    1.028         0.000 PLL1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032         0.000 CLK_25MHZ  " "    1.032         0.000 CLK_25MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038         0.000 CLOCK_50  " "    1.038         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778         0.000 PLL1\|altpll_component\|pll\|clk\[0\]  " "    2.778         0.000 PLL1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491356157203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.620 " "Worst-case minimum pulse width slack is 1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.620         0.000 PLL1\|altpll_component\|pll\|clk\[0\]  " "    1.620         0.000 PLL1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50  " "    7.500         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 PLL1\|altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 PLL1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.500         0.000 CLK_25MHZ  " "   18.500         0.000 CLK_25MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.500         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   18.500         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.500         0.000 signal_generator:Generate_1Hz_Clock\|outclk  " "   18.500         0.000 signal_generator:Generate_1Hz_Clock\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.500         0.000 SW\[1\]  " "   19.500         0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.778         0.000 altera_reserved_tck  " "   37.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.620         0.000 freqgen_plots  " "  497.620         0.000 freqgen_plots " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491356157224 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491356160027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491356160186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491356160188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491356161027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 18:36:01 2017 " "Processing ended: Tue Apr 04 18:36:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491356161027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491356161027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491356161027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491356161027 ""}
