Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Sep 22 22:41:51 2021
| Host         : DESKTOP-IMCU6J9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_demo_timing_summary_routed.rpt -pb io_demo_timing_summary_routed.pb -rpx io_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.324        0.000                      0                  641        0.050        0.000                      0                  641        4.020        0.000                       0                   310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.324        0.000                      0                  641        0.050        0.000                      0                  641        4.020        0.000                       0                   310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.297ns (40.193%)  route 4.906ns (59.807%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.123    13.436    snd/count0_carry__2_n_0
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[10]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.297ns (40.193%)  route 4.906ns (59.807%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.123    13.436    snd/count0_carry__2_n_0
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[11]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.297ns (40.193%)  route 4.906ns (59.807%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.123    13.436    snd/count0_carry__2_n_0
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[8]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.297ns (40.193%)  route 4.906ns (59.807%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.123    13.436    snd/count0_carry__2_n_0
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  snd/count_reg[9]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.297ns (40.471%)  route 4.850ns (59.529%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.066    13.380    snd/count0_carry__2_n_0
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[12]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.380    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.297ns (40.471%)  route 4.850ns (59.529%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.066    13.380    snd/count0_carry__2_n_0
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[13]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.380    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.297ns (40.471%)  route 4.850ns (59.529%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.066    13.380    snd/count0_carry__2_n_0
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[14]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.380    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.297ns (40.471%)  route 4.850ns (59.529%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.066    13.380    snd/count0_carry__2_n_0
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  snd/count_reg[15]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.380    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 3.297ns (40.627%)  route 4.818ns (59.373%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.035    13.349    snd/count0_carry__2_n_0
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[16]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 3.297ns (40.627%)  route 4.818ns (59.373%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.631     5.233    keyb/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  keyb/keyb_char_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  keyb/keyb_char_reg[29]/Q
                         net (fo=2, routed)           0.794     6.483    keyb/data7[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.607 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.617     7.224    keyb/count1_carry__3_i_5_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.348 f  keyb/count1_carry__1_i_16/O
                         net (fo=9, routed)           0.452     7.800    keyb/count1_carry__1_i_16_n_0
    SLICE_X10Y98         LUT3 (Prop_lut3_I2_O)        0.116     7.916 r  keyb/count1_carry_i_10/O
                         net (fo=1, routed)           0.452     8.369    keyb/count1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.328     8.697 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.694     9.391    snd/p_3_out[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.986 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.986    snd/count1_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.103    snd/count1_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.220    snd/count1_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.338    snd/count1_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.567 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.772    11.339    snd/count1_carry__3_n_1
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.310    11.649 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.649    snd/count0_carry__1_i_7_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.199 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    12.200    snd/count0_carry__1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.314 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.035    13.349    snd/count0_carry__2_n_0
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.528    14.951    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[17]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.335    14.760    snd/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 keyb/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/temp_char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.753%)  route 0.232ns (62.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    keyb/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  keyb/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  keyb/bits_reg[3]/Q
                         net (fo=4, routed)           0.232     1.869    keyb/bits_reg_n_0_[3]
    SLICE_X14Y102        FDRE                                         r  keyb/temp_char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    keyb/clk_IBUF_BUFG
    SLICE_X14Y102        FDRE                                         r  keyb/temp_char_reg[3]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.059     1.819    keyb/temp_char_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 keyb/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.872%)  route 0.288ns (67.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    keyb/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  keyb/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  keyb/bits_reg[2]/Q
                         net (fo=4, routed)           0.288     1.924    keyb/bits_reg_n_0_[2]
    SLICE_X14Y100        FDRE                                         r  keyb/keyb_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    keyb/clk_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  keyb/keyb_char_reg[2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.089     1.849    keyb/keyb_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 snd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  snd/count_reg[19]/Q
                         net (fo=4, routed)           0.120     1.757    snd/count_reg[19]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    snd/count_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  snd/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    snd/count_reg[20]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    snd/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    snd/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 keyb/bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.601%)  route 0.284ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.570     1.489    keyb/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  keyb/bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  keyb/bits_reg[5]/Q
                         net (fo=5, routed)           0.284     1.938    keyb/bits_reg_n_0_[5]
    SLICE_X10Y99         FDRE                                         r  keyb/keyb_char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.847     2.012    keyb/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  keyb/keyb_char_reg[5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.059     1.825    keyb/keyb_char_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 snd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  snd/count_reg[19]/Q
                         net (fo=4, routed)           0.120     1.757    snd/count_reg[19]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    snd/count_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  snd/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    snd/count_reg[20]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    snd/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[22]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    snd/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 snd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  snd/count_reg[19]/Q
                         net (fo=4, routed)           0.120     1.757    snd/count_reg[19]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    snd/count_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.007 r  snd/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.007    snd/count_reg[20]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    snd/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[21]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    snd/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 snd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  snd/count_reg[19]/Q
                         net (fo=4, routed)           0.120     1.757    snd/count_reg[19]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    snd/count_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.007 r  snd/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    snd/count_reg[20]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    snd/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  snd/count_reg[23]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    snd/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 snd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  snd/count_reg[19]/Q
                         net (fo=4, routed)           0.120     1.757    snd/count_reg[19]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    snd/count_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  snd/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    snd/count_reg[20]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  snd/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    snd/count_reg[24]_i_1_n_7
    SLICE_X11Y101        FDRE                                         r  snd/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    snd/clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  snd/count_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.865    snd/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.603     1.522    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/Q
                         net (fo=1, routed)           0.142     1.806    accel/accel/ADXL_Control/Dout[6]
    SLICE_X2Y89          SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.875     2.040    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y89          SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.652    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 snd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.576     1.495    snd/clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  snd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  snd/count_reg[19]/Q
                         net (fo=4, routed)           0.120     1.757    snd/count_reg[19]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    snd/count_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  snd/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    snd/count_reg[20]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  snd/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    snd/count_reg[24]_i_1_n_5
    SLICE_X11Y101        FDRE                                         r  snd/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.841     2.006    snd/clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  snd/count_reg[26]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.865    snd/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     accel/accel/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y95     accel/accel/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     accel/accel/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     accel/accel/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y95     accel/accel/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y95     accel/accel/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y95     accel/accel/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y96     accel/accel/cnt_acc_reset_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y96     accel/accel/cnt_acc_reset_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



