Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 12:28:25 2024
| Host         : eecs-digital-44 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 crw/sccb_c/delay_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/delay_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.090ns (26.008%)  route 3.101ns (73.992%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout3_buf/O
                         net (fo=267, estimated)      1.704    -2.406    crw/sccb_c/clk_camera
    SLICE_X1Y113         FDRE                                         r  crw/sccb_c/delay_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.419    -1.987 r  crw/sccb_c/delay_reg_reg[8]/Q
                         net (fo=3, estimated)        0.961    -1.026    crw/sccb_c/delay_reg[8]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.299    -0.727 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_7/O
                         net (fo=1, estimated)        0.572    -0.155    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_7_n_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.124    -0.031 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_3/O
                         net (fo=20, estimated)       0.361     0.330    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_3_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     0.454 r  crw/sccb_c/delay_reg[16]_i_3/O
                         net (fo=1, estimated)        0.547     1.001    crw/sccb_c/delay_reg[16]_i_3_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.125 r  crw/sccb_c/delay_reg[16]_i_1/O
                         net (fo=17, estimated)       0.660     1.785    crw/sccb_c/delay_reg[16]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  crw/sccb_c/delay_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.602    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.915    -0.314 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.627     1.314    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.405 r  wizard_migcam/clkout3_buf/O
                         net (fo=267, estimated)      1.584     2.989    crw/sccb_c/clk_camera
    SLICE_X2Y112         FDRE                                         r  crw/sccb_c/delay_reg_reg[9]/C
                         clock pessimism             -0.419     2.570    
                         clock uncertainty           -0.067     2.503    
    SLICE_X2Y112         FDRE (Setup_fdre_C_CE)      -0.169     2.334    crw/sccb_c/delay_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  0.549    




