{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680488864218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680488864218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  2 20:27:44 2023 " "Processing started: Sun Apr  2 20:27:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680488864218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488864218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488864218 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1680488864764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/risc_v_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risc_v_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_top " "Found entity 1: risc_v_top" {  } { { "../src/risc_v_top.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "../src/instr_memory.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../src/imm_gen.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../src/ALU_control.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_IP " "Found entity 1: uart_IP" {  } { { "../src/uart_IP.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "../src/uart_tx_fsm.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex " "Found entity 1: uart_full_duplex" {  } { { "../src/uart_full_duplex.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "../src/parallel2serial.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/parallel2serial.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_Param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_02Limit_ovf " "Found entity 1: Counter_02Limit_ovf" {  } { { "../src/Counter_02Limit_ovf.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle_TB " "Found entity 1: risk_v_multicycle_TB" {  } { { "../src/risk_v_multicycle_TB.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_param " "Found entity 1: multiplexor_param" {  } { { "../src/multiplexor_param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/master_memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/master_memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_map " "Found entity 1: master_memory_map" {  } { { "../src/master_memory_map.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_module " "Found entity 1: imm_gen_module" {  } { { "../src/imm_gen_module.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_pc_risk " "Found entity 1: ffd_param_pc_risk" {  } { { "../src/ffd_param_pc_risk.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param " "Found entity 1: ffd_param" {  } { { "../src/ffd_param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/double_multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/double_multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_multiplexor_param " "Found entity 1: double_multiplexor_param" {  } { { "../src/double_multiplexor_param.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delayer " "Found entity 1: Delayer" {  } { { "../src/Delayer.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Delayer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_clear " "Found entity 1: ffd_param_clear" {  } { { "../src/ffd_param_clear.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/dm_michel_castillo_risc_v/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488874798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488874798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v_top " "Elaborating entity \"risc_v_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680488874884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_branch " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_branch\"" {  } { { "../src/risc_v_top.v" "mult_branch" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_pc " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_pc\"" {  } { { "../src/risc_v_top.v" "mult_pc" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_pc_risk ffd_param_pc_risk:ff_pc " "Elaborating entity \"ffd_param_pc_risk\" for hierarchy \"ffd_param_pc_risk:ff_pc\"" {  } { { "../src/risc_v_top.v" "ff_pc" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memory_rom " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memory_rom\"" {  } { { "../src/risc_v_top.v" "memory_rom" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:immediate_gen " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:immediate_gen\"" {  } { { "../src/risc_v_top.v" "immediate_gen" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "../src/risc_v_top.v" "reg_file" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:alu_ctrl " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:alu_ctrl\"" {  } { { "../src/risc_v_top.v" "alu_ctrl" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_block " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_block\"" {  } { { "../src/risc_v_top.v" "alu_block" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_map master_memory_map:memory_map " "Elaborating entity \"master_memory_map\" for hierarchy \"master_memory_map:memory_map\"" {  } { { "../src/risc_v_top.v" "memory_map" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_multiplexor_param master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult " "Elaborating entity \"double_multiplexor_param\" for hierarchy \"master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult\"" {  } { { "../src/master_memory_map.v" "memory_map_mult" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:memory_ram " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:memory_ram\"" {  } { { "../src/risc_v_top.v" "memory_ram" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_IP uart_IP:uart_IP_module " "Elaborating entity \"uart_IP\" for hierarchy \"uart_IP:uart_IP_module\"" {  } { { "../src/risc_v_top.v" "uart_IP_module" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_full_duplex uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex " "Elaborating entity \"uart_full_duplex\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\"" {  } { { "../src/uart_IP.v" "UART_full_duplex" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart " "Elaborating entity \"UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\"" {  } { { "../src/uart_full_duplex.v" "rx_uart" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg\"" {  } { { "../src/UART_Rx.v" "shift_reg" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i\"" {  } { { "../src/UART_Rx.v" "rx_Data_Reg_i" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par\"" {  } { { "../src/UART_Rx.v" "ff_par" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_clear uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag " "Elaborating entity \"ffd_param_clear\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag\"" {  } { { "../src/UART_Rx.v" "ff_rx_flag" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../src/UART_Rx.v" "BR_pulse" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../src/UART_Rx.v" "FSM_Rx" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits\"" {  } { { "../src/UART_Rx.v" "Counter_bits" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart " "Elaborating entity \"uart_tx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\"" {  } { { "../src/uart_full_duplex.v" "tx_uart" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\"" {  } { { "../src/uart_tx.v" "tx_fsm" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488874993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delayer uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms " "Elaborating entity \"Delayer\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms\"" {  } { { "../src/uart_tx.v" "delay_5ms" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488875001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_02Limit_ovf uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter " "Elaborating entity \"Counter_02Limit_ovf\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter\"" {  } { { "../src/uart_tx.v" "bit_counter" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488875004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg " "Elaborating entity \"parallel2serial\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg\"" {  } { { "../src/uart_tx.v" "shift_right_reg" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488875011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_pc_4 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_pc_4\"" {  } { { "../src/risc_v_top.v" "adder_pc_4" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488875017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/risc_v_top.v" "cu" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488875025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ll84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ll84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ll84 " "Found entity 1: altsyncram_ll84" {  } { { "db/altsyncram_ll84.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_ll84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488877512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488877512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488877652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488877652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488877714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488877714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488877904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488877904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488877988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488877988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488878630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488878630 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488879238 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680488879377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.02.21:28:03 Progress: Loading sld9a67fb97/alt_sld_fab_wrapper_hw.tcl " "2023.04.02.21:28:03 Progress: Loading sld9a67fb97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488883493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488885652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488885756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488888140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488888249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488888351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488888466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488888473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488888474 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680488889158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9a67fb97/alt_sld_fab.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488889413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488889505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488889508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488889588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889669 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488889669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488889769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488889769 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:memory_ram\|ram " "RAM logic \"data_memory:memory_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/data_memory.v" "ram" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1680488891355 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_file:reg_file\|registers " "RAM logic \"register_file:reg_file\|registers\" is uninferred due to asynchronous read logic" {  } { { "../src/register_file.v" "registers" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1680488891355 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instr_memory:memory_rom\|rom_memory " "RAM logic \"instr_memory:memory_rom\|rom_memory\" is uninferred due to inappropriate RAM size" {  } { { "../src/instr_memory.v" "rom_memory" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1680488891355 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1680488891355 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 36 C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_instr_memory_4a371b49.hdl.mif " "Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File \"C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_instr_memory_4a371b49.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1680488891356 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 49 C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_data_memory_9cb3ce62.hdl.mif " "Memory depth (64) in the design file differs from memory depth (49) in the Memory Initialization File \"C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_data_memory_9cb3ce62.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1680488891950 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680488896380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488901051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680488904905 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\|next_state.LOAD_SERIALIZER " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\|next_state.LOAD_SERIALIZER\"" {  } { { "../src/uart_tx_fsm.v" "next_state.LOAD_SERIALIZER" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[7\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[5\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[6\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[4\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[3\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[2\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[1\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[0\]" { Text "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488904928 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1680488904928 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 87 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1680488906566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680488906700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488906700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6398 " "Implemented 6398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680488907286 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680488907286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6171 " "Implemented 6171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680488907286 ""} { "Info" "ICUT_CUT_TM_RAMS" "216 " "Implemented 216 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680488907286 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680488907286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680488907286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680488907320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  2 20:28:27 2023 " "Processing ended: Sun Apr  2 20:28:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680488907320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680488907320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680488907320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488907320 ""}
